// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="SkyNet,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.910300,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=515,HLS_SYN_DSP=353,HLS_SYN_FF=88568,HLS_SYN_LUT=150716,HLS_VERSION=2019_2_1}" *)

module SkyNet (
        ap_clk,
        ap_rst_n,
        m_axi_IMG_AWVALID,
        m_axi_IMG_AWREADY,
        m_axi_IMG_AWADDR,
        m_axi_IMG_AWID,
        m_axi_IMG_AWLEN,
        m_axi_IMG_AWSIZE,
        m_axi_IMG_AWBURST,
        m_axi_IMG_AWLOCK,
        m_axi_IMG_AWCACHE,
        m_axi_IMG_AWPROT,
        m_axi_IMG_AWQOS,
        m_axi_IMG_AWREGION,
        m_axi_IMG_AWUSER,
        m_axi_IMG_WVALID,
        m_axi_IMG_WREADY,
        m_axi_IMG_WDATA,
        m_axi_IMG_WSTRB,
        m_axi_IMG_WLAST,
        m_axi_IMG_WID,
        m_axi_IMG_WUSER,
        m_axi_IMG_ARVALID,
        m_axi_IMG_ARREADY,
        m_axi_IMG_ARADDR,
        m_axi_IMG_ARID,
        m_axi_IMG_ARLEN,
        m_axi_IMG_ARSIZE,
        m_axi_IMG_ARBURST,
        m_axi_IMG_ARLOCK,
        m_axi_IMG_ARCACHE,
        m_axi_IMG_ARPROT,
        m_axi_IMG_ARQOS,
        m_axi_IMG_ARREGION,
        m_axi_IMG_ARUSER,
        m_axi_IMG_RVALID,
        m_axi_IMG_RREADY,
        m_axi_IMG_RDATA,
        m_axi_IMG_RLAST,
        m_axi_IMG_RID,
        m_axi_IMG_RUSER,
        m_axi_IMG_RRESP,
        m_axi_IMG_BVALID,
        m_axi_IMG_BREADY,
        m_axi_IMG_BRESP,
        m_axi_IMG_BID,
        m_axi_IMG_BUSER,
        m_axi_BUS512_AWVALID,
        m_axi_BUS512_AWREADY,
        m_axi_BUS512_AWADDR,
        m_axi_BUS512_AWID,
        m_axi_BUS512_AWLEN,
        m_axi_BUS512_AWSIZE,
        m_axi_BUS512_AWBURST,
        m_axi_BUS512_AWLOCK,
        m_axi_BUS512_AWCACHE,
        m_axi_BUS512_AWPROT,
        m_axi_BUS512_AWQOS,
        m_axi_BUS512_AWREGION,
        m_axi_BUS512_AWUSER,
        m_axi_BUS512_WVALID,
        m_axi_BUS512_WREADY,
        m_axi_BUS512_WDATA,
        m_axi_BUS512_WSTRB,
        m_axi_BUS512_WLAST,
        m_axi_BUS512_WID,
        m_axi_BUS512_WUSER,
        m_axi_BUS512_ARVALID,
        m_axi_BUS512_ARREADY,
        m_axi_BUS512_ARADDR,
        m_axi_BUS512_ARID,
        m_axi_BUS512_ARLEN,
        m_axi_BUS512_ARSIZE,
        m_axi_BUS512_ARBURST,
        m_axi_BUS512_ARLOCK,
        m_axi_BUS512_ARCACHE,
        m_axi_BUS512_ARPROT,
        m_axi_BUS512_ARQOS,
        m_axi_BUS512_ARREGION,
        m_axi_BUS512_ARUSER,
        m_axi_BUS512_RVALID,
        m_axi_BUS512_RREADY,
        m_axi_BUS512_RDATA,
        m_axi_BUS512_RLAST,
        m_axi_BUS512_RID,
        m_axi_BUS512_RUSER,
        m_axi_BUS512_RRESP,
        m_axi_BUS512_BVALID,
        m_axi_BUS512_BREADY,
        m_axi_BUS512_BRESP,
        m_axi_BUS512_BID,
        m_axi_BUS512_BUSER,
        m_axi_DDR256_AWVALID,
        m_axi_DDR256_AWREADY,
        m_axi_DDR256_AWADDR,
        m_axi_DDR256_AWID,
        m_axi_DDR256_AWLEN,
        m_axi_DDR256_AWSIZE,
        m_axi_DDR256_AWBURST,
        m_axi_DDR256_AWLOCK,
        m_axi_DDR256_AWCACHE,
        m_axi_DDR256_AWPROT,
        m_axi_DDR256_AWQOS,
        m_axi_DDR256_AWREGION,
        m_axi_DDR256_AWUSER,
        m_axi_DDR256_WVALID,
        m_axi_DDR256_WREADY,
        m_axi_DDR256_WDATA,
        m_axi_DDR256_WSTRB,
        m_axi_DDR256_WLAST,
        m_axi_DDR256_WID,
        m_axi_DDR256_WUSER,
        m_axi_DDR256_ARVALID,
        m_axi_DDR256_ARREADY,
        m_axi_DDR256_ARADDR,
        m_axi_DDR256_ARID,
        m_axi_DDR256_ARLEN,
        m_axi_DDR256_ARSIZE,
        m_axi_DDR256_ARBURST,
        m_axi_DDR256_ARLOCK,
        m_axi_DDR256_ARCACHE,
        m_axi_DDR256_ARPROT,
        m_axi_DDR256_ARQOS,
        m_axi_DDR256_ARREGION,
        m_axi_DDR256_ARUSER,
        m_axi_DDR256_RVALID,
        m_axi_DDR256_RREADY,
        m_axi_DDR256_RDATA,
        m_axi_DDR256_RLAST,
        m_axi_DDR256_RID,
        m_axi_DDR256_RUSER,
        m_axi_DDR256_RRESP,
        m_axi_DDR256_BVALID,
        m_axi_DDR256_BREADY,
        m_axi_DDR256_BRESP,
        m_axi_DDR256_BID,
        m_axi_DDR256_BUSER,
        m_axi_BUS32_AWVALID,
        m_axi_BUS32_AWREADY,
        m_axi_BUS32_AWADDR,
        m_axi_BUS32_AWID,
        m_axi_BUS32_AWLEN,
        m_axi_BUS32_AWSIZE,
        m_axi_BUS32_AWBURST,
        m_axi_BUS32_AWLOCK,
        m_axi_BUS32_AWCACHE,
        m_axi_BUS32_AWPROT,
        m_axi_BUS32_AWQOS,
        m_axi_BUS32_AWREGION,
        m_axi_BUS32_AWUSER,
        m_axi_BUS32_WVALID,
        m_axi_BUS32_WREADY,
        m_axi_BUS32_WDATA,
        m_axi_BUS32_WSTRB,
        m_axi_BUS32_WLAST,
        m_axi_BUS32_WID,
        m_axi_BUS32_WUSER,
        m_axi_BUS32_ARVALID,
        m_axi_BUS32_ARREADY,
        m_axi_BUS32_ARADDR,
        m_axi_BUS32_ARID,
        m_axi_BUS32_ARLEN,
        m_axi_BUS32_ARSIZE,
        m_axi_BUS32_ARBURST,
        m_axi_BUS32_ARLOCK,
        m_axi_BUS32_ARCACHE,
        m_axi_BUS32_ARPROT,
        m_axi_BUS32_ARQOS,
        m_axi_BUS32_ARREGION,
        m_axi_BUS32_ARUSER,
        m_axi_BUS32_RVALID,
        m_axi_BUS32_RREADY,
        m_axi_BUS32_RDATA,
        m_axi_BUS32_RLAST,
        m_axi_BUS32_RID,
        m_axi_BUS32_RUSER,
        m_axi_BUS32_RRESP,
        m_axi_BUS32_BVALID,
        m_axi_BUS32_BREADY,
        m_axi_BUS32_BRESP,
        m_axi_BUS32_BID,
        m_axi_BUS32_BUSER,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 275'd1;
parameter    ap_ST_fsm_state2 = 275'd2;
parameter    ap_ST_fsm_state3 = 275'd4;
parameter    ap_ST_fsm_state4 = 275'd8;
parameter    ap_ST_fsm_state5 = 275'd16;
parameter    ap_ST_fsm_state6 = 275'd32;
parameter    ap_ST_fsm_state7 = 275'd64;
parameter    ap_ST_fsm_state8 = 275'd128;
parameter    ap_ST_fsm_state9 = 275'd256;
parameter    ap_ST_fsm_state10 = 275'd512;
parameter    ap_ST_fsm_state11 = 275'd1024;
parameter    ap_ST_fsm_state12 = 275'd2048;
parameter    ap_ST_fsm_state13 = 275'd4096;
parameter    ap_ST_fsm_state14 = 275'd8192;
parameter    ap_ST_fsm_state15 = 275'd16384;
parameter    ap_ST_fsm_state16 = 275'd32768;
parameter    ap_ST_fsm_state17 = 275'd65536;
parameter    ap_ST_fsm_state18 = 275'd131072;
parameter    ap_ST_fsm_state19 = 275'd262144;
parameter    ap_ST_fsm_state20 = 275'd524288;
parameter    ap_ST_fsm_state21 = 275'd1048576;
parameter    ap_ST_fsm_state22 = 275'd2097152;
parameter    ap_ST_fsm_state23 = 275'd4194304;
parameter    ap_ST_fsm_state24 = 275'd8388608;
parameter    ap_ST_fsm_state25 = 275'd16777216;
parameter    ap_ST_fsm_state26 = 275'd33554432;
parameter    ap_ST_fsm_state27 = 275'd67108864;
parameter    ap_ST_fsm_state28 = 275'd134217728;
parameter    ap_ST_fsm_state29 = 275'd268435456;
parameter    ap_ST_fsm_state30 = 275'd536870912;
parameter    ap_ST_fsm_state31 = 275'd1073741824;
parameter    ap_ST_fsm_state32 = 275'd2147483648;
parameter    ap_ST_fsm_state33 = 275'd4294967296;
parameter    ap_ST_fsm_state34 = 275'd8589934592;
parameter    ap_ST_fsm_state35 = 275'd17179869184;
parameter    ap_ST_fsm_state36 = 275'd34359738368;
parameter    ap_ST_fsm_state37 = 275'd68719476736;
parameter    ap_ST_fsm_state38 = 275'd137438953472;
parameter    ap_ST_fsm_state39 = 275'd274877906944;
parameter    ap_ST_fsm_state40 = 275'd549755813888;
parameter    ap_ST_fsm_state41 = 275'd1099511627776;
parameter    ap_ST_fsm_state42 = 275'd2199023255552;
parameter    ap_ST_fsm_state43 = 275'd4398046511104;
parameter    ap_ST_fsm_state44 = 275'd8796093022208;
parameter    ap_ST_fsm_state45 = 275'd17592186044416;
parameter    ap_ST_fsm_state46 = 275'd35184372088832;
parameter    ap_ST_fsm_state47 = 275'd70368744177664;
parameter    ap_ST_fsm_state48 = 275'd140737488355328;
parameter    ap_ST_fsm_state49 = 275'd281474976710656;
parameter    ap_ST_fsm_state50 = 275'd562949953421312;
parameter    ap_ST_fsm_state51 = 275'd1125899906842624;
parameter    ap_ST_fsm_state52 = 275'd2251799813685248;
parameter    ap_ST_fsm_state53 = 275'd4503599627370496;
parameter    ap_ST_fsm_state54 = 275'd9007199254740992;
parameter    ap_ST_fsm_state55 = 275'd18014398509481984;
parameter    ap_ST_fsm_state56 = 275'd36028797018963968;
parameter    ap_ST_fsm_state57 = 275'd72057594037927936;
parameter    ap_ST_fsm_state58 = 275'd144115188075855872;
parameter    ap_ST_fsm_state59 = 275'd288230376151711744;
parameter    ap_ST_fsm_state60 = 275'd576460752303423488;
parameter    ap_ST_fsm_state61 = 275'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 275'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 275'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 275'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 275'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 275'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 275'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 275'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 275'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 275'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 275'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 275'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 275'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 275'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 275'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 275'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 275'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 275'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 275'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 275'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 275'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 275'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 275'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 275'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 275'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 275'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 275'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 275'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 275'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 275'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 275'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 275'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 275'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 275'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 275'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 275'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 275'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 275'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 275'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 275'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 275'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 275'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 275'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 275'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 275'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 275'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 275'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 275'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 275'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 275'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 275'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 275'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 275'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 275'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 275'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 275'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 275'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 275'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 275'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 275'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 275'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 275'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 275'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 275'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 275'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 275'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 275'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 275'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 275'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 275'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 275'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 275'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 275'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 275'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 275'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 275'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 275'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 275'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 275'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 275'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 275'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 275'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 275'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 275'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 275'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 275'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 275'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 275'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 275'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 275'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 275'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 275'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 275'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 275'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 275'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 275'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 275'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 275'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 275'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 275'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 275'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 275'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 275'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 275'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 275'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 275'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 275'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 275'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 275'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 275'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 275'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 275'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 275'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 275'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 275'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 275'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 275'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 275'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 275'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 275'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 275'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 275'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 275'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 275'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 275'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 275'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 275'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 275'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 275'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 275'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 275'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 275'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 275'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 275'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 275'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 275'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 275'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 275'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 275'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 275'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 275'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 275'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 275'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 275'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 275'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 275'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 275'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 275'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 275'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 275'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 275'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 275'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 275'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 275'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 275'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 275'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 275'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 275'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 275'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 275'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 275'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 275'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 275'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 275'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 275'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 275'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 275'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 275'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 275'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 275'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 275'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_state232 = 275'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_state233 = 275'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_state234 = 275'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state235 = 275'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state236 = 275'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state237 = 275'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state238 = 275'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state239 = 275'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state240 = 275'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state241 = 275'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state242 = 275'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state243 = 275'd7067388259113537318333190002971674063309935587502475832486424805170479104;
parameter    ap_ST_fsm_state244 = 275'd14134776518227074636666380005943348126619871175004951664972849610340958208;
parameter    ap_ST_fsm_state245 = 275'd28269553036454149273332760011886696253239742350009903329945699220681916416;
parameter    ap_ST_fsm_state246 = 275'd56539106072908298546665520023773392506479484700019806659891398441363832832;
parameter    ap_ST_fsm_state247 = 275'd113078212145816597093331040047546785012958969400039613319782796882727665664;
parameter    ap_ST_fsm_state248 = 275'd226156424291633194186662080095093570025917938800079226639565593765455331328;
parameter    ap_ST_fsm_state249 = 275'd452312848583266388373324160190187140051835877600158453279131187530910662656;
parameter    ap_ST_fsm_state250 = 275'd904625697166532776746648320380374280103671755200316906558262375061821325312;
parameter    ap_ST_fsm_state251 = 275'd1809251394333065553493296640760748560207343510400633813116524750123642650624;
parameter    ap_ST_fsm_state252 = 275'd3618502788666131106986593281521497120414687020801267626233049500247285301248;
parameter    ap_ST_fsm_state253 = 275'd7237005577332262213973186563042994240829374041602535252466099000494570602496;
parameter    ap_ST_fsm_state254 = 275'd14474011154664524427946373126085988481658748083205070504932198000989141204992;
parameter    ap_ST_fsm_state255 = 275'd28948022309329048855892746252171976963317496166410141009864396001978282409984;
parameter    ap_ST_fsm_state256 = 275'd57896044618658097711785492504343953926634992332820282019728792003956564819968;
parameter    ap_ST_fsm_state257 = 275'd115792089237316195423570985008687907853269984665640564039457584007913129639936;
parameter    ap_ST_fsm_state258 = 275'd231584178474632390847141970017375815706539969331281128078915168015826259279872;
parameter    ap_ST_fsm_state259 = 275'd463168356949264781694283940034751631413079938662562256157830336031652518559744;
parameter    ap_ST_fsm_state260 = 275'd926336713898529563388567880069503262826159877325124512315660672063305037119488;
parameter    ap_ST_fsm_state261 = 275'd1852673427797059126777135760139006525652319754650249024631321344126610074238976;
parameter    ap_ST_fsm_state262 = 275'd3705346855594118253554271520278013051304639509300498049262642688253220148477952;
parameter    ap_ST_fsm_state263 = 275'd7410693711188236507108543040556026102609279018600996098525285376506440296955904;
parameter    ap_ST_fsm_state264 = 275'd14821387422376473014217086081112052205218558037201992197050570753012880593911808;
parameter    ap_ST_fsm_state265 = 275'd29642774844752946028434172162224104410437116074403984394101141506025761187823616;
parameter    ap_ST_fsm_state266 = 275'd59285549689505892056868344324448208820874232148807968788202283012051522375647232;
parameter    ap_ST_fsm_state267 = 275'd118571099379011784113736688648896417641748464297615937576404566024103044751294464;
parameter    ap_ST_fsm_state268 = 275'd237142198758023568227473377297792835283496928595231875152809132048206089502588928;
parameter    ap_ST_fsm_state269 = 275'd474284397516047136454946754595585670566993857190463750305618264096412179005177856;
parameter    ap_ST_fsm_state270 = 275'd948568795032094272909893509191171341133987714380927500611236528192824358010355712;
parameter    ap_ST_fsm_state271 = 275'd1897137590064188545819787018382342682267975428761855001222473056385648716020711424;
parameter    ap_ST_fsm_state272 = 275'd3794275180128377091639574036764685364535950857523710002444946112771297432041422848;
parameter    ap_ST_fsm_state273 = 275'd7588550360256754183279148073529370729071901715047420004889892225542594864082845696;
parameter    ap_ST_fsm_state274 = 275'd15177100720513508366558296147058741458143803430094840009779784451085189728165691392;
parameter    ap_ST_fsm_state275 = 275'd30354201441027016733116592294117482916287606860189680019559568902170379456331382784;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_IMG_ID_WIDTH = 1;
parameter    C_M_AXI_IMG_ADDR_WIDTH = 32;
parameter    C_M_AXI_IMG_DATA_WIDTH = 32;
parameter    C_M_AXI_IMG_AWUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_ARUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_WUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_RUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_BUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_USER_VALUE = 0;
parameter    C_M_AXI_IMG_PROT_VALUE = 0;
parameter    C_M_AXI_IMG_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS512_ID_WIDTH = 1;
parameter    C_M_AXI_BUS512_ADDR_WIDTH = 32;
parameter    C_M_AXI_BUS512_DATA_WIDTH = 512;
parameter    C_M_AXI_BUS512_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS512_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS512_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS512_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS512_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS512_USER_VALUE = 0;
parameter    C_M_AXI_BUS512_PROT_VALUE = 0;
parameter    C_M_AXI_BUS512_CACHE_VALUE = 3;
parameter    C_M_AXI_DDR256_ID_WIDTH = 1;
parameter    C_M_AXI_DDR256_ADDR_WIDTH = 32;
parameter    C_M_AXI_DDR256_DATA_WIDTH = 256;
parameter    C_M_AXI_DDR256_AWUSER_WIDTH = 1;
parameter    C_M_AXI_DDR256_ARUSER_WIDTH = 1;
parameter    C_M_AXI_DDR256_WUSER_WIDTH = 1;
parameter    C_M_AXI_DDR256_RUSER_WIDTH = 1;
parameter    C_M_AXI_DDR256_BUSER_WIDTH = 1;
parameter    C_M_AXI_DDR256_USER_VALUE = 0;
parameter    C_M_AXI_DDR256_PROT_VALUE = 0;
parameter    C_M_AXI_DDR256_CACHE_VALUE = 3;
parameter    C_M_AXI_BUS32_ID_WIDTH = 1;
parameter    C_M_AXI_BUS32_ADDR_WIDTH = 32;
parameter    C_M_AXI_BUS32_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS32_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS32_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS32_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS32_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS32_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS32_USER_VALUE = 0;
parameter    C_M_AXI_BUS32_PROT_VALUE = 0;
parameter    C_M_AXI_BUS32_CACHE_VALUE = 3;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_IMG_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS512_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_DDR256_WSTRB_WIDTH = (256 / 8);
parameter C_M_AXI_BUS32_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_IMG_AWVALID;
input   m_axi_IMG_AWREADY;
output  [C_M_AXI_IMG_ADDR_WIDTH - 1:0] m_axi_IMG_AWADDR;
output  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_AWID;
output  [7:0] m_axi_IMG_AWLEN;
output  [2:0] m_axi_IMG_AWSIZE;
output  [1:0] m_axi_IMG_AWBURST;
output  [1:0] m_axi_IMG_AWLOCK;
output  [3:0] m_axi_IMG_AWCACHE;
output  [2:0] m_axi_IMG_AWPROT;
output  [3:0] m_axi_IMG_AWQOS;
output  [3:0] m_axi_IMG_AWREGION;
output  [C_M_AXI_IMG_AWUSER_WIDTH - 1:0] m_axi_IMG_AWUSER;
output   m_axi_IMG_WVALID;
input   m_axi_IMG_WREADY;
output  [C_M_AXI_IMG_DATA_WIDTH - 1:0] m_axi_IMG_WDATA;
output  [C_M_AXI_IMG_WSTRB_WIDTH - 1:0] m_axi_IMG_WSTRB;
output   m_axi_IMG_WLAST;
output  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_WID;
output  [C_M_AXI_IMG_WUSER_WIDTH - 1:0] m_axi_IMG_WUSER;
output   m_axi_IMG_ARVALID;
input   m_axi_IMG_ARREADY;
output  [C_M_AXI_IMG_ADDR_WIDTH - 1:0] m_axi_IMG_ARADDR;
output  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_ARID;
output  [7:0] m_axi_IMG_ARLEN;
output  [2:0] m_axi_IMG_ARSIZE;
output  [1:0] m_axi_IMG_ARBURST;
output  [1:0] m_axi_IMG_ARLOCK;
output  [3:0] m_axi_IMG_ARCACHE;
output  [2:0] m_axi_IMG_ARPROT;
output  [3:0] m_axi_IMG_ARQOS;
output  [3:0] m_axi_IMG_ARREGION;
output  [C_M_AXI_IMG_ARUSER_WIDTH - 1:0] m_axi_IMG_ARUSER;
input   m_axi_IMG_RVALID;
output   m_axi_IMG_RREADY;
input  [C_M_AXI_IMG_DATA_WIDTH - 1:0] m_axi_IMG_RDATA;
input   m_axi_IMG_RLAST;
input  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_RID;
input  [C_M_AXI_IMG_RUSER_WIDTH - 1:0] m_axi_IMG_RUSER;
input  [1:0] m_axi_IMG_RRESP;
input   m_axi_IMG_BVALID;
output   m_axi_IMG_BREADY;
input  [1:0] m_axi_IMG_BRESP;
input  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_BID;
input  [C_M_AXI_IMG_BUSER_WIDTH - 1:0] m_axi_IMG_BUSER;
output   m_axi_BUS512_AWVALID;
input   m_axi_BUS512_AWREADY;
output  [C_M_AXI_BUS512_ADDR_WIDTH - 1:0] m_axi_BUS512_AWADDR;
output  [C_M_AXI_BUS512_ID_WIDTH - 1:0] m_axi_BUS512_AWID;
output  [7:0] m_axi_BUS512_AWLEN;
output  [2:0] m_axi_BUS512_AWSIZE;
output  [1:0] m_axi_BUS512_AWBURST;
output  [1:0] m_axi_BUS512_AWLOCK;
output  [3:0] m_axi_BUS512_AWCACHE;
output  [2:0] m_axi_BUS512_AWPROT;
output  [3:0] m_axi_BUS512_AWQOS;
output  [3:0] m_axi_BUS512_AWREGION;
output  [C_M_AXI_BUS512_AWUSER_WIDTH - 1:0] m_axi_BUS512_AWUSER;
output   m_axi_BUS512_WVALID;
input   m_axi_BUS512_WREADY;
output  [C_M_AXI_BUS512_DATA_WIDTH - 1:0] m_axi_BUS512_WDATA;
output  [C_M_AXI_BUS512_WSTRB_WIDTH - 1:0] m_axi_BUS512_WSTRB;
output   m_axi_BUS512_WLAST;
output  [C_M_AXI_BUS512_ID_WIDTH - 1:0] m_axi_BUS512_WID;
output  [C_M_AXI_BUS512_WUSER_WIDTH - 1:0] m_axi_BUS512_WUSER;
output   m_axi_BUS512_ARVALID;
input   m_axi_BUS512_ARREADY;
output  [C_M_AXI_BUS512_ADDR_WIDTH - 1:0] m_axi_BUS512_ARADDR;
output  [C_M_AXI_BUS512_ID_WIDTH - 1:0] m_axi_BUS512_ARID;
output  [7:0] m_axi_BUS512_ARLEN;
output  [2:0] m_axi_BUS512_ARSIZE;
output  [1:0] m_axi_BUS512_ARBURST;
output  [1:0] m_axi_BUS512_ARLOCK;
output  [3:0] m_axi_BUS512_ARCACHE;
output  [2:0] m_axi_BUS512_ARPROT;
output  [3:0] m_axi_BUS512_ARQOS;
output  [3:0] m_axi_BUS512_ARREGION;
output  [C_M_AXI_BUS512_ARUSER_WIDTH - 1:0] m_axi_BUS512_ARUSER;
input   m_axi_BUS512_RVALID;
output   m_axi_BUS512_RREADY;
input  [C_M_AXI_BUS512_DATA_WIDTH - 1:0] m_axi_BUS512_RDATA;
input   m_axi_BUS512_RLAST;
input  [C_M_AXI_BUS512_ID_WIDTH - 1:0] m_axi_BUS512_RID;
input  [C_M_AXI_BUS512_RUSER_WIDTH - 1:0] m_axi_BUS512_RUSER;
input  [1:0] m_axi_BUS512_RRESP;
input   m_axi_BUS512_BVALID;
output   m_axi_BUS512_BREADY;
input  [1:0] m_axi_BUS512_BRESP;
input  [C_M_AXI_BUS512_ID_WIDTH - 1:0] m_axi_BUS512_BID;
input  [C_M_AXI_BUS512_BUSER_WIDTH - 1:0] m_axi_BUS512_BUSER;
output   m_axi_DDR256_AWVALID;
input   m_axi_DDR256_AWREADY;
output  [C_M_AXI_DDR256_ADDR_WIDTH - 1:0] m_axi_DDR256_AWADDR;
output  [C_M_AXI_DDR256_ID_WIDTH - 1:0] m_axi_DDR256_AWID;
output  [7:0] m_axi_DDR256_AWLEN;
output  [2:0] m_axi_DDR256_AWSIZE;
output  [1:0] m_axi_DDR256_AWBURST;
output  [1:0] m_axi_DDR256_AWLOCK;
output  [3:0] m_axi_DDR256_AWCACHE;
output  [2:0] m_axi_DDR256_AWPROT;
output  [3:0] m_axi_DDR256_AWQOS;
output  [3:0] m_axi_DDR256_AWREGION;
output  [C_M_AXI_DDR256_AWUSER_WIDTH - 1:0] m_axi_DDR256_AWUSER;
output   m_axi_DDR256_WVALID;
input   m_axi_DDR256_WREADY;
output  [C_M_AXI_DDR256_DATA_WIDTH - 1:0] m_axi_DDR256_WDATA;
output  [C_M_AXI_DDR256_WSTRB_WIDTH - 1:0] m_axi_DDR256_WSTRB;
output   m_axi_DDR256_WLAST;
output  [C_M_AXI_DDR256_ID_WIDTH - 1:0] m_axi_DDR256_WID;
output  [C_M_AXI_DDR256_WUSER_WIDTH - 1:0] m_axi_DDR256_WUSER;
output   m_axi_DDR256_ARVALID;
input   m_axi_DDR256_ARREADY;
output  [C_M_AXI_DDR256_ADDR_WIDTH - 1:0] m_axi_DDR256_ARADDR;
output  [C_M_AXI_DDR256_ID_WIDTH - 1:0] m_axi_DDR256_ARID;
output  [7:0] m_axi_DDR256_ARLEN;
output  [2:0] m_axi_DDR256_ARSIZE;
output  [1:0] m_axi_DDR256_ARBURST;
output  [1:0] m_axi_DDR256_ARLOCK;
output  [3:0] m_axi_DDR256_ARCACHE;
output  [2:0] m_axi_DDR256_ARPROT;
output  [3:0] m_axi_DDR256_ARQOS;
output  [3:0] m_axi_DDR256_ARREGION;
output  [C_M_AXI_DDR256_ARUSER_WIDTH - 1:0] m_axi_DDR256_ARUSER;
input   m_axi_DDR256_RVALID;
output   m_axi_DDR256_RREADY;
input  [C_M_AXI_DDR256_DATA_WIDTH - 1:0] m_axi_DDR256_RDATA;
input   m_axi_DDR256_RLAST;
input  [C_M_AXI_DDR256_ID_WIDTH - 1:0] m_axi_DDR256_RID;
input  [C_M_AXI_DDR256_RUSER_WIDTH - 1:0] m_axi_DDR256_RUSER;
input  [1:0] m_axi_DDR256_RRESP;
input   m_axi_DDR256_BVALID;
output   m_axi_DDR256_BREADY;
input  [1:0] m_axi_DDR256_BRESP;
input  [C_M_AXI_DDR256_ID_WIDTH - 1:0] m_axi_DDR256_BID;
input  [C_M_AXI_DDR256_BUSER_WIDTH - 1:0] m_axi_DDR256_BUSER;
output   m_axi_BUS32_AWVALID;
input   m_axi_BUS32_AWREADY;
output  [C_M_AXI_BUS32_ADDR_WIDTH - 1:0] m_axi_BUS32_AWADDR;
output  [C_M_AXI_BUS32_ID_WIDTH - 1:0] m_axi_BUS32_AWID;
output  [7:0] m_axi_BUS32_AWLEN;
output  [2:0] m_axi_BUS32_AWSIZE;
output  [1:0] m_axi_BUS32_AWBURST;
output  [1:0] m_axi_BUS32_AWLOCK;
output  [3:0] m_axi_BUS32_AWCACHE;
output  [2:0] m_axi_BUS32_AWPROT;
output  [3:0] m_axi_BUS32_AWQOS;
output  [3:0] m_axi_BUS32_AWREGION;
output  [C_M_AXI_BUS32_AWUSER_WIDTH - 1:0] m_axi_BUS32_AWUSER;
output   m_axi_BUS32_WVALID;
input   m_axi_BUS32_WREADY;
output  [C_M_AXI_BUS32_DATA_WIDTH - 1:0] m_axi_BUS32_WDATA;
output  [C_M_AXI_BUS32_WSTRB_WIDTH - 1:0] m_axi_BUS32_WSTRB;
output   m_axi_BUS32_WLAST;
output  [C_M_AXI_BUS32_ID_WIDTH - 1:0] m_axi_BUS32_WID;
output  [C_M_AXI_BUS32_WUSER_WIDTH - 1:0] m_axi_BUS32_WUSER;
output   m_axi_BUS32_ARVALID;
input   m_axi_BUS32_ARREADY;
output  [C_M_AXI_BUS32_ADDR_WIDTH - 1:0] m_axi_BUS32_ARADDR;
output  [C_M_AXI_BUS32_ID_WIDTH - 1:0] m_axi_BUS32_ARID;
output  [7:0] m_axi_BUS32_ARLEN;
output  [2:0] m_axi_BUS32_ARSIZE;
output  [1:0] m_axi_BUS32_ARBURST;
output  [1:0] m_axi_BUS32_ARLOCK;
output  [3:0] m_axi_BUS32_ARCACHE;
output  [2:0] m_axi_BUS32_ARPROT;
output  [3:0] m_axi_BUS32_ARQOS;
output  [3:0] m_axi_BUS32_ARREGION;
output  [C_M_AXI_BUS32_ARUSER_WIDTH - 1:0] m_axi_BUS32_ARUSER;
input   m_axi_BUS32_RVALID;
output   m_axi_BUS32_RREADY;
input  [C_M_AXI_BUS32_DATA_WIDTH - 1:0] m_axi_BUS32_RDATA;
input   m_axi_BUS32_RLAST;
input  [C_M_AXI_BUS32_ID_WIDTH - 1:0] m_axi_BUS32_RID;
input  [C_M_AXI_BUS32_RUSER_WIDTH - 1:0] m_axi_BUS32_RUSER;
input  [1:0] m_axi_BUS32_RRESP;
input   m_axi_BUS32_BVALID;
output   m_axi_BUS32_BREADY;
input  [1:0] m_axi_BUS32_BRESP;
input  [C_M_AXI_BUS32_ID_WIDTH - 1:0] m_axi_BUS32_BID;
input  [C_M_AXI_BUS32_BUSER_WIDTH - 1:0] m_axi_BUS32_BUSER;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [274:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] image_in_raw_pad;
wire   [31:0] conv_weight_1x1_all_V;
wire   [31:0] conv_weight_3x3_all_V;
wire   [31:0] bias_all_V;
wire   [31:0] DDR_buff_merge_V;
wire   [31:0] predict_boxes;
wire   [31:0] constant_r;
reg   [5:0] weight_buf_3x3_V_0_address0;
reg    weight_buf_3x3_V_0_ce0;
reg    weight_buf_3x3_V_0_we0;
wire   [10:0] weight_buf_3x3_V_0_q0;
reg    weight_buf_3x3_V_0_ce1;
wire   [10:0] weight_buf_3x3_V_0_q1;
reg   [5:0] weight_buf_3x3_V_1_address0;
reg    weight_buf_3x3_V_1_ce0;
reg    weight_buf_3x3_V_1_we0;
wire   [10:0] weight_buf_3x3_V_1_q0;
reg    weight_buf_3x3_V_1_ce1;
wire   [10:0] weight_buf_3x3_V_1_q1;
reg   [5:0] weight_buf_3x3_V_2_address0;
reg    weight_buf_3x3_V_2_ce0;
reg    weight_buf_3x3_V_2_we0;
wire   [10:0] weight_buf_3x3_V_2_q0;
reg    weight_buf_3x3_V_2_ce1;
wire   [10:0] weight_buf_3x3_V_2_q1;
reg   [5:0] weight_buf_3x3_V_3_address0;
reg    weight_buf_3x3_V_3_ce0;
reg    weight_buf_3x3_V_3_we0;
wire   [10:0] weight_buf_3x3_V_3_q0;
reg    weight_buf_3x3_V_3_ce1;
wire   [10:0] weight_buf_3x3_V_3_q1;
reg   [5:0] weight_buf_3x3_V_4_address0;
reg    weight_buf_3x3_V_4_ce0;
reg    weight_buf_3x3_V_4_we0;
wire   [10:0] weight_buf_3x3_V_4_q0;
reg    weight_buf_3x3_V_4_ce1;
wire   [10:0] weight_buf_3x3_V_4_q1;
reg   [5:0] weight_buf_3x3_V_5_address0;
reg    weight_buf_3x3_V_5_ce0;
reg    weight_buf_3x3_V_5_we0;
wire   [10:0] weight_buf_3x3_V_5_q0;
reg    weight_buf_3x3_V_5_ce1;
wire   [10:0] weight_buf_3x3_V_5_q1;
reg   [5:0] weight_buf_3x3_V_6_address0;
reg    weight_buf_3x3_V_6_ce0;
reg    weight_buf_3x3_V_6_we0;
wire   [10:0] weight_buf_3x3_V_6_q0;
reg    weight_buf_3x3_V_6_ce1;
wire   [10:0] weight_buf_3x3_V_6_q1;
reg   [5:0] weight_buf_3x3_V_7_address0;
reg    weight_buf_3x3_V_7_ce0;
reg    weight_buf_3x3_V_7_we0;
wire   [10:0] weight_buf_3x3_V_7_q0;
reg    weight_buf_3x3_V_7_ce1;
wire   [10:0] weight_buf_3x3_V_7_q1;
reg   [5:0] weight_buf_3x3_V_8_address0;
reg    weight_buf_3x3_V_8_ce0;
reg    weight_buf_3x3_V_8_we0;
wire   [10:0] weight_buf_3x3_V_8_q0;
reg    weight_buf_3x3_V_8_ce1;
wire   [10:0] weight_buf_3x3_V_8_q1;
reg   [5:0] weight_buf_3x3_V_9_address0;
reg    weight_buf_3x3_V_9_ce0;
reg    weight_buf_3x3_V_9_we0;
wire   [10:0] weight_buf_3x3_V_9_q0;
reg    weight_buf_3x3_V_9_ce1;
wire   [10:0] weight_buf_3x3_V_9_q1;
reg   [5:0] weight_buf_3x3_V_10_address0;
reg    weight_buf_3x3_V_10_ce0;
reg    weight_buf_3x3_V_10_we0;
wire   [10:0] weight_buf_3x3_V_10_q0;
reg    weight_buf_3x3_V_10_ce1;
wire   [10:0] weight_buf_3x3_V_10_q1;
reg   [5:0] weight_buf_3x3_V_11_address0;
reg    weight_buf_3x3_V_11_ce0;
reg    weight_buf_3x3_V_11_we0;
wire   [10:0] weight_buf_3x3_V_11_q0;
reg    weight_buf_3x3_V_11_ce1;
wire   [10:0] weight_buf_3x3_V_11_q1;
reg   [5:0] weight_buf_3x3_V_12_address0;
reg    weight_buf_3x3_V_12_ce0;
reg    weight_buf_3x3_V_12_we0;
wire   [10:0] weight_buf_3x3_V_12_q0;
reg    weight_buf_3x3_V_12_ce1;
wire   [10:0] weight_buf_3x3_V_12_q1;
reg   [5:0] weight_buf_3x3_V_13_address0;
reg    weight_buf_3x3_V_13_ce0;
reg    weight_buf_3x3_V_13_we0;
wire   [10:0] weight_buf_3x3_V_13_q0;
reg    weight_buf_3x3_V_13_ce1;
wire   [10:0] weight_buf_3x3_V_13_q1;
reg   [5:0] weight_buf_3x3_V_14_address0;
reg    weight_buf_3x3_V_14_ce0;
reg    weight_buf_3x3_V_14_we0;
wire   [10:0] weight_buf_3x3_V_14_q0;
reg    weight_buf_3x3_V_14_ce1;
wire   [10:0] weight_buf_3x3_V_14_q1;
reg   [5:0] weight_buf_3x3_V_15_address0;
reg    weight_buf_3x3_V_15_ce0;
reg    weight_buf_3x3_V_15_we0;
wire   [10:0] weight_buf_3x3_V_15_q0;
reg    weight_buf_3x3_V_15_ce1;
wire   [10:0] weight_buf_3x3_V_15_q1;
reg   [5:0] weight_buf_3x3_V_16_address0;
reg    weight_buf_3x3_V_16_ce0;
reg    weight_buf_3x3_V_16_we0;
wire   [10:0] weight_buf_3x3_V_16_q0;
reg    weight_buf_3x3_V_16_ce1;
wire   [10:0] weight_buf_3x3_V_16_q1;
reg   [5:0] weight_buf_3x3_V_17_address0;
reg    weight_buf_3x3_V_17_ce0;
reg    weight_buf_3x3_V_17_we0;
wire   [10:0] weight_buf_3x3_V_17_q0;
reg    weight_buf_3x3_V_17_ce1;
wire   [10:0] weight_buf_3x3_V_17_q1;
reg   [5:0] weight_buf_3x3_V_18_address0;
reg    weight_buf_3x3_V_18_ce0;
reg    weight_buf_3x3_V_18_we0;
wire   [10:0] weight_buf_3x3_V_18_q0;
reg    weight_buf_3x3_V_18_ce1;
wire   [10:0] weight_buf_3x3_V_18_q1;
reg   [5:0] weight_buf_3x3_V_19_address0;
reg    weight_buf_3x3_V_19_ce0;
reg    weight_buf_3x3_V_19_we0;
wire   [10:0] weight_buf_3x3_V_19_q0;
reg    weight_buf_3x3_V_19_ce1;
wire   [10:0] weight_buf_3x3_V_19_q1;
reg   [5:0] weight_buf_3x3_V_20_address0;
reg    weight_buf_3x3_V_20_ce0;
reg    weight_buf_3x3_V_20_we0;
wire   [10:0] weight_buf_3x3_V_20_q0;
reg    weight_buf_3x3_V_20_ce1;
wire   [10:0] weight_buf_3x3_V_20_q1;
reg   [5:0] weight_buf_3x3_V_21_address0;
reg    weight_buf_3x3_V_21_ce0;
reg    weight_buf_3x3_V_21_we0;
wire   [10:0] weight_buf_3x3_V_21_q0;
reg    weight_buf_3x3_V_21_ce1;
wire   [10:0] weight_buf_3x3_V_21_q1;
reg   [5:0] weight_buf_3x3_V_22_address0;
reg    weight_buf_3x3_V_22_ce0;
reg    weight_buf_3x3_V_22_we0;
wire   [10:0] weight_buf_3x3_V_22_q0;
reg    weight_buf_3x3_V_22_ce1;
wire   [10:0] weight_buf_3x3_V_22_q1;
reg   [5:0] weight_buf_3x3_V_23_address0;
reg    weight_buf_3x3_V_23_ce0;
reg    weight_buf_3x3_V_23_we0;
wire   [10:0] weight_buf_3x3_V_23_q0;
reg    weight_buf_3x3_V_23_ce1;
wire   [10:0] weight_buf_3x3_V_23_q1;
reg   [5:0] weight_buf_3x3_V_24_address0;
reg    weight_buf_3x3_V_24_ce0;
reg    weight_buf_3x3_V_24_we0;
wire   [10:0] weight_buf_3x3_V_24_q0;
reg    weight_buf_3x3_V_24_ce1;
wire   [10:0] weight_buf_3x3_V_24_q1;
reg   [5:0] weight_buf_3x3_V_25_address0;
reg    weight_buf_3x3_V_25_ce0;
reg    weight_buf_3x3_V_25_we0;
wire   [10:0] weight_buf_3x3_V_25_q0;
reg    weight_buf_3x3_V_25_ce1;
wire   [10:0] weight_buf_3x3_V_25_q1;
reg   [5:0] weight_buf_3x3_V_26_address0;
reg    weight_buf_3x3_V_26_ce0;
reg    weight_buf_3x3_V_26_we0;
wire   [10:0] weight_buf_3x3_V_26_q0;
reg    weight_buf_3x3_V_26_ce1;
wire   [10:0] weight_buf_3x3_V_26_q1;
reg   [5:0] weight_buf_3x3_V_27_address0;
reg    weight_buf_3x3_V_27_ce0;
reg    weight_buf_3x3_V_27_we0;
wire   [10:0] weight_buf_3x3_V_27_q0;
reg    weight_buf_3x3_V_27_ce1;
wire   [10:0] weight_buf_3x3_V_27_q1;
reg   [5:0] weight_buf_3x3_V_28_address0;
reg    weight_buf_3x3_V_28_ce0;
reg    weight_buf_3x3_V_28_we0;
wire   [10:0] weight_buf_3x3_V_28_q0;
reg    weight_buf_3x3_V_28_ce1;
wire   [10:0] weight_buf_3x3_V_28_q1;
reg   [5:0] weight_buf_3x3_V_29_address0;
reg    weight_buf_3x3_V_29_ce0;
reg    weight_buf_3x3_V_29_we0;
wire   [10:0] weight_buf_3x3_V_29_q0;
reg    weight_buf_3x3_V_29_ce1;
wire   [10:0] weight_buf_3x3_V_29_q1;
reg   [5:0] weight_buf_3x3_V_30_address0;
reg    weight_buf_3x3_V_30_ce0;
reg    weight_buf_3x3_V_30_we0;
wire   [10:0] weight_buf_3x3_V_30_q0;
reg    weight_buf_3x3_V_30_ce1;
wire   [10:0] weight_buf_3x3_V_30_q1;
reg   [5:0] weight_buf_3x3_V_31_address0;
reg    weight_buf_3x3_V_31_ce0;
reg    weight_buf_3x3_V_31_we0;
wire   [10:0] weight_buf_3x3_V_31_q0;
reg    weight_buf_3x3_V_31_ce1;
wire   [10:0] weight_buf_3x3_V_31_q1;
reg   [1:0] bias_buf_V_0_address0;
reg    bias_buf_V_0_ce0;
reg    bias_buf_V_0_we0;
reg   [10:0] bias_buf_V_0_d0;
wire   [10:0] bias_buf_V_0_q0;
reg   [1:0] bias_buf_V_1_address0;
reg    bias_buf_V_1_ce0;
reg    bias_buf_V_1_we0;
reg   [10:0] bias_buf_V_1_d0;
wire   [10:0] bias_buf_V_1_q0;
reg   [1:0] bias_buf_V_2_address0;
reg    bias_buf_V_2_ce0;
reg    bias_buf_V_2_we0;
reg   [10:0] bias_buf_V_2_d0;
wire   [10:0] bias_buf_V_2_q0;
reg   [1:0] bias_buf_V_3_address0;
reg    bias_buf_V_3_ce0;
reg    bias_buf_V_3_we0;
reg   [10:0] bias_buf_V_3_d0;
wire   [10:0] bias_buf_V_3_q0;
reg   [1:0] bias_buf_V_4_address0;
reg    bias_buf_V_4_ce0;
reg    bias_buf_V_4_we0;
reg   [10:0] bias_buf_V_4_d0;
wire   [10:0] bias_buf_V_4_q0;
reg   [1:0] bias_buf_V_5_address0;
reg    bias_buf_V_5_ce0;
reg    bias_buf_V_5_we0;
reg   [10:0] bias_buf_V_5_d0;
wire   [10:0] bias_buf_V_5_q0;
reg   [1:0] bias_buf_V_6_address0;
reg    bias_buf_V_6_ce0;
reg    bias_buf_V_6_we0;
reg   [10:0] bias_buf_V_6_d0;
wire   [10:0] bias_buf_V_6_q0;
reg   [1:0] bias_buf_V_7_address0;
reg    bias_buf_V_7_ce0;
reg    bias_buf_V_7_we0;
reg   [10:0] bias_buf_V_7_d0;
wire   [10:0] bias_buf_V_7_q0;
reg   [1:0] bias_buf_V_8_address0;
reg    bias_buf_V_8_ce0;
reg    bias_buf_V_8_we0;
reg   [10:0] bias_buf_V_8_d0;
wire   [10:0] bias_buf_V_8_q0;
reg   [1:0] bias_buf_V_9_address0;
reg    bias_buf_V_9_ce0;
reg    bias_buf_V_9_we0;
reg   [10:0] bias_buf_V_9_d0;
wire   [10:0] bias_buf_V_9_q0;
reg   [1:0] bias_buf_V_10_address0;
reg    bias_buf_V_10_ce0;
reg    bias_buf_V_10_we0;
reg   [10:0] bias_buf_V_10_d0;
wire   [10:0] bias_buf_V_10_q0;
reg   [1:0] bias_buf_V_11_address0;
reg    bias_buf_V_11_ce0;
reg    bias_buf_V_11_we0;
reg   [10:0] bias_buf_V_11_d0;
wire   [10:0] bias_buf_V_11_q0;
reg   [1:0] bias_buf_V_12_address0;
reg    bias_buf_V_12_ce0;
reg    bias_buf_V_12_we0;
reg   [10:0] bias_buf_V_12_d0;
wire   [10:0] bias_buf_V_12_q0;
reg   [1:0] bias_buf_V_13_address0;
reg    bias_buf_V_13_ce0;
reg    bias_buf_V_13_we0;
reg   [10:0] bias_buf_V_13_d0;
wire   [10:0] bias_buf_V_13_q0;
reg   [1:0] bias_buf_V_14_address0;
reg    bias_buf_V_14_ce0;
reg    bias_buf_V_14_we0;
reg   [10:0] bias_buf_V_14_d0;
wire   [10:0] bias_buf_V_14_q0;
reg   [1:0] bias_buf_V_15_address0;
reg    bias_buf_V_15_ce0;
reg    bias_buf_V_15_we0;
reg   [10:0] bias_buf_V_15_d0;
wire   [10:0] bias_buf_V_15_q0;
reg   [1:0] bias_buf_V_16_address0;
reg    bias_buf_V_16_ce0;
reg    bias_buf_V_16_we0;
reg   [10:0] bias_buf_V_16_d0;
wire   [10:0] bias_buf_V_16_q0;
reg   [1:0] bias_buf_V_17_address0;
reg    bias_buf_V_17_ce0;
reg    bias_buf_V_17_we0;
reg   [10:0] bias_buf_V_17_d0;
wire   [10:0] bias_buf_V_17_q0;
reg   [1:0] bias_buf_V_18_address0;
reg    bias_buf_V_18_ce0;
reg    bias_buf_V_18_we0;
reg   [10:0] bias_buf_V_18_d0;
wire   [10:0] bias_buf_V_18_q0;
reg   [1:0] bias_buf_V_19_address0;
reg    bias_buf_V_19_ce0;
reg    bias_buf_V_19_we0;
reg   [10:0] bias_buf_V_19_d0;
wire   [10:0] bias_buf_V_19_q0;
reg   [1:0] bias_buf_V_20_address0;
reg    bias_buf_V_20_ce0;
reg    bias_buf_V_20_we0;
reg   [10:0] bias_buf_V_20_d0;
wire   [10:0] bias_buf_V_20_q0;
reg   [1:0] bias_buf_V_21_address0;
reg    bias_buf_V_21_ce0;
reg    bias_buf_V_21_we0;
reg   [10:0] bias_buf_V_21_d0;
wire   [10:0] bias_buf_V_21_q0;
reg   [1:0] bias_buf_V_22_address0;
reg    bias_buf_V_22_ce0;
reg    bias_buf_V_22_we0;
reg   [10:0] bias_buf_V_22_d0;
wire   [10:0] bias_buf_V_22_q0;
reg   [1:0] bias_buf_V_23_address0;
reg    bias_buf_V_23_ce0;
reg    bias_buf_V_23_we0;
reg   [10:0] bias_buf_V_23_d0;
wire   [10:0] bias_buf_V_23_q0;
reg   [1:0] bias_buf_V_24_address0;
reg    bias_buf_V_24_ce0;
reg    bias_buf_V_24_we0;
reg   [10:0] bias_buf_V_24_d0;
wire   [10:0] bias_buf_V_24_q0;
reg   [1:0] bias_buf_V_25_address0;
reg    bias_buf_V_25_ce0;
reg    bias_buf_V_25_we0;
reg   [10:0] bias_buf_V_25_d0;
wire   [10:0] bias_buf_V_25_q0;
reg   [1:0] bias_buf_V_26_address0;
reg    bias_buf_V_26_ce0;
reg    bias_buf_V_26_we0;
reg   [10:0] bias_buf_V_26_d0;
wire   [10:0] bias_buf_V_26_q0;
reg   [1:0] bias_buf_V_27_address0;
reg    bias_buf_V_27_ce0;
reg    bias_buf_V_27_we0;
reg   [10:0] bias_buf_V_27_d0;
wire   [10:0] bias_buf_V_27_q0;
reg   [1:0] bias_buf_V_28_address0;
reg    bias_buf_V_28_ce0;
reg    bias_buf_V_28_we0;
reg   [10:0] bias_buf_V_28_d0;
wire   [10:0] bias_buf_V_28_q0;
reg   [1:0] bias_buf_V_29_address0;
reg    bias_buf_V_29_ce0;
reg    bias_buf_V_29_we0;
reg   [10:0] bias_buf_V_29_d0;
wire   [10:0] bias_buf_V_29_q0;
reg   [1:0] bias_buf_V_30_address0;
reg    bias_buf_V_30_ce0;
reg    bias_buf_V_30_we0;
reg   [10:0] bias_buf_V_30_d0;
wire   [10:0] bias_buf_V_30_q0;
reg   [1:0] bias_buf_V_31_address0;
reg    bias_buf_V_31_ce0;
reg    bias_buf_V_31_we0;
reg   [10:0] bias_buf_V_31_d0;
wire   [10:0] bias_buf_V_31_q0;
reg   [6:0] weight_buf_1x1_V_0_address0;
reg    weight_buf_1x1_V_0_ce0;
reg    weight_buf_1x1_V_0_we0;
wire   [10:0] weight_buf_1x1_V_0_q0;
reg   [6:0] weight_buf_1x1_V_1_address0;
reg    weight_buf_1x1_V_1_ce0;
reg    weight_buf_1x1_V_1_we0;
wire   [10:0] weight_buf_1x1_V_1_q0;
reg   [6:0] weight_buf_1x1_V_2_address0;
reg    weight_buf_1x1_V_2_ce0;
reg    weight_buf_1x1_V_2_we0;
wire   [10:0] weight_buf_1x1_V_2_q0;
reg   [6:0] weight_buf_1x1_V_3_address0;
reg    weight_buf_1x1_V_3_ce0;
reg    weight_buf_1x1_V_3_we0;
wire   [10:0] weight_buf_1x1_V_3_q0;
reg   [6:0] weight_buf_1x1_V_4_address0;
reg    weight_buf_1x1_V_4_ce0;
reg    weight_buf_1x1_V_4_we0;
wire   [10:0] weight_buf_1x1_V_4_q0;
reg   [6:0] weight_buf_1x1_V_5_address0;
reg    weight_buf_1x1_V_5_ce0;
reg    weight_buf_1x1_V_5_we0;
wire   [10:0] weight_buf_1x1_V_5_q0;
reg   [6:0] weight_buf_1x1_V_6_address0;
reg    weight_buf_1x1_V_6_ce0;
reg    weight_buf_1x1_V_6_we0;
wire   [10:0] weight_buf_1x1_V_6_q0;
reg   [6:0] weight_buf_1x1_V_7_address0;
reg    weight_buf_1x1_V_7_ce0;
reg    weight_buf_1x1_V_7_we0;
wire   [10:0] weight_buf_1x1_V_7_q0;
reg   [6:0] weight_buf_1x1_V_8_address0;
reg    weight_buf_1x1_V_8_ce0;
reg    weight_buf_1x1_V_8_we0;
wire   [10:0] weight_buf_1x1_V_8_q0;
reg   [6:0] weight_buf_1x1_V_9_address0;
reg    weight_buf_1x1_V_9_ce0;
reg    weight_buf_1x1_V_9_we0;
wire   [10:0] weight_buf_1x1_V_9_q0;
reg   [6:0] weight_buf_1x1_V_10_address0;
reg    weight_buf_1x1_V_10_ce0;
reg    weight_buf_1x1_V_10_we0;
wire   [10:0] weight_buf_1x1_V_10_q0;
reg   [6:0] weight_buf_1x1_V_11_address0;
reg    weight_buf_1x1_V_11_ce0;
reg    weight_buf_1x1_V_11_we0;
wire   [10:0] weight_buf_1x1_V_11_q0;
reg   [6:0] weight_buf_1x1_V_12_address0;
reg    weight_buf_1x1_V_12_ce0;
reg    weight_buf_1x1_V_12_we0;
wire   [10:0] weight_buf_1x1_V_12_q0;
reg   [6:0] weight_buf_1x1_V_13_address0;
reg    weight_buf_1x1_V_13_ce0;
reg    weight_buf_1x1_V_13_we0;
wire   [10:0] weight_buf_1x1_V_13_q0;
reg   [6:0] weight_buf_1x1_V_14_address0;
reg    weight_buf_1x1_V_14_ce0;
reg    weight_buf_1x1_V_14_we0;
wire   [10:0] weight_buf_1x1_V_14_q0;
reg   [6:0] weight_buf_1x1_V_15_address0;
reg    weight_buf_1x1_V_15_ce0;
reg    weight_buf_1x1_V_15_we0;
wire   [10:0] weight_buf_1x1_V_15_q0;
reg   [6:0] weight_buf_1x1_V_16_address0;
reg    weight_buf_1x1_V_16_ce0;
reg    weight_buf_1x1_V_16_we0;
wire   [10:0] weight_buf_1x1_V_16_q0;
reg   [6:0] weight_buf_1x1_V_17_address0;
reg    weight_buf_1x1_V_17_ce0;
reg    weight_buf_1x1_V_17_we0;
wire   [10:0] weight_buf_1x1_V_17_q0;
reg   [6:0] weight_buf_1x1_V_18_address0;
reg    weight_buf_1x1_V_18_ce0;
reg    weight_buf_1x1_V_18_we0;
wire   [10:0] weight_buf_1x1_V_18_q0;
reg   [6:0] weight_buf_1x1_V_19_address0;
reg    weight_buf_1x1_V_19_ce0;
reg    weight_buf_1x1_V_19_we0;
wire   [10:0] weight_buf_1x1_V_19_q0;
reg   [6:0] weight_buf_1x1_V_20_address0;
reg    weight_buf_1x1_V_20_ce0;
reg    weight_buf_1x1_V_20_we0;
wire   [10:0] weight_buf_1x1_V_20_q0;
reg   [6:0] weight_buf_1x1_V_21_address0;
reg    weight_buf_1x1_V_21_ce0;
reg    weight_buf_1x1_V_21_we0;
wire   [10:0] weight_buf_1x1_V_21_q0;
reg   [6:0] weight_buf_1x1_V_22_address0;
reg    weight_buf_1x1_V_22_ce0;
reg    weight_buf_1x1_V_22_we0;
wire   [10:0] weight_buf_1x1_V_22_q0;
reg   [6:0] weight_buf_1x1_V_23_address0;
reg    weight_buf_1x1_V_23_ce0;
reg    weight_buf_1x1_V_23_we0;
wire   [10:0] weight_buf_1x1_V_23_q0;
reg   [6:0] weight_buf_1x1_V_24_address0;
reg    weight_buf_1x1_V_24_ce0;
reg    weight_buf_1x1_V_24_we0;
wire   [10:0] weight_buf_1x1_V_24_q0;
reg   [6:0] weight_buf_1x1_V_25_address0;
reg    weight_buf_1x1_V_25_ce0;
reg    weight_buf_1x1_V_25_we0;
wire   [10:0] weight_buf_1x1_V_25_q0;
reg   [6:0] weight_buf_1x1_V_26_address0;
reg    weight_buf_1x1_V_26_ce0;
reg    weight_buf_1x1_V_26_we0;
wire   [10:0] weight_buf_1x1_V_26_q0;
reg   [6:0] weight_buf_1x1_V_27_address0;
reg    weight_buf_1x1_V_27_ce0;
reg    weight_buf_1x1_V_27_we0;
wire   [10:0] weight_buf_1x1_V_27_q0;
reg   [6:0] weight_buf_1x1_V_28_address0;
reg    weight_buf_1x1_V_28_ce0;
reg    weight_buf_1x1_V_28_we0;
wire   [10:0] weight_buf_1x1_V_28_q0;
reg   [6:0] weight_buf_1x1_V_29_address0;
reg    weight_buf_1x1_V_29_ce0;
reg    weight_buf_1x1_V_29_we0;
wire   [10:0] weight_buf_1x1_V_29_q0;
reg   [6:0] weight_buf_1x1_V_30_address0;
reg    weight_buf_1x1_V_30_ce0;
reg    weight_buf_1x1_V_30_we0;
wire   [10:0] weight_buf_1x1_V_30_q0;
reg   [6:0] weight_buf_1x1_V_31_address0;
reg    weight_buf_1x1_V_31_ce0;
reg    weight_buf_1x1_V_31_we0;
wire   [10:0] weight_buf_1x1_V_31_q0;
reg   [11:0] FM_buf1_V_0_address0;
reg    FM_buf1_V_0_ce0;
reg    FM_buf1_V_0_we0;
reg   [8:0] FM_buf1_V_0_d0;
wire   [8:0] FM_buf1_V_0_q0;
reg   [11:0] FM_buf1_V_0_address1;
reg    FM_buf1_V_0_ce1;
reg    FM_buf1_V_0_we1;
wire   [8:0] FM_buf1_V_0_q1;
reg   [11:0] FM_buf1_V_1_address0;
reg    FM_buf1_V_1_ce0;
reg    FM_buf1_V_1_we0;
reg   [8:0] FM_buf1_V_1_d0;
wire   [8:0] FM_buf1_V_1_q0;
reg   [11:0] FM_buf1_V_1_address1;
reg    FM_buf1_V_1_ce1;
reg    FM_buf1_V_1_we1;
wire   [8:0] FM_buf1_V_1_q1;
reg   [11:0] FM_buf1_V_2_address0;
reg    FM_buf1_V_2_ce0;
reg    FM_buf1_V_2_we0;
reg   [8:0] FM_buf1_V_2_d0;
wire   [8:0] FM_buf1_V_2_q0;
reg   [11:0] FM_buf1_V_2_address1;
reg    FM_buf1_V_2_ce1;
reg    FM_buf1_V_2_we1;
wire   [8:0] FM_buf1_V_2_q1;
reg   [11:0] FM_buf1_V_3_address0;
reg    FM_buf1_V_3_ce0;
reg    FM_buf1_V_3_we0;
reg   [8:0] FM_buf1_V_3_d0;
wire   [8:0] FM_buf1_V_3_q0;
reg   [11:0] FM_buf1_V_3_address1;
reg    FM_buf1_V_3_ce1;
reg    FM_buf1_V_3_we1;
wire   [8:0] FM_buf1_V_3_q1;
reg   [11:0] FM_buf1_V_4_address0;
reg    FM_buf1_V_4_ce0;
reg    FM_buf1_V_4_we0;
reg   [8:0] FM_buf1_V_4_d0;
wire   [8:0] FM_buf1_V_4_q0;
reg   [11:0] FM_buf1_V_4_address1;
reg    FM_buf1_V_4_ce1;
reg    FM_buf1_V_4_we1;
wire   [8:0] FM_buf1_V_4_q1;
reg   [11:0] FM_buf1_V_5_address0;
reg    FM_buf1_V_5_ce0;
reg    FM_buf1_V_5_we0;
reg   [8:0] FM_buf1_V_5_d0;
wire   [8:0] FM_buf1_V_5_q0;
reg   [11:0] FM_buf1_V_5_address1;
reg    FM_buf1_V_5_ce1;
reg    FM_buf1_V_5_we1;
wire   [8:0] FM_buf1_V_5_q1;
reg   [11:0] FM_buf1_V_6_address0;
reg    FM_buf1_V_6_ce0;
reg    FM_buf1_V_6_we0;
reg   [8:0] FM_buf1_V_6_d0;
wire   [8:0] FM_buf1_V_6_q0;
reg   [11:0] FM_buf1_V_6_address1;
reg    FM_buf1_V_6_ce1;
reg    FM_buf1_V_6_we1;
wire   [8:0] FM_buf1_V_6_q1;
reg   [11:0] FM_buf1_V_7_address0;
reg    FM_buf1_V_7_ce0;
reg    FM_buf1_V_7_we0;
reg   [8:0] FM_buf1_V_7_d0;
wire   [8:0] FM_buf1_V_7_q0;
reg   [11:0] FM_buf1_V_7_address1;
reg    FM_buf1_V_7_ce1;
reg    FM_buf1_V_7_we1;
wire   [8:0] FM_buf1_V_7_q1;
reg   [11:0] FM_buf1_V_8_address0;
reg    FM_buf1_V_8_ce0;
reg    FM_buf1_V_8_we0;
reg   [8:0] FM_buf1_V_8_d0;
wire   [8:0] FM_buf1_V_8_q0;
reg   [11:0] FM_buf1_V_8_address1;
reg    FM_buf1_V_8_ce1;
reg    FM_buf1_V_8_we1;
wire   [8:0] FM_buf1_V_8_q1;
reg   [11:0] FM_buf1_V_9_address0;
reg    FM_buf1_V_9_ce0;
reg    FM_buf1_V_9_we0;
reg   [8:0] FM_buf1_V_9_d0;
wire   [8:0] FM_buf1_V_9_q0;
reg   [11:0] FM_buf1_V_9_address1;
reg    FM_buf1_V_9_ce1;
reg    FM_buf1_V_9_we1;
wire   [8:0] FM_buf1_V_9_q1;
reg   [11:0] FM_buf1_V_10_address0;
reg    FM_buf1_V_10_ce0;
reg    FM_buf1_V_10_we0;
reg   [8:0] FM_buf1_V_10_d0;
wire   [8:0] FM_buf1_V_10_q0;
reg   [11:0] FM_buf1_V_10_address1;
reg    FM_buf1_V_10_ce1;
reg    FM_buf1_V_10_we1;
wire   [8:0] FM_buf1_V_10_q1;
reg   [11:0] FM_buf1_V_11_address0;
reg    FM_buf1_V_11_ce0;
reg    FM_buf1_V_11_we0;
reg   [8:0] FM_buf1_V_11_d0;
wire   [8:0] FM_buf1_V_11_q0;
reg   [11:0] FM_buf1_V_11_address1;
reg    FM_buf1_V_11_ce1;
reg    FM_buf1_V_11_we1;
wire   [8:0] FM_buf1_V_11_q1;
reg   [11:0] FM_buf1_V_12_address0;
reg    FM_buf1_V_12_ce0;
reg    FM_buf1_V_12_we0;
reg   [8:0] FM_buf1_V_12_d0;
wire   [8:0] FM_buf1_V_12_q0;
reg   [11:0] FM_buf1_V_12_address1;
reg    FM_buf1_V_12_ce1;
reg    FM_buf1_V_12_we1;
wire   [8:0] FM_buf1_V_12_q1;
reg   [11:0] FM_buf1_V_13_address0;
reg    FM_buf1_V_13_ce0;
reg    FM_buf1_V_13_we0;
reg   [8:0] FM_buf1_V_13_d0;
wire   [8:0] FM_buf1_V_13_q0;
reg   [11:0] FM_buf1_V_13_address1;
reg    FM_buf1_V_13_ce1;
reg    FM_buf1_V_13_we1;
wire   [8:0] FM_buf1_V_13_q1;
reg   [11:0] FM_buf1_V_14_address0;
reg    FM_buf1_V_14_ce0;
reg    FM_buf1_V_14_we0;
reg   [8:0] FM_buf1_V_14_d0;
wire   [8:0] FM_buf1_V_14_q0;
reg   [11:0] FM_buf1_V_14_address1;
reg    FM_buf1_V_14_ce1;
reg    FM_buf1_V_14_we1;
wire   [8:0] FM_buf1_V_14_q1;
reg   [11:0] FM_buf1_V_15_address0;
reg    FM_buf1_V_15_ce0;
reg    FM_buf1_V_15_we0;
reg   [8:0] FM_buf1_V_15_d0;
wire   [8:0] FM_buf1_V_15_q0;
reg   [11:0] FM_buf1_V_15_address1;
reg    FM_buf1_V_15_ce1;
reg    FM_buf1_V_15_we1;
wire   [8:0] FM_buf1_V_15_q1;
reg   [11:0] FM_buf1_V_16_address0;
reg    FM_buf1_V_16_ce0;
reg    FM_buf1_V_16_we0;
reg   [8:0] FM_buf1_V_16_d0;
wire   [8:0] FM_buf1_V_16_q0;
reg   [11:0] FM_buf1_V_16_address1;
reg    FM_buf1_V_16_ce1;
reg    FM_buf1_V_16_we1;
wire   [8:0] FM_buf1_V_16_q1;
reg   [11:0] FM_buf1_V_17_address0;
reg    FM_buf1_V_17_ce0;
reg    FM_buf1_V_17_we0;
reg   [8:0] FM_buf1_V_17_d0;
wire   [8:0] FM_buf1_V_17_q0;
reg   [11:0] FM_buf1_V_17_address1;
reg    FM_buf1_V_17_ce1;
reg    FM_buf1_V_17_we1;
wire   [8:0] FM_buf1_V_17_q1;
reg   [11:0] FM_buf1_V_18_address0;
reg    FM_buf1_V_18_ce0;
reg    FM_buf1_V_18_we0;
reg   [8:0] FM_buf1_V_18_d0;
wire   [8:0] FM_buf1_V_18_q0;
reg   [11:0] FM_buf1_V_18_address1;
reg    FM_buf1_V_18_ce1;
reg    FM_buf1_V_18_we1;
wire   [8:0] FM_buf1_V_18_q1;
reg   [11:0] FM_buf1_V_19_address0;
reg    FM_buf1_V_19_ce0;
reg    FM_buf1_V_19_we0;
reg   [8:0] FM_buf1_V_19_d0;
wire   [8:0] FM_buf1_V_19_q0;
reg   [11:0] FM_buf1_V_19_address1;
reg    FM_buf1_V_19_ce1;
reg    FM_buf1_V_19_we1;
wire   [8:0] FM_buf1_V_19_q1;
reg   [11:0] FM_buf1_V_20_address0;
reg    FM_buf1_V_20_ce0;
reg    FM_buf1_V_20_we0;
reg   [8:0] FM_buf1_V_20_d0;
wire   [8:0] FM_buf1_V_20_q0;
reg   [11:0] FM_buf1_V_20_address1;
reg    FM_buf1_V_20_ce1;
reg    FM_buf1_V_20_we1;
wire   [8:0] FM_buf1_V_20_q1;
reg   [11:0] FM_buf1_V_21_address0;
reg    FM_buf1_V_21_ce0;
reg    FM_buf1_V_21_we0;
reg   [8:0] FM_buf1_V_21_d0;
wire   [8:0] FM_buf1_V_21_q0;
reg   [11:0] FM_buf1_V_21_address1;
reg    FM_buf1_V_21_ce1;
reg    FM_buf1_V_21_we1;
wire   [8:0] FM_buf1_V_21_q1;
reg   [11:0] FM_buf1_V_22_address0;
reg    FM_buf1_V_22_ce0;
reg    FM_buf1_V_22_we0;
reg   [8:0] FM_buf1_V_22_d0;
wire   [8:0] FM_buf1_V_22_q0;
reg   [11:0] FM_buf1_V_22_address1;
reg    FM_buf1_V_22_ce1;
reg    FM_buf1_V_22_we1;
wire   [8:0] FM_buf1_V_22_q1;
reg   [11:0] FM_buf1_V_23_address0;
reg    FM_buf1_V_23_ce0;
reg    FM_buf1_V_23_we0;
reg   [8:0] FM_buf1_V_23_d0;
wire   [8:0] FM_buf1_V_23_q0;
reg   [11:0] FM_buf1_V_23_address1;
reg    FM_buf1_V_23_ce1;
reg    FM_buf1_V_23_we1;
wire   [8:0] FM_buf1_V_23_q1;
reg   [11:0] FM_buf1_V_24_address0;
reg    FM_buf1_V_24_ce0;
reg    FM_buf1_V_24_we0;
reg   [8:0] FM_buf1_V_24_d0;
wire   [8:0] FM_buf1_V_24_q0;
reg   [11:0] FM_buf1_V_24_address1;
reg    FM_buf1_V_24_ce1;
reg    FM_buf1_V_24_we1;
wire   [8:0] FM_buf1_V_24_q1;
reg   [11:0] FM_buf1_V_25_address0;
reg    FM_buf1_V_25_ce0;
reg    FM_buf1_V_25_we0;
reg   [8:0] FM_buf1_V_25_d0;
wire   [8:0] FM_buf1_V_25_q0;
reg   [11:0] FM_buf1_V_25_address1;
reg    FM_buf1_V_25_ce1;
reg    FM_buf1_V_25_we1;
wire   [8:0] FM_buf1_V_25_q1;
reg   [11:0] FM_buf1_V_26_address0;
reg    FM_buf1_V_26_ce0;
reg    FM_buf1_V_26_we0;
reg   [8:0] FM_buf1_V_26_d0;
wire   [8:0] FM_buf1_V_26_q0;
reg   [11:0] FM_buf1_V_26_address1;
reg    FM_buf1_V_26_ce1;
reg    FM_buf1_V_26_we1;
wire   [8:0] FM_buf1_V_26_q1;
reg   [11:0] FM_buf1_V_27_address0;
reg    FM_buf1_V_27_ce0;
reg    FM_buf1_V_27_we0;
reg   [8:0] FM_buf1_V_27_d0;
wire   [8:0] FM_buf1_V_27_q0;
reg   [11:0] FM_buf1_V_27_address1;
reg    FM_buf1_V_27_ce1;
reg    FM_buf1_V_27_we1;
wire   [8:0] FM_buf1_V_27_q1;
reg   [11:0] FM_buf1_V_28_address0;
reg    FM_buf1_V_28_ce0;
reg    FM_buf1_V_28_we0;
reg   [8:0] FM_buf1_V_28_d0;
wire   [8:0] FM_buf1_V_28_q0;
reg   [11:0] FM_buf1_V_28_address1;
reg    FM_buf1_V_28_ce1;
reg    FM_buf1_V_28_we1;
wire   [8:0] FM_buf1_V_28_q1;
reg   [11:0] FM_buf1_V_29_address0;
reg    FM_buf1_V_29_ce0;
reg    FM_buf1_V_29_we0;
reg   [8:0] FM_buf1_V_29_d0;
wire   [8:0] FM_buf1_V_29_q0;
reg   [11:0] FM_buf1_V_29_address1;
reg    FM_buf1_V_29_ce1;
reg    FM_buf1_V_29_we1;
wire   [8:0] FM_buf1_V_29_q1;
reg   [11:0] FM_buf1_V_30_address0;
reg    FM_buf1_V_30_ce0;
reg    FM_buf1_V_30_we0;
reg   [8:0] FM_buf1_V_30_d0;
wire   [8:0] FM_buf1_V_30_q0;
reg   [11:0] FM_buf1_V_30_address1;
reg    FM_buf1_V_30_ce1;
reg    FM_buf1_V_30_we1;
wire   [8:0] FM_buf1_V_30_q1;
reg   [11:0] FM_buf1_V_31_address0;
reg    FM_buf1_V_31_ce0;
reg    FM_buf1_V_31_we0;
reg   [8:0] FM_buf1_V_31_d0;
wire   [8:0] FM_buf1_V_31_q0;
reg   [11:0] FM_buf1_V_31_address1;
reg    FM_buf1_V_31_ce1;
reg    FM_buf1_V_31_we1;
wire   [8:0] FM_buf1_V_31_q1;
reg   [11:0] FM_buf2_V_0_address0;
reg    FM_buf2_V_0_ce0;
reg    FM_buf2_V_0_we0;
reg   [8:0] FM_buf2_V_0_d0;
wire   [8:0] FM_buf2_V_0_q0;
reg    FM_buf2_V_0_ce1;
reg    FM_buf2_V_0_we1;
reg   [11:0] FM_buf2_V_1_address0;
reg    FM_buf2_V_1_ce0;
reg    FM_buf2_V_1_we0;
reg   [8:0] FM_buf2_V_1_d0;
wire   [8:0] FM_buf2_V_1_q0;
reg    FM_buf2_V_1_ce1;
reg    FM_buf2_V_1_we1;
reg   [11:0] FM_buf2_V_2_address0;
reg    FM_buf2_V_2_ce0;
reg    FM_buf2_V_2_we0;
reg   [8:0] FM_buf2_V_2_d0;
wire   [8:0] FM_buf2_V_2_q0;
reg    FM_buf2_V_2_ce1;
reg    FM_buf2_V_2_we1;
reg   [11:0] FM_buf2_V_3_address0;
reg    FM_buf2_V_3_ce0;
reg    FM_buf2_V_3_we0;
reg   [8:0] FM_buf2_V_3_d0;
wire   [8:0] FM_buf2_V_3_q0;
reg    FM_buf2_V_3_ce1;
reg    FM_buf2_V_3_we1;
reg   [11:0] FM_buf2_V_4_address0;
reg    FM_buf2_V_4_ce0;
reg    FM_buf2_V_4_we0;
reg   [8:0] FM_buf2_V_4_d0;
wire   [8:0] FM_buf2_V_4_q0;
reg    FM_buf2_V_4_ce1;
reg    FM_buf2_V_4_we1;
reg   [11:0] FM_buf2_V_5_address0;
reg    FM_buf2_V_5_ce0;
reg    FM_buf2_V_5_we0;
reg   [8:0] FM_buf2_V_5_d0;
wire   [8:0] FM_buf2_V_5_q0;
reg    FM_buf2_V_5_ce1;
reg    FM_buf2_V_5_we1;
reg   [11:0] FM_buf2_V_6_address0;
reg    FM_buf2_V_6_ce0;
reg    FM_buf2_V_6_we0;
reg   [8:0] FM_buf2_V_6_d0;
wire   [8:0] FM_buf2_V_6_q0;
reg    FM_buf2_V_6_ce1;
reg    FM_buf2_V_6_we1;
reg   [11:0] FM_buf2_V_7_address0;
reg    FM_buf2_V_7_ce0;
reg    FM_buf2_V_7_we0;
reg   [8:0] FM_buf2_V_7_d0;
wire   [8:0] FM_buf2_V_7_q0;
reg    FM_buf2_V_7_ce1;
reg    FM_buf2_V_7_we1;
reg   [11:0] FM_buf2_V_8_address0;
reg    FM_buf2_V_8_ce0;
reg    FM_buf2_V_8_we0;
reg   [8:0] FM_buf2_V_8_d0;
wire   [8:0] FM_buf2_V_8_q0;
reg    FM_buf2_V_8_ce1;
reg    FM_buf2_V_8_we1;
reg   [11:0] FM_buf2_V_9_address0;
reg    FM_buf2_V_9_ce0;
reg    FM_buf2_V_9_we0;
reg   [8:0] FM_buf2_V_9_d0;
wire   [8:0] FM_buf2_V_9_q0;
reg    FM_buf2_V_9_ce1;
reg    FM_buf2_V_9_we1;
reg   [11:0] FM_buf2_V_10_address0;
reg    FM_buf2_V_10_ce0;
reg    FM_buf2_V_10_we0;
reg   [8:0] FM_buf2_V_10_d0;
wire   [8:0] FM_buf2_V_10_q0;
reg    FM_buf2_V_10_ce1;
reg    FM_buf2_V_10_we1;
reg   [11:0] FM_buf2_V_11_address0;
reg    FM_buf2_V_11_ce0;
reg    FM_buf2_V_11_we0;
reg   [8:0] FM_buf2_V_11_d0;
wire   [8:0] FM_buf2_V_11_q0;
reg    FM_buf2_V_11_ce1;
reg    FM_buf2_V_11_we1;
reg   [11:0] FM_buf2_V_12_address0;
reg    FM_buf2_V_12_ce0;
reg    FM_buf2_V_12_we0;
reg   [8:0] FM_buf2_V_12_d0;
wire   [8:0] FM_buf2_V_12_q0;
reg    FM_buf2_V_12_ce1;
reg    FM_buf2_V_12_we1;
reg   [11:0] FM_buf2_V_13_address0;
reg    FM_buf2_V_13_ce0;
reg    FM_buf2_V_13_we0;
reg   [8:0] FM_buf2_V_13_d0;
wire   [8:0] FM_buf2_V_13_q0;
reg    FM_buf2_V_13_ce1;
reg    FM_buf2_V_13_we1;
reg   [11:0] FM_buf2_V_14_address0;
reg    FM_buf2_V_14_ce0;
reg    FM_buf2_V_14_we0;
reg   [8:0] FM_buf2_V_14_d0;
wire   [8:0] FM_buf2_V_14_q0;
reg    FM_buf2_V_14_ce1;
reg    FM_buf2_V_14_we1;
reg   [11:0] FM_buf2_V_15_address0;
reg    FM_buf2_V_15_ce0;
reg    FM_buf2_V_15_we0;
reg   [8:0] FM_buf2_V_15_d0;
wire   [8:0] FM_buf2_V_15_q0;
reg    FM_buf2_V_15_ce1;
reg    FM_buf2_V_15_we1;
reg   [11:0] FM_buf2_V_16_address0;
reg    FM_buf2_V_16_ce0;
reg    FM_buf2_V_16_we0;
reg   [8:0] FM_buf2_V_16_d0;
wire   [8:0] FM_buf2_V_16_q0;
reg    FM_buf2_V_16_ce1;
reg    FM_buf2_V_16_we1;
reg   [11:0] FM_buf2_V_17_address0;
reg    FM_buf2_V_17_ce0;
reg    FM_buf2_V_17_we0;
reg   [8:0] FM_buf2_V_17_d0;
wire   [8:0] FM_buf2_V_17_q0;
reg    FM_buf2_V_17_ce1;
reg    FM_buf2_V_17_we1;
reg   [11:0] FM_buf2_V_18_address0;
reg    FM_buf2_V_18_ce0;
reg    FM_buf2_V_18_we0;
reg   [8:0] FM_buf2_V_18_d0;
wire   [8:0] FM_buf2_V_18_q0;
reg    FM_buf2_V_18_ce1;
reg    FM_buf2_V_18_we1;
reg   [11:0] FM_buf2_V_19_address0;
reg    FM_buf2_V_19_ce0;
reg    FM_buf2_V_19_we0;
reg   [8:0] FM_buf2_V_19_d0;
wire   [8:0] FM_buf2_V_19_q0;
reg    FM_buf2_V_19_ce1;
reg    FM_buf2_V_19_we1;
reg   [11:0] FM_buf2_V_20_address0;
reg    FM_buf2_V_20_ce0;
reg    FM_buf2_V_20_we0;
reg   [8:0] FM_buf2_V_20_d0;
wire   [8:0] FM_buf2_V_20_q0;
reg    FM_buf2_V_20_ce1;
reg    FM_buf2_V_20_we1;
reg   [11:0] FM_buf2_V_21_address0;
reg    FM_buf2_V_21_ce0;
reg    FM_buf2_V_21_we0;
reg   [8:0] FM_buf2_V_21_d0;
wire   [8:0] FM_buf2_V_21_q0;
reg    FM_buf2_V_21_ce1;
reg    FM_buf2_V_21_we1;
reg   [11:0] FM_buf2_V_22_address0;
reg    FM_buf2_V_22_ce0;
reg    FM_buf2_V_22_we0;
reg   [8:0] FM_buf2_V_22_d0;
wire   [8:0] FM_buf2_V_22_q0;
reg    FM_buf2_V_22_ce1;
reg    FM_buf2_V_22_we1;
reg   [11:0] FM_buf2_V_23_address0;
reg    FM_buf2_V_23_ce0;
reg    FM_buf2_V_23_we0;
reg   [8:0] FM_buf2_V_23_d0;
wire   [8:0] FM_buf2_V_23_q0;
reg    FM_buf2_V_23_ce1;
reg    FM_buf2_V_23_we1;
reg   [11:0] FM_buf2_V_24_address0;
reg    FM_buf2_V_24_ce0;
reg    FM_buf2_V_24_we0;
reg   [8:0] FM_buf2_V_24_d0;
wire   [8:0] FM_buf2_V_24_q0;
reg    FM_buf2_V_24_ce1;
reg    FM_buf2_V_24_we1;
reg   [11:0] FM_buf2_V_25_address0;
reg    FM_buf2_V_25_ce0;
reg    FM_buf2_V_25_we0;
reg   [8:0] FM_buf2_V_25_d0;
wire   [8:0] FM_buf2_V_25_q0;
reg    FM_buf2_V_25_ce1;
reg    FM_buf2_V_25_we1;
reg   [11:0] FM_buf2_V_26_address0;
reg    FM_buf2_V_26_ce0;
reg    FM_buf2_V_26_we0;
reg   [8:0] FM_buf2_V_26_d0;
wire   [8:0] FM_buf2_V_26_q0;
reg    FM_buf2_V_26_ce1;
reg    FM_buf2_V_26_we1;
reg   [11:0] FM_buf2_V_27_address0;
reg    FM_buf2_V_27_ce0;
reg    FM_buf2_V_27_we0;
reg   [8:0] FM_buf2_V_27_d0;
wire   [8:0] FM_buf2_V_27_q0;
reg    FM_buf2_V_27_ce1;
reg    FM_buf2_V_27_we1;
reg   [11:0] FM_buf2_V_28_address0;
reg    FM_buf2_V_28_ce0;
reg    FM_buf2_V_28_we0;
reg   [8:0] FM_buf2_V_28_d0;
wire   [8:0] FM_buf2_V_28_q0;
reg    FM_buf2_V_28_ce1;
reg    FM_buf2_V_28_we1;
reg   [11:0] FM_buf2_V_29_address0;
reg    FM_buf2_V_29_ce0;
reg    FM_buf2_V_29_we0;
reg   [8:0] FM_buf2_V_29_d0;
wire   [8:0] FM_buf2_V_29_q0;
reg    FM_buf2_V_29_ce1;
reg    FM_buf2_V_29_we1;
reg   [11:0] FM_buf2_V_30_address0;
reg    FM_buf2_V_30_ce0;
reg    FM_buf2_V_30_we0;
reg   [8:0] FM_buf2_V_30_d0;
wire   [8:0] FM_buf2_V_30_q0;
reg    FM_buf2_V_30_ce1;
reg    FM_buf2_V_30_we1;
reg   [11:0] FM_buf2_V_31_address0;
reg    FM_buf2_V_31_ce0;
reg    FM_buf2_V_31_we0;
reg   [8:0] FM_buf2_V_31_d0;
wire   [8:0] FM_buf2_V_31_q0;
reg    FM_buf2_V_31_ce1;
reg    FM_buf2_V_31_we1;
reg   [11:0] FM_buf3_V_0_address0;
reg    FM_buf3_V_0_ce0;
reg    FM_buf3_V_0_we0;
reg   [8:0] FM_buf3_V_0_d0;
wire   [8:0] FM_buf3_V_0_q0;
reg   [11:0] FM_buf3_V_0_address1;
reg    FM_buf3_V_0_ce1;
reg    FM_buf3_V_0_we1;
wire   [8:0] FM_buf3_V_0_q1;
reg   [11:0] FM_buf3_V_1_address0;
reg    FM_buf3_V_1_ce0;
reg    FM_buf3_V_1_we0;
reg   [8:0] FM_buf3_V_1_d0;
wire   [8:0] FM_buf3_V_1_q0;
reg   [11:0] FM_buf3_V_1_address1;
reg    FM_buf3_V_1_ce1;
reg    FM_buf3_V_1_we1;
wire   [8:0] FM_buf3_V_1_q1;
reg   [11:0] FM_buf3_V_2_address0;
reg    FM_buf3_V_2_ce0;
reg    FM_buf3_V_2_we0;
reg   [8:0] FM_buf3_V_2_d0;
wire   [8:0] FM_buf3_V_2_q0;
reg   [11:0] FM_buf3_V_2_address1;
reg    FM_buf3_V_2_ce1;
reg    FM_buf3_V_2_we1;
wire   [8:0] FM_buf3_V_2_q1;
reg   [11:0] FM_buf3_V_3_address0;
reg    FM_buf3_V_3_ce0;
reg    FM_buf3_V_3_we0;
reg   [8:0] FM_buf3_V_3_d0;
wire   [8:0] FM_buf3_V_3_q0;
reg   [11:0] FM_buf3_V_3_address1;
reg    FM_buf3_V_3_ce1;
reg    FM_buf3_V_3_we1;
wire   [8:0] FM_buf3_V_3_q1;
reg   [11:0] FM_buf3_V_4_address0;
reg    FM_buf3_V_4_ce0;
reg    FM_buf3_V_4_we0;
reg   [8:0] FM_buf3_V_4_d0;
wire   [8:0] FM_buf3_V_4_q0;
reg   [11:0] FM_buf3_V_4_address1;
reg    FM_buf3_V_4_ce1;
reg    FM_buf3_V_4_we1;
wire   [8:0] FM_buf3_V_4_q1;
reg   [11:0] FM_buf3_V_5_address0;
reg    FM_buf3_V_5_ce0;
reg    FM_buf3_V_5_we0;
reg   [8:0] FM_buf3_V_5_d0;
wire   [8:0] FM_buf3_V_5_q0;
reg   [11:0] FM_buf3_V_5_address1;
reg    FM_buf3_V_5_ce1;
reg    FM_buf3_V_5_we1;
wire   [8:0] FM_buf3_V_5_q1;
reg   [11:0] FM_buf3_V_6_address0;
reg    FM_buf3_V_6_ce0;
reg    FM_buf3_V_6_we0;
reg   [8:0] FM_buf3_V_6_d0;
wire   [8:0] FM_buf3_V_6_q0;
reg   [11:0] FM_buf3_V_6_address1;
reg    FM_buf3_V_6_ce1;
reg    FM_buf3_V_6_we1;
wire   [8:0] FM_buf3_V_6_q1;
reg   [11:0] FM_buf3_V_7_address0;
reg    FM_buf3_V_7_ce0;
reg    FM_buf3_V_7_we0;
reg   [8:0] FM_buf3_V_7_d0;
wire   [8:0] FM_buf3_V_7_q0;
reg   [11:0] FM_buf3_V_7_address1;
reg    FM_buf3_V_7_ce1;
reg    FM_buf3_V_7_we1;
wire   [8:0] FM_buf3_V_7_q1;
reg   [11:0] FM_buf3_V_8_address0;
reg    FM_buf3_V_8_ce0;
reg    FM_buf3_V_8_we0;
reg   [8:0] FM_buf3_V_8_d0;
wire   [8:0] FM_buf3_V_8_q0;
reg   [11:0] FM_buf3_V_8_address1;
reg    FM_buf3_V_8_ce1;
reg    FM_buf3_V_8_we1;
wire   [8:0] FM_buf3_V_8_q1;
reg   [11:0] FM_buf3_V_9_address0;
reg    FM_buf3_V_9_ce0;
reg    FM_buf3_V_9_we0;
reg   [8:0] FM_buf3_V_9_d0;
wire   [8:0] FM_buf3_V_9_q0;
reg   [11:0] FM_buf3_V_9_address1;
reg    FM_buf3_V_9_ce1;
reg    FM_buf3_V_9_we1;
wire   [8:0] FM_buf3_V_9_q1;
reg   [11:0] FM_buf3_V_10_address0;
reg    FM_buf3_V_10_ce0;
reg    FM_buf3_V_10_we0;
reg   [8:0] FM_buf3_V_10_d0;
wire   [8:0] FM_buf3_V_10_q0;
reg   [11:0] FM_buf3_V_10_address1;
reg    FM_buf3_V_10_ce1;
reg    FM_buf3_V_10_we1;
wire   [8:0] FM_buf3_V_10_q1;
reg   [11:0] FM_buf3_V_11_address0;
reg    FM_buf3_V_11_ce0;
reg    FM_buf3_V_11_we0;
reg   [8:0] FM_buf3_V_11_d0;
wire   [8:0] FM_buf3_V_11_q0;
reg   [11:0] FM_buf3_V_11_address1;
reg    FM_buf3_V_11_ce1;
reg    FM_buf3_V_11_we1;
wire   [8:0] FM_buf3_V_11_q1;
reg   [11:0] FM_buf3_V_12_address0;
reg    FM_buf3_V_12_ce0;
reg    FM_buf3_V_12_we0;
reg   [8:0] FM_buf3_V_12_d0;
wire   [8:0] FM_buf3_V_12_q0;
reg   [11:0] FM_buf3_V_12_address1;
reg    FM_buf3_V_12_ce1;
reg    FM_buf3_V_12_we1;
wire   [8:0] FM_buf3_V_12_q1;
reg   [11:0] FM_buf3_V_13_address0;
reg    FM_buf3_V_13_ce0;
reg    FM_buf3_V_13_we0;
reg   [8:0] FM_buf3_V_13_d0;
wire   [8:0] FM_buf3_V_13_q0;
reg   [11:0] FM_buf3_V_13_address1;
reg    FM_buf3_V_13_ce1;
reg    FM_buf3_V_13_we1;
wire   [8:0] FM_buf3_V_13_q1;
reg   [11:0] FM_buf3_V_14_address0;
reg    FM_buf3_V_14_ce0;
reg    FM_buf3_V_14_we0;
reg   [8:0] FM_buf3_V_14_d0;
wire   [8:0] FM_buf3_V_14_q0;
reg   [11:0] FM_buf3_V_14_address1;
reg    FM_buf3_V_14_ce1;
reg    FM_buf3_V_14_we1;
wire   [8:0] FM_buf3_V_14_q1;
reg   [11:0] FM_buf3_V_15_address0;
reg    FM_buf3_V_15_ce0;
reg    FM_buf3_V_15_we0;
reg   [8:0] FM_buf3_V_15_d0;
wire   [8:0] FM_buf3_V_15_q0;
reg   [11:0] FM_buf3_V_15_address1;
reg    FM_buf3_V_15_ce1;
reg    FM_buf3_V_15_we1;
wire   [8:0] FM_buf3_V_15_q1;
reg   [11:0] FM_buf3_V_16_address0;
reg    FM_buf3_V_16_ce0;
reg    FM_buf3_V_16_we0;
reg   [8:0] FM_buf3_V_16_d0;
wire   [8:0] FM_buf3_V_16_q0;
reg   [11:0] FM_buf3_V_16_address1;
reg    FM_buf3_V_16_ce1;
reg    FM_buf3_V_16_we1;
wire   [8:0] FM_buf3_V_16_q1;
reg   [11:0] FM_buf3_V_17_address0;
reg    FM_buf3_V_17_ce0;
reg    FM_buf3_V_17_we0;
reg   [8:0] FM_buf3_V_17_d0;
wire   [8:0] FM_buf3_V_17_q0;
reg   [11:0] FM_buf3_V_17_address1;
reg    FM_buf3_V_17_ce1;
reg    FM_buf3_V_17_we1;
wire   [8:0] FM_buf3_V_17_q1;
reg   [11:0] FM_buf3_V_18_address0;
reg    FM_buf3_V_18_ce0;
reg    FM_buf3_V_18_we0;
reg   [8:0] FM_buf3_V_18_d0;
wire   [8:0] FM_buf3_V_18_q0;
reg   [11:0] FM_buf3_V_18_address1;
reg    FM_buf3_V_18_ce1;
reg    FM_buf3_V_18_we1;
wire   [8:0] FM_buf3_V_18_q1;
reg   [11:0] FM_buf3_V_19_address0;
reg    FM_buf3_V_19_ce0;
reg    FM_buf3_V_19_we0;
reg   [8:0] FM_buf3_V_19_d0;
wire   [8:0] FM_buf3_V_19_q0;
reg   [11:0] FM_buf3_V_19_address1;
reg    FM_buf3_V_19_ce1;
reg    FM_buf3_V_19_we1;
wire   [8:0] FM_buf3_V_19_q1;
reg   [11:0] FM_buf3_V_20_address0;
reg    FM_buf3_V_20_ce0;
reg    FM_buf3_V_20_we0;
reg   [8:0] FM_buf3_V_20_d0;
wire   [8:0] FM_buf3_V_20_q0;
reg   [11:0] FM_buf3_V_20_address1;
reg    FM_buf3_V_20_ce1;
reg    FM_buf3_V_20_we1;
wire   [8:0] FM_buf3_V_20_q1;
reg   [11:0] FM_buf3_V_21_address0;
reg    FM_buf3_V_21_ce0;
reg    FM_buf3_V_21_we0;
reg   [8:0] FM_buf3_V_21_d0;
wire   [8:0] FM_buf3_V_21_q0;
reg   [11:0] FM_buf3_V_21_address1;
reg    FM_buf3_V_21_ce1;
reg    FM_buf3_V_21_we1;
wire   [8:0] FM_buf3_V_21_q1;
reg   [11:0] FM_buf3_V_22_address0;
reg    FM_buf3_V_22_ce0;
reg    FM_buf3_V_22_we0;
reg   [8:0] FM_buf3_V_22_d0;
wire   [8:0] FM_buf3_V_22_q0;
reg   [11:0] FM_buf3_V_22_address1;
reg    FM_buf3_V_22_ce1;
reg    FM_buf3_V_22_we1;
wire   [8:0] FM_buf3_V_22_q1;
reg   [11:0] FM_buf3_V_23_address0;
reg    FM_buf3_V_23_ce0;
reg    FM_buf3_V_23_we0;
reg   [8:0] FM_buf3_V_23_d0;
wire   [8:0] FM_buf3_V_23_q0;
reg   [11:0] FM_buf3_V_23_address1;
reg    FM_buf3_V_23_ce1;
reg    FM_buf3_V_23_we1;
wire   [8:0] FM_buf3_V_23_q1;
reg   [11:0] FM_buf3_V_24_address0;
reg    FM_buf3_V_24_ce0;
reg    FM_buf3_V_24_we0;
reg   [8:0] FM_buf3_V_24_d0;
wire   [8:0] FM_buf3_V_24_q0;
reg   [11:0] FM_buf3_V_24_address1;
reg    FM_buf3_V_24_ce1;
reg    FM_buf3_V_24_we1;
wire   [8:0] FM_buf3_V_24_q1;
reg   [11:0] FM_buf3_V_25_address0;
reg    FM_buf3_V_25_ce0;
reg    FM_buf3_V_25_we0;
reg   [8:0] FM_buf3_V_25_d0;
wire   [8:0] FM_buf3_V_25_q0;
reg   [11:0] FM_buf3_V_25_address1;
reg    FM_buf3_V_25_ce1;
reg    FM_buf3_V_25_we1;
wire   [8:0] FM_buf3_V_25_q1;
reg   [11:0] FM_buf3_V_26_address0;
reg    FM_buf3_V_26_ce0;
reg    FM_buf3_V_26_we0;
reg   [8:0] FM_buf3_V_26_d0;
wire   [8:0] FM_buf3_V_26_q0;
reg   [11:0] FM_buf3_V_26_address1;
reg    FM_buf3_V_26_ce1;
reg    FM_buf3_V_26_we1;
wire   [8:0] FM_buf3_V_26_q1;
reg   [11:0] FM_buf3_V_27_address0;
reg    FM_buf3_V_27_ce0;
reg    FM_buf3_V_27_we0;
reg   [8:0] FM_buf3_V_27_d0;
wire   [8:0] FM_buf3_V_27_q0;
reg   [11:0] FM_buf3_V_27_address1;
reg    FM_buf3_V_27_ce1;
reg    FM_buf3_V_27_we1;
wire   [8:0] FM_buf3_V_27_q1;
reg   [11:0] FM_buf3_V_28_address0;
reg    FM_buf3_V_28_ce0;
reg    FM_buf3_V_28_we0;
reg   [8:0] FM_buf3_V_28_d0;
wire   [8:0] FM_buf3_V_28_q0;
reg   [11:0] FM_buf3_V_28_address1;
reg    FM_buf3_V_28_ce1;
reg    FM_buf3_V_28_we1;
wire   [8:0] FM_buf3_V_28_q1;
reg   [11:0] FM_buf3_V_29_address0;
reg    FM_buf3_V_29_ce0;
reg    FM_buf3_V_29_we0;
reg   [8:0] FM_buf3_V_29_d0;
wire   [8:0] FM_buf3_V_29_q0;
reg   [11:0] FM_buf3_V_29_address1;
reg    FM_buf3_V_29_ce1;
reg    FM_buf3_V_29_we1;
wire   [8:0] FM_buf3_V_29_q1;
reg   [11:0] FM_buf3_V_30_address0;
reg    FM_buf3_V_30_ce0;
reg    FM_buf3_V_30_we0;
reg   [8:0] FM_buf3_V_30_d0;
wire   [8:0] FM_buf3_V_30_q0;
reg   [11:0] FM_buf3_V_30_address1;
reg    FM_buf3_V_30_ce1;
reg    FM_buf3_V_30_we1;
wire   [8:0] FM_buf3_V_30_q1;
reg   [11:0] FM_buf3_V_31_address0;
reg    FM_buf3_V_31_ce0;
reg    FM_buf3_V_31_we0;
reg   [8:0] FM_buf3_V_31_d0;
wire   [8:0] FM_buf3_V_31_q0;
reg   [11:0] FM_buf3_V_31_address1;
reg    FM_buf3_V_31_ce1;
reg    FM_buf3_V_31_we1;
wire   [8:0] FM_buf3_V_31_q1;
reg   [11:0] FM_buf_acc_V_0_address0;
reg    FM_buf_acc_V_0_ce0;
reg    FM_buf_acc_V_0_we0;
wire   [12:0] FM_buf_acc_V_0_q0;
reg   [11:0] FM_buf_acc_V_0_address1;
reg    FM_buf_acc_V_0_ce1;
reg    FM_buf_acc_V_0_we1;
wire   [12:0] FM_buf_acc_V_0_q1;
reg   [11:0] FM_buf_acc_V_1_address0;
reg    FM_buf_acc_V_1_ce0;
reg    FM_buf_acc_V_1_we0;
wire   [12:0] FM_buf_acc_V_1_q0;
reg   [11:0] FM_buf_acc_V_1_address1;
reg    FM_buf_acc_V_1_ce1;
reg    FM_buf_acc_V_1_we1;
wire   [12:0] FM_buf_acc_V_1_q1;
reg   [11:0] FM_buf_acc_V_2_address0;
reg    FM_buf_acc_V_2_ce0;
reg    FM_buf_acc_V_2_we0;
wire   [12:0] FM_buf_acc_V_2_q0;
reg   [11:0] FM_buf_acc_V_2_address1;
reg    FM_buf_acc_V_2_ce1;
reg    FM_buf_acc_V_2_we1;
wire   [12:0] FM_buf_acc_V_2_q1;
reg   [11:0] FM_buf_acc_V_3_address0;
reg    FM_buf_acc_V_3_ce0;
reg    FM_buf_acc_V_3_we0;
wire   [12:0] FM_buf_acc_V_3_q0;
reg   [11:0] FM_buf_acc_V_3_address1;
reg    FM_buf_acc_V_3_ce1;
reg    FM_buf_acc_V_3_we1;
wire   [12:0] FM_buf_acc_V_3_q1;
reg   [11:0] FM_buf_acc_V_4_address0;
reg    FM_buf_acc_V_4_ce0;
reg    FM_buf_acc_V_4_we0;
wire   [12:0] FM_buf_acc_V_4_q0;
reg   [11:0] FM_buf_acc_V_4_address1;
reg    FM_buf_acc_V_4_ce1;
reg    FM_buf_acc_V_4_we1;
wire   [12:0] FM_buf_acc_V_4_q1;
reg   [11:0] FM_buf_acc_V_5_address0;
reg    FM_buf_acc_V_5_ce0;
reg    FM_buf_acc_V_5_we0;
wire   [12:0] FM_buf_acc_V_5_q0;
reg   [11:0] FM_buf_acc_V_5_address1;
reg    FM_buf_acc_V_5_ce1;
reg    FM_buf_acc_V_5_we1;
wire   [12:0] FM_buf_acc_V_5_q1;
reg   [11:0] FM_buf_acc_V_6_address0;
reg    FM_buf_acc_V_6_ce0;
reg    FM_buf_acc_V_6_we0;
wire   [12:0] FM_buf_acc_V_6_q0;
reg   [11:0] FM_buf_acc_V_6_address1;
reg    FM_buf_acc_V_6_ce1;
reg    FM_buf_acc_V_6_we1;
wire   [12:0] FM_buf_acc_V_6_q1;
reg   [11:0] FM_buf_acc_V_7_address0;
reg    FM_buf_acc_V_7_ce0;
reg    FM_buf_acc_V_7_we0;
wire   [12:0] FM_buf_acc_V_7_q0;
reg   [11:0] FM_buf_acc_V_7_address1;
reg    FM_buf_acc_V_7_ce1;
reg    FM_buf_acc_V_7_we1;
wire   [12:0] FM_buf_acc_V_7_q1;
reg   [11:0] FM_buf_acc_V_8_address0;
reg    FM_buf_acc_V_8_ce0;
reg    FM_buf_acc_V_8_we0;
wire   [12:0] FM_buf_acc_V_8_q0;
reg   [11:0] FM_buf_acc_V_8_address1;
reg    FM_buf_acc_V_8_ce1;
reg    FM_buf_acc_V_8_we1;
wire   [12:0] FM_buf_acc_V_8_q1;
reg   [11:0] FM_buf_acc_V_9_address0;
reg    FM_buf_acc_V_9_ce0;
reg    FM_buf_acc_V_9_we0;
wire   [12:0] FM_buf_acc_V_9_q0;
reg   [11:0] FM_buf_acc_V_9_address1;
reg    FM_buf_acc_V_9_ce1;
reg    FM_buf_acc_V_9_we1;
wire   [12:0] FM_buf_acc_V_9_q1;
reg   [11:0] FM_buf_acc_V_10_address0;
reg    FM_buf_acc_V_10_ce0;
reg    FM_buf_acc_V_10_we0;
wire   [12:0] FM_buf_acc_V_10_q0;
reg   [11:0] FM_buf_acc_V_10_address1;
reg    FM_buf_acc_V_10_ce1;
reg    FM_buf_acc_V_10_we1;
wire   [12:0] FM_buf_acc_V_10_q1;
reg   [11:0] FM_buf_acc_V_11_address0;
reg    FM_buf_acc_V_11_ce0;
reg    FM_buf_acc_V_11_we0;
wire   [12:0] FM_buf_acc_V_11_q0;
reg   [11:0] FM_buf_acc_V_11_address1;
reg    FM_buf_acc_V_11_ce1;
reg    FM_buf_acc_V_11_we1;
wire   [12:0] FM_buf_acc_V_11_q1;
reg   [11:0] FM_buf_acc_V_12_address0;
reg    FM_buf_acc_V_12_ce0;
reg    FM_buf_acc_V_12_we0;
wire   [12:0] FM_buf_acc_V_12_q0;
reg   [11:0] FM_buf_acc_V_12_address1;
reg    FM_buf_acc_V_12_ce1;
reg    FM_buf_acc_V_12_we1;
wire   [12:0] FM_buf_acc_V_12_q1;
reg   [11:0] FM_buf_acc_V_13_address0;
reg    FM_buf_acc_V_13_ce0;
reg    FM_buf_acc_V_13_we0;
wire   [12:0] FM_buf_acc_V_13_q0;
reg   [11:0] FM_buf_acc_V_13_address1;
reg    FM_buf_acc_V_13_ce1;
reg    FM_buf_acc_V_13_we1;
wire   [12:0] FM_buf_acc_V_13_q1;
reg   [11:0] FM_buf_acc_V_14_address0;
reg    FM_buf_acc_V_14_ce0;
reg    FM_buf_acc_V_14_we0;
wire   [12:0] FM_buf_acc_V_14_q0;
reg   [11:0] FM_buf_acc_V_14_address1;
reg    FM_buf_acc_V_14_ce1;
reg    FM_buf_acc_V_14_we1;
wire   [12:0] FM_buf_acc_V_14_q1;
reg   [11:0] FM_buf_acc_V_15_address0;
reg    FM_buf_acc_V_15_ce0;
reg    FM_buf_acc_V_15_we0;
wire   [12:0] FM_buf_acc_V_15_q0;
reg   [11:0] FM_buf_acc_V_15_address1;
reg    FM_buf_acc_V_15_ce1;
reg    FM_buf_acc_V_15_we1;
wire   [12:0] FM_buf_acc_V_15_q1;
reg   [11:0] FM_buf_acc_V_16_address0;
reg    FM_buf_acc_V_16_ce0;
reg    FM_buf_acc_V_16_we0;
reg   [12:0] FM_buf_acc_V_16_d0;
wire   [12:0] FM_buf_acc_V_16_q0;
reg    FM_buf_acc_V_16_ce1;
wire   [12:0] FM_buf_acc_V_16_q1;
reg   [11:0] FM_buf_acc_V_17_address0;
reg    FM_buf_acc_V_17_ce0;
reg    FM_buf_acc_V_17_we0;
reg   [12:0] FM_buf_acc_V_17_d0;
wire   [12:0] FM_buf_acc_V_17_q0;
reg    FM_buf_acc_V_17_ce1;
wire   [12:0] FM_buf_acc_V_17_q1;
reg   [11:0] FM_buf_acc_V_18_address0;
reg    FM_buf_acc_V_18_ce0;
reg    FM_buf_acc_V_18_we0;
reg   [12:0] FM_buf_acc_V_18_d0;
wire   [12:0] FM_buf_acc_V_18_q0;
reg    FM_buf_acc_V_18_ce1;
wire   [12:0] FM_buf_acc_V_18_q1;
reg   [11:0] FM_buf_acc_V_19_address0;
reg    FM_buf_acc_V_19_ce0;
reg    FM_buf_acc_V_19_we0;
reg   [12:0] FM_buf_acc_V_19_d0;
wire   [12:0] FM_buf_acc_V_19_q0;
reg    FM_buf_acc_V_19_ce1;
wire   [12:0] FM_buf_acc_V_19_q1;
reg   [11:0] FM_buf_acc_V_20_address0;
reg    FM_buf_acc_V_20_ce0;
reg    FM_buf_acc_V_20_we0;
reg   [12:0] FM_buf_acc_V_20_d0;
wire   [12:0] FM_buf_acc_V_20_q0;
reg    FM_buf_acc_V_20_ce1;
wire   [12:0] FM_buf_acc_V_20_q1;
reg   [11:0] FM_buf_acc_V_21_address0;
reg    FM_buf_acc_V_21_ce0;
reg    FM_buf_acc_V_21_we0;
reg   [12:0] FM_buf_acc_V_21_d0;
wire   [12:0] FM_buf_acc_V_21_q0;
reg    FM_buf_acc_V_21_ce1;
wire   [12:0] FM_buf_acc_V_21_q1;
reg   [11:0] FM_buf_acc_V_22_address0;
reg    FM_buf_acc_V_22_ce0;
reg    FM_buf_acc_V_22_we0;
reg   [12:0] FM_buf_acc_V_22_d0;
wire   [12:0] FM_buf_acc_V_22_q0;
reg    FM_buf_acc_V_22_ce1;
wire   [12:0] FM_buf_acc_V_22_q1;
reg   [11:0] FM_buf_acc_V_23_address0;
reg    FM_buf_acc_V_23_ce0;
reg    FM_buf_acc_V_23_we0;
reg   [12:0] FM_buf_acc_V_23_d0;
wire   [12:0] FM_buf_acc_V_23_q0;
reg    FM_buf_acc_V_23_ce1;
wire   [12:0] FM_buf_acc_V_23_q1;
reg   [11:0] FM_buf_acc_V_24_address0;
reg    FM_buf_acc_V_24_ce0;
reg    FM_buf_acc_V_24_we0;
reg   [12:0] FM_buf_acc_V_24_d0;
wire   [12:0] FM_buf_acc_V_24_q0;
reg    FM_buf_acc_V_24_ce1;
wire   [12:0] FM_buf_acc_V_24_q1;
reg   [11:0] FM_buf_acc_V_25_address0;
reg    FM_buf_acc_V_25_ce0;
reg    FM_buf_acc_V_25_we0;
reg   [12:0] FM_buf_acc_V_25_d0;
wire   [12:0] FM_buf_acc_V_25_q0;
reg    FM_buf_acc_V_25_ce1;
wire   [12:0] FM_buf_acc_V_25_q1;
reg   [11:0] FM_buf_acc_V_26_address0;
reg    FM_buf_acc_V_26_ce0;
reg    FM_buf_acc_V_26_we0;
reg   [12:0] FM_buf_acc_V_26_d0;
wire   [12:0] FM_buf_acc_V_26_q0;
reg    FM_buf_acc_V_26_ce1;
wire   [12:0] FM_buf_acc_V_26_q1;
reg   [11:0] FM_buf_acc_V_27_address0;
reg    FM_buf_acc_V_27_ce0;
reg    FM_buf_acc_V_27_we0;
reg   [12:0] FM_buf_acc_V_27_d0;
wire   [12:0] FM_buf_acc_V_27_q0;
reg    FM_buf_acc_V_27_ce1;
wire   [12:0] FM_buf_acc_V_27_q1;
reg   [11:0] FM_buf_acc_V_28_address0;
reg    FM_buf_acc_V_28_ce0;
reg    FM_buf_acc_V_28_we0;
reg   [12:0] FM_buf_acc_V_28_d0;
wire   [12:0] FM_buf_acc_V_28_q0;
reg    FM_buf_acc_V_28_ce1;
wire   [12:0] FM_buf_acc_V_28_q1;
reg   [11:0] FM_buf_acc_V_29_address0;
reg    FM_buf_acc_V_29_ce0;
reg    FM_buf_acc_V_29_we0;
reg   [12:0] FM_buf_acc_V_29_d0;
wire   [12:0] FM_buf_acc_V_29_q0;
reg    FM_buf_acc_V_29_ce1;
wire   [12:0] FM_buf_acc_V_29_q1;
reg   [11:0] FM_buf_acc_V_30_address0;
reg    FM_buf_acc_V_30_ce0;
reg    FM_buf_acc_V_30_we0;
reg   [12:0] FM_buf_acc_V_30_d0;
wire   [12:0] FM_buf_acc_V_30_q0;
reg    FM_buf_acc_V_30_ce1;
wire   [12:0] FM_buf_acc_V_30_q1;
reg   [11:0] FM_buf_acc_V_31_address0;
reg    FM_buf_acc_V_31_ce0;
reg    FM_buf_acc_V_31_we0;
reg   [12:0] FM_buf_acc_V_31_d0;
wire   [12:0] FM_buf_acc_V_31_q0;
reg    FM_buf_acc_V_31_ce1;
wire   [12:0] FM_buf_acc_V_31_q1;
reg   [11:0] FM_buf4_V_0_address0;
reg    FM_buf4_V_0_ce0;
reg    FM_buf4_V_0_we0;
reg   [8:0] FM_buf4_V_0_d0;
wire   [8:0] FM_buf4_V_0_q0;
reg   [11:0] FM_buf4_V_0_address1;
reg    FM_buf4_V_0_ce1;
reg    FM_buf4_V_0_we1;
wire   [8:0] FM_buf4_V_0_q1;
reg   [11:0] FM_buf4_V_1_address0;
reg    FM_buf4_V_1_ce0;
reg    FM_buf4_V_1_we0;
reg   [8:0] FM_buf4_V_1_d0;
wire   [8:0] FM_buf4_V_1_q0;
reg   [11:0] FM_buf4_V_1_address1;
reg    FM_buf4_V_1_ce1;
reg    FM_buf4_V_1_we1;
wire   [8:0] FM_buf4_V_1_q1;
reg   [11:0] FM_buf4_V_2_address0;
reg    FM_buf4_V_2_ce0;
reg    FM_buf4_V_2_we0;
reg   [8:0] FM_buf4_V_2_d0;
wire   [8:0] FM_buf4_V_2_q0;
reg   [11:0] FM_buf4_V_2_address1;
reg    FM_buf4_V_2_ce1;
reg    FM_buf4_V_2_we1;
wire   [8:0] FM_buf4_V_2_q1;
reg   [11:0] FM_buf4_V_3_address0;
reg    FM_buf4_V_3_ce0;
reg    FM_buf4_V_3_we0;
reg   [8:0] FM_buf4_V_3_d0;
wire   [8:0] FM_buf4_V_3_q0;
reg   [11:0] FM_buf4_V_3_address1;
reg    FM_buf4_V_3_ce1;
reg    FM_buf4_V_3_we1;
wire   [8:0] FM_buf4_V_3_q1;
reg   [11:0] FM_buf4_V_4_address0;
reg    FM_buf4_V_4_ce0;
reg    FM_buf4_V_4_we0;
reg   [8:0] FM_buf4_V_4_d0;
wire   [8:0] FM_buf4_V_4_q0;
reg   [11:0] FM_buf4_V_4_address1;
reg    FM_buf4_V_4_ce1;
reg    FM_buf4_V_4_we1;
wire   [8:0] FM_buf4_V_4_q1;
reg   [11:0] FM_buf4_V_5_address0;
reg    FM_buf4_V_5_ce0;
reg    FM_buf4_V_5_we0;
reg   [8:0] FM_buf4_V_5_d0;
wire   [8:0] FM_buf4_V_5_q0;
reg   [11:0] FM_buf4_V_5_address1;
reg    FM_buf4_V_5_ce1;
reg    FM_buf4_V_5_we1;
wire   [8:0] FM_buf4_V_5_q1;
reg   [11:0] FM_buf4_V_6_address0;
reg    FM_buf4_V_6_ce0;
reg    FM_buf4_V_6_we0;
reg   [8:0] FM_buf4_V_6_d0;
wire   [8:0] FM_buf4_V_6_q0;
reg   [11:0] FM_buf4_V_6_address1;
reg    FM_buf4_V_6_ce1;
reg    FM_buf4_V_6_we1;
wire   [8:0] FM_buf4_V_6_q1;
reg   [11:0] FM_buf4_V_7_address0;
reg    FM_buf4_V_7_ce0;
reg    FM_buf4_V_7_we0;
reg   [8:0] FM_buf4_V_7_d0;
wire   [8:0] FM_buf4_V_7_q0;
reg   [11:0] FM_buf4_V_7_address1;
reg    FM_buf4_V_7_ce1;
reg    FM_buf4_V_7_we1;
wire   [8:0] FM_buf4_V_7_q1;
reg   [11:0] FM_buf4_V_8_address0;
reg    FM_buf4_V_8_ce0;
reg    FM_buf4_V_8_we0;
reg   [8:0] FM_buf4_V_8_d0;
wire   [8:0] FM_buf4_V_8_q0;
reg   [11:0] FM_buf4_V_8_address1;
reg    FM_buf4_V_8_ce1;
reg    FM_buf4_V_8_we1;
wire   [8:0] FM_buf4_V_8_q1;
reg   [11:0] FM_buf4_V_9_address0;
reg    FM_buf4_V_9_ce0;
reg    FM_buf4_V_9_we0;
reg   [8:0] FM_buf4_V_9_d0;
wire   [8:0] FM_buf4_V_9_q0;
reg   [11:0] FM_buf4_V_9_address1;
reg    FM_buf4_V_9_ce1;
reg    FM_buf4_V_9_we1;
wire   [8:0] FM_buf4_V_9_q1;
reg   [11:0] FM_buf4_V_10_address0;
reg    FM_buf4_V_10_ce0;
reg    FM_buf4_V_10_we0;
reg   [8:0] FM_buf4_V_10_d0;
wire   [8:0] FM_buf4_V_10_q0;
reg   [11:0] FM_buf4_V_10_address1;
reg    FM_buf4_V_10_ce1;
reg    FM_buf4_V_10_we1;
wire   [8:0] FM_buf4_V_10_q1;
reg   [11:0] FM_buf4_V_11_address0;
reg    FM_buf4_V_11_ce0;
reg    FM_buf4_V_11_we0;
reg   [8:0] FM_buf4_V_11_d0;
wire   [8:0] FM_buf4_V_11_q0;
reg   [11:0] FM_buf4_V_11_address1;
reg    FM_buf4_V_11_ce1;
reg    FM_buf4_V_11_we1;
wire   [8:0] FM_buf4_V_11_q1;
reg   [11:0] FM_buf4_V_12_address0;
reg    FM_buf4_V_12_ce0;
reg    FM_buf4_V_12_we0;
reg   [8:0] FM_buf4_V_12_d0;
wire   [8:0] FM_buf4_V_12_q0;
reg   [11:0] FM_buf4_V_12_address1;
reg    FM_buf4_V_12_ce1;
reg    FM_buf4_V_12_we1;
wire   [8:0] FM_buf4_V_12_q1;
reg   [11:0] FM_buf4_V_13_address0;
reg    FM_buf4_V_13_ce0;
reg    FM_buf4_V_13_we0;
reg   [8:0] FM_buf4_V_13_d0;
wire   [8:0] FM_buf4_V_13_q0;
reg   [11:0] FM_buf4_V_13_address1;
reg    FM_buf4_V_13_ce1;
reg    FM_buf4_V_13_we1;
wire   [8:0] FM_buf4_V_13_q1;
reg   [11:0] FM_buf4_V_14_address0;
reg    FM_buf4_V_14_ce0;
reg    FM_buf4_V_14_we0;
reg   [8:0] FM_buf4_V_14_d0;
wire   [8:0] FM_buf4_V_14_q0;
reg   [11:0] FM_buf4_V_14_address1;
reg    FM_buf4_V_14_ce1;
reg    FM_buf4_V_14_we1;
wire   [8:0] FM_buf4_V_14_q1;
reg   [11:0] FM_buf4_V_15_address0;
reg    FM_buf4_V_15_ce0;
reg    FM_buf4_V_15_we0;
reg   [8:0] FM_buf4_V_15_d0;
wire   [8:0] FM_buf4_V_15_q0;
reg   [11:0] FM_buf4_V_15_address1;
reg    FM_buf4_V_15_ce1;
reg    FM_buf4_V_15_we1;
wire   [8:0] FM_buf4_V_15_q1;
reg   [11:0] FM_buf4_V_16_address0;
reg    FM_buf4_V_16_ce0;
reg    FM_buf4_V_16_we0;
reg   [8:0] FM_buf4_V_16_d0;
wire   [8:0] FM_buf4_V_16_q0;
reg   [11:0] FM_buf4_V_16_address1;
reg    FM_buf4_V_16_ce1;
reg    FM_buf4_V_16_we1;
wire   [8:0] FM_buf4_V_16_q1;
reg   [11:0] FM_buf4_V_17_address0;
reg    FM_buf4_V_17_ce0;
reg    FM_buf4_V_17_we0;
reg   [8:0] FM_buf4_V_17_d0;
wire   [8:0] FM_buf4_V_17_q0;
reg   [11:0] FM_buf4_V_17_address1;
reg    FM_buf4_V_17_ce1;
reg    FM_buf4_V_17_we1;
wire   [8:0] FM_buf4_V_17_q1;
reg   [11:0] FM_buf4_V_18_address0;
reg    FM_buf4_V_18_ce0;
reg    FM_buf4_V_18_we0;
reg   [8:0] FM_buf4_V_18_d0;
wire   [8:0] FM_buf4_V_18_q0;
reg   [11:0] FM_buf4_V_18_address1;
reg    FM_buf4_V_18_ce1;
reg    FM_buf4_V_18_we1;
wire   [8:0] FM_buf4_V_18_q1;
reg   [11:0] FM_buf4_V_19_address0;
reg    FM_buf4_V_19_ce0;
reg    FM_buf4_V_19_we0;
reg   [8:0] FM_buf4_V_19_d0;
wire   [8:0] FM_buf4_V_19_q0;
reg   [11:0] FM_buf4_V_19_address1;
reg    FM_buf4_V_19_ce1;
reg    FM_buf4_V_19_we1;
wire   [8:0] FM_buf4_V_19_q1;
reg   [11:0] FM_buf4_V_20_address0;
reg    FM_buf4_V_20_ce0;
reg    FM_buf4_V_20_we0;
reg   [8:0] FM_buf4_V_20_d0;
wire   [8:0] FM_buf4_V_20_q0;
reg   [11:0] FM_buf4_V_20_address1;
reg    FM_buf4_V_20_ce1;
reg    FM_buf4_V_20_we1;
wire   [8:0] FM_buf4_V_20_q1;
reg   [11:0] FM_buf4_V_21_address0;
reg    FM_buf4_V_21_ce0;
reg    FM_buf4_V_21_we0;
reg   [8:0] FM_buf4_V_21_d0;
wire   [8:0] FM_buf4_V_21_q0;
reg   [11:0] FM_buf4_V_21_address1;
reg    FM_buf4_V_21_ce1;
reg    FM_buf4_V_21_we1;
wire   [8:0] FM_buf4_V_21_q1;
reg   [11:0] FM_buf4_V_22_address0;
reg    FM_buf4_V_22_ce0;
reg    FM_buf4_V_22_we0;
reg   [8:0] FM_buf4_V_22_d0;
wire   [8:0] FM_buf4_V_22_q0;
reg   [11:0] FM_buf4_V_22_address1;
reg    FM_buf4_V_22_ce1;
reg    FM_buf4_V_22_we1;
wire   [8:0] FM_buf4_V_22_q1;
reg   [11:0] FM_buf4_V_23_address0;
reg    FM_buf4_V_23_ce0;
reg    FM_buf4_V_23_we0;
reg   [8:0] FM_buf4_V_23_d0;
wire   [8:0] FM_buf4_V_23_q0;
reg   [11:0] FM_buf4_V_23_address1;
reg    FM_buf4_V_23_ce1;
reg    FM_buf4_V_23_we1;
wire   [8:0] FM_buf4_V_23_q1;
reg   [11:0] FM_buf4_V_24_address0;
reg    FM_buf4_V_24_ce0;
reg    FM_buf4_V_24_we0;
reg   [8:0] FM_buf4_V_24_d0;
wire   [8:0] FM_buf4_V_24_q0;
reg   [11:0] FM_buf4_V_24_address1;
reg    FM_buf4_V_24_ce1;
reg    FM_buf4_V_24_we1;
wire   [8:0] FM_buf4_V_24_q1;
reg   [11:0] FM_buf4_V_25_address0;
reg    FM_buf4_V_25_ce0;
reg    FM_buf4_V_25_we0;
reg   [8:0] FM_buf4_V_25_d0;
wire   [8:0] FM_buf4_V_25_q0;
reg   [11:0] FM_buf4_V_25_address1;
reg    FM_buf4_V_25_ce1;
reg    FM_buf4_V_25_we1;
wire   [8:0] FM_buf4_V_25_q1;
reg   [11:0] FM_buf4_V_26_address0;
reg    FM_buf4_V_26_ce0;
reg    FM_buf4_V_26_we0;
reg   [8:0] FM_buf4_V_26_d0;
wire   [8:0] FM_buf4_V_26_q0;
reg   [11:0] FM_buf4_V_26_address1;
reg    FM_buf4_V_26_ce1;
reg    FM_buf4_V_26_we1;
wire   [8:0] FM_buf4_V_26_q1;
reg   [11:0] FM_buf4_V_27_address0;
reg    FM_buf4_V_27_ce0;
reg    FM_buf4_V_27_we0;
reg   [8:0] FM_buf4_V_27_d0;
wire   [8:0] FM_buf4_V_27_q0;
reg   [11:0] FM_buf4_V_27_address1;
reg    FM_buf4_V_27_ce1;
reg    FM_buf4_V_27_we1;
wire   [8:0] FM_buf4_V_27_q1;
reg   [11:0] FM_buf4_V_28_address0;
reg    FM_buf4_V_28_ce0;
reg    FM_buf4_V_28_we0;
reg   [8:0] FM_buf4_V_28_d0;
wire   [8:0] FM_buf4_V_28_q0;
reg   [11:0] FM_buf4_V_28_address1;
reg    FM_buf4_V_28_ce1;
reg    FM_buf4_V_28_we1;
wire   [8:0] FM_buf4_V_28_q1;
reg   [11:0] FM_buf4_V_29_address0;
reg    FM_buf4_V_29_ce0;
reg    FM_buf4_V_29_we0;
reg   [8:0] FM_buf4_V_29_d0;
wire   [8:0] FM_buf4_V_29_q0;
reg   [11:0] FM_buf4_V_29_address1;
reg    FM_buf4_V_29_ce1;
reg    FM_buf4_V_29_we1;
wire   [8:0] FM_buf4_V_29_q1;
reg   [11:0] FM_buf4_V_30_address0;
reg    FM_buf4_V_30_ce0;
reg    FM_buf4_V_30_we0;
reg   [8:0] FM_buf4_V_30_d0;
wire   [8:0] FM_buf4_V_30_q0;
reg   [11:0] FM_buf4_V_30_address1;
reg    FM_buf4_V_30_ce1;
reg    FM_buf4_V_30_we1;
wire   [8:0] FM_buf4_V_30_q1;
reg   [11:0] FM_buf4_V_31_address0;
reg    FM_buf4_V_31_ce0;
reg    FM_buf4_V_31_we0;
reg   [8:0] FM_buf4_V_31_d0;
wire   [8:0] FM_buf4_V_31_q0;
reg   [11:0] FM_buf4_V_31_address1;
reg    FM_buf4_V_31_ce1;
reg    FM_buf4_V_31_we1;
wire   [8:0] FM_buf4_V_31_q1;
reg    BUS512_blk_n_AR;
wire    ap_CS_fsm_state4;
reg    BUS512_blk_n_R;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state137;
wire    ap_CS_fsm_state144;
wire    ap_CS_fsm_state153;
wire    ap_CS_fsm_state160;
wire    ap_CS_fsm_state167;
wire    ap_CS_fsm_state174;
wire    ap_CS_fsm_state184;
wire    ap_CS_fsm_state191;
wire    ap_CS_fsm_state200;
wire    ap_CS_fsm_state207;
wire    ap_CS_fsm_state213;
wire    ap_CS_fsm_state220;
wire    ap_CS_fsm_state226;
wire    ap_CS_fsm_state233;
wire    ap_CS_fsm_state239;
wire    ap_CS_fsm_state246;
wire    ap_CS_fsm_state253;
wire    ap_CS_fsm_state260;
wire    IMG_AWREADY;
wire    IMG_WREADY;
reg    IMG_ARVALID;
wire    IMG_ARREADY;
wire    IMG_RVALID;
reg    IMG_RREADY;
wire   [31:0] IMG_RDATA;
wire    IMG_RLAST;
wire   [0:0] IMG_RID;
wire   [0:0] IMG_RUSER;
wire   [1:0] IMG_RRESP;
wire    IMG_BVALID;
wire   [1:0] IMG_BRESP;
wire   [0:0] IMG_BID;
wire   [0:0] IMG_BUSER;
wire    BUS512_AWREADY;
wire    BUS512_WREADY;
reg    BUS512_ARVALID;
wire    BUS512_ARREADY;
reg   [31:0] BUS512_ARADDR;
reg   [0:0] BUS512_ARID;
reg   [31:0] BUS512_ARLEN;
reg   [2:0] BUS512_ARSIZE;
reg   [1:0] BUS512_ARBURST;
reg   [1:0] BUS512_ARLOCK;
reg   [3:0] BUS512_ARCACHE;
reg   [2:0] BUS512_ARPROT;
reg   [3:0] BUS512_ARQOS;
reg   [3:0] BUS512_ARREGION;
reg   [0:0] BUS512_ARUSER;
wire    BUS512_RVALID;
reg    BUS512_RREADY;
wire   [511:0] BUS512_RDATA;
wire    BUS512_RLAST;
wire   [0:0] BUS512_RID;
wire   [0:0] BUS512_RUSER;
wire   [1:0] BUS512_RRESP;
wire    BUS512_BVALID;
wire   [1:0] BUS512_BRESP;
wire   [0:0] BUS512_BID;
wire   [0:0] BUS512_BUSER;
reg    DDR256_AWVALID;
wire    DDR256_AWREADY;
reg   [31:0] DDR256_AWADDR;
reg   [0:0] DDR256_AWID;
reg   [31:0] DDR256_AWLEN;
reg   [2:0] DDR256_AWSIZE;
reg   [1:0] DDR256_AWBURST;
reg   [1:0] DDR256_AWLOCK;
reg   [3:0] DDR256_AWCACHE;
reg   [2:0] DDR256_AWPROT;
reg   [3:0] DDR256_AWQOS;
reg   [3:0] DDR256_AWREGION;
reg   [0:0] DDR256_AWUSER;
reg    DDR256_WVALID;
wire    DDR256_WREADY;
reg   [255:0] DDR256_WDATA;
reg   [31:0] DDR256_WSTRB;
reg    DDR256_WLAST;
reg   [0:0] DDR256_WID;
reg   [0:0] DDR256_WUSER;
reg    DDR256_ARVALID;
wire    DDR256_ARREADY;
reg   [31:0] DDR256_ARADDR;
reg   [0:0] DDR256_ARID;
reg   [31:0] DDR256_ARLEN;
reg   [2:0] DDR256_ARSIZE;
reg   [1:0] DDR256_ARBURST;
reg   [1:0] DDR256_ARLOCK;
reg   [3:0] DDR256_ARCACHE;
reg   [2:0] DDR256_ARPROT;
reg   [3:0] DDR256_ARQOS;
reg   [3:0] DDR256_ARREGION;
reg   [0:0] DDR256_ARUSER;
wire    DDR256_RVALID;
reg    DDR256_RREADY;
wire   [255:0] DDR256_RDATA;
wire    DDR256_RLAST;
wire   [0:0] DDR256_RID;
wire   [0:0] DDR256_RUSER;
wire   [1:0] DDR256_RRESP;
wire    DDR256_BVALID;
reg    DDR256_BREADY;
wire   [1:0] DDR256_BRESP;
wire   [0:0] DDR256_BID;
wire   [0:0] DDR256_BUSER;
reg    BUS32_AWVALID;
wire    BUS32_AWREADY;
reg    BUS32_WVALID;
wire    BUS32_WREADY;
wire    BUS32_ARREADY;
wire    BUS32_RVALID;
wire   [31:0] BUS32_RDATA;
wire    BUS32_RLAST;
wire   [0:0] BUS32_RID;
wire   [0:0] BUS32_RUSER;
wire   [1:0] BUS32_RRESP;
wire    BUS32_BVALID;
reg    BUS32_BREADY;
wire   [1:0] BUS32_BRESP;
wire   [0:0] BUS32_BID;
wire   [0:0] BUS32_BUSER;
reg   [511:0] reg_4759;
reg   [1:0] reg_4764;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln879_fu_4890_p2;
wire   [0:0] trunc_ln879_fu_4886_p1;
reg   [511:0] reg_4769;
reg   [511:0] reg_4774;
reg   [29:0] constant1_reg_6131;
reg   [29:0] predict_boxes1_reg_6136;
reg   [26:0] DDR_buff_merge_V9_reg_6141;
reg   [25:0] bias_all_V7_reg_6152;
reg   [25:0] conv_weight_3x3_all_s_reg_6158;
reg   [25:0] conv_weight_1x1_all_s_reg_6163;
reg   [29:0] image_in_raw_pad1_reg_6168;
wire   [26:0] p_cast_fu_4859_p1;
reg   [26:0] p_cast_reg_6179;
wire    ap_CS_fsm_state17;
wire    grp_load_weight_1x1_from_fu_4579_ap_ready;
wire    grp_load_weight_1x1_from_fu_4579_ap_done;
wire   [3:0] row_fu_4868_p2;
reg   [3:0] row_reg_6200;
wire    ap_CS_fsm_state18;
reg   [0:0] tmp_reg_6205;
wire   [0:0] icmp_ln876_fu_4862_p2;
wire   [1:0] zext_ln892_2_fu_4883_p1;
reg   [1:0] zext_ln892_2_reg_6211;
wire    ap_CS_fsm_state19;
wire    grp_load_image_chunk_nor_fu_1590_ap_ready;
wire    grp_load_image_chunk_nor_fu_1590_ap_done;
reg   [0:0] trunc_ln879_reg_6216;
wire   [3:0] col_1_fu_4896_p2;
reg   [3:0] col_1_reg_6223;
wire   [1:0] zext_ln892_1_fu_4912_p1;
reg   [1:0] zext_ln892_1_reg_6229;
wire    ap_CS_fsm_state21;
wire    grp_DW_CONV_3x3_bias_fu_1650_ap_ready;
wire    grp_DW_CONV_3x3_bias_fu_1650_ap_done;
reg    ap_block_state21_on_subcall_done;
wire   [1:0] co_1_fu_4922_p2;
reg   [1:0] co_1_reg_6237;
wire    ap_CS_fsm_state22;
wire   [3:0] zext_ln891_fu_4928_p1;
reg   [3:0] zext_ln891_reg_6242;
wire   [0:0] icmp_ln890_fu_4916_p2;
wire   [3:0] zext_ln891_1_fu_4933_p1;
reg   [3:0] zext_ln891_1_reg_6247;
wire   [2:0] zext_ln892_fu_4938_p1;
reg   [2:0] zext_ln892_reg_6252;
wire    ap_CS_fsm_state24;
wire   [26:0] add_ln910_fu_4943_p2;
reg   [26:0] add_ln910_reg_6257;
wire    ap_CS_fsm_state28;
wire    grp_load_weight_3x3_from_fu_4496_ap_ready;
wire    grp_load_weight_3x3_from_fu_4496_ap_done;
wire   [2:0] row_1_fu_4964_p2;
reg   [2:0] row_1_reg_6271;
wire    ap_CS_fsm_state39;
wire   [0:0] tmp_390_fu_4970_p3;
reg   [0:0] tmp_390_reg_6276;
wire   [0:0] icmp_ln916_fu_4958_p2;
wire   [3:0] zext_ln934_fu_4978_p1;
reg   [3:0] zext_ln934_reg_6281;
wire   [1:0] zext_ln934_2_fu_4982_p1;
reg   [1:0] zext_ln934_2_reg_6286;
wire   [2:0] col_fu_4992_p2;
reg   [2:0] col_reg_6294;
wire    ap_CS_fsm_state40;
reg   [0:0] tmp_391_reg_6299;
wire   [0:0] icmp_ln917_fu_4986_p2;
wire   [3:0] zext_ln934_1_fu_5007_p1;
reg   [3:0] zext_ln934_1_reg_6305;
wire    ap_CS_fsm_state45;
wire   [1:0] zext_ln934_3_fu_5011_p1;
reg   [1:0] zext_ln934_3_reg_6310;
wire   [2:0] zext_ln925_fu_5014_p1;
reg   [2:0] zext_ln925_reg_6315;
wire    ap_CS_fsm_state46;
wire   [1:0] co_fu_5024_p2;
reg   [1:0] co_reg_6323;
wire   [26:0] add_ln926_1_fu_5040_p2;
reg   [26:0] add_ln926_1_reg_6328;
wire   [0:0] icmp_ln925_fu_5018_p2;
reg   [511:0] BUS512_addr_4_read_reg_6339;
wire   [2:0] shl_ln1_fu_5055_p3;
reg   [2:0] shl_ln1_reg_6344;
wire   [2:0] add_ln928_fu_5063_p2;
reg   [2:0] add_ln928_reg_6349;
wire   [8:0] zext_ln928_fu_5069_p1;
reg   [8:0] zext_ln928_reg_6354;
wire    ap_CS_fsm_state55;
wire   [2:0] add_ln931_fu_5073_p2;
reg   [2:0] add_ln931_reg_6359;
wire    ap_CS_fsm_state58;
wire    grp_CONV_1x1_bias_fu_2494_ap_ready;
wire    grp_CONV_1x1_bias_fu_2494_ap_done;
wire   [8:0] zext_ln931_fu_5078_p1;
reg   [8:0] zext_ln931_reg_6364;
wire    ap_CS_fsm_state59;
wire   [26:0] add_ln958_fu_5082_p2;
reg   [26:0] add_ln958_reg_6369;
wire    ap_CS_fsm_state69;
wire   [1:0] row_2_fu_5103_p2;
reg   [1:0] row_2_reg_6383;
wire    ap_CS_fsm_state81;
wire   [3:0] zext_ln991_1_fu_5109_p1;
reg   [3:0] zext_ln991_1_reg_6388;
wire   [0:0] icmp_ln964_fu_5097_p2;
wire   [1:0] col_2_fu_5119_p2;
reg   [1:0] col_2_reg_6396;
wire    ap_CS_fsm_state82;
wire  signed [7:0] sext_ln990_fu_5167_p1;
reg  signed [7:0] sext_ln990_reg_6401;
wire    ap_CS_fsm_state93;
wire   [3:0] zext_ln991_fu_5171_p1;
reg   [3:0] zext_ln991_reg_6406;
wire   [3:0] zext_ln977_fu_5175_p1;
reg   [3:0] zext_ln977_reg_6411;
wire    ap_CS_fsm_state94;
wire   [5:0] zext_ln977_1_fu_5179_p1;
reg   [5:0] zext_ln977_1_reg_6416;
wire   [2:0] co_2_fu_5193_p2;
reg   [2:0] co_2_reg_6425;
wire   [26:0] add_ln979_1_fu_5209_p2;
reg   [26:0] add_ln979_1_reg_6430;
wire   [0:0] icmp_ln977_fu_5187_p2;
reg   [511:0] BUS512_addr_6_read_reg_6441;
wire   [5:0] sub_ln981_fu_5236_p2;
reg   [5:0] sub_ln981_reg_6446;
wire   [5:0] add_ln981_fu_5241_p2;
reg   [5:0] add_ln981_reg_6452;
wire   [7:0] add_ln990_2_fu_5260_p2;
reg   [7:0] add_ln990_2_reg_6457;
wire   [8:0] zext_ln981_1_fu_5265_p1;
reg   [8:0] zext_ln981_1_reg_6462;
wire    ap_CS_fsm_state103;
wire   [5:0] add_ln984_fu_5269_p2;
reg   [5:0] add_ln984_reg_6467;
wire    ap_CS_fsm_state106;
wire   [8:0] zext_ln984_fu_5274_p1;
reg   [8:0] zext_ln984_reg_6472;
wire    ap_CS_fsm_state107;
wire   [5:0] add_ln987_fu_5278_p2;
reg   [5:0] add_ln987_reg_6477;
wire    ap_CS_fsm_state110;
wire   [8:0] zext_ln987_fu_5283_p1;
reg   [8:0] zext_ln987_reg_6482;
wire    ap_CS_fsm_state111;
wire   [3:0] add_ln991_fu_5287_p2;
reg   [3:0] add_ln991_reg_6487;
wire    ap_CS_fsm_state116;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_ap_ready;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_ap_done;
wire   [0:0] trunc_ln1015_fu_5292_p1;
reg   [0:0] trunc_ln1015_reg_6492;
wire    ap_CS_fsm_state120;
wire   [4:0] zext_ln1015_fu_5296_p1;
reg   [4:0] zext_ln1015_reg_6496;
wire   [3:0] zext_ln1015_1_fu_5300_p1;
reg   [3:0] zext_ln1015_1_reg_6502;
wire   [2:0] c_fu_5310_p2;
reg   [2:0] c_reg_6510;
wire   [6:0] zext_ln1016_fu_5322_p1;
reg   [6:0] zext_ln1016_reg_6515;
wire   [0:0] icmp_ln1015_fu_5304_p2;
wire   [26:0] add_ln1017_1_fu_5336_p2;
reg   [26:0] add_ln1017_1_reg_6520;
wire    ap_CS_fsm_state121;
reg   [511:0] BUS512_addr_3_read_reg_6531;
wire   [7:0] zext_ln1024_fu_5356_p1;
reg   [7:0] zext_ln1024_reg_6536;
wire    ap_CS_fsm_state130;
wire   [4:0] add_ln1028_fu_5360_p2;
reg   [4:0] add_ln1028_reg_6541;
wire    ap_CS_fsm_state132;
wire    grp_load_buf_from_DDR_fu_4356_ap_ready;
wire    grp_load_buf_from_DDR_fu_4356_ap_done;
reg    ap_block_state132_on_subcall_done;
wire   [6:0] zext_ln1028_fu_5365_p1;
reg   [6:0] zext_ln1028_reg_6546;
wire    ap_CS_fsm_state134;
wire   [5:0] zext_ln1040_fu_5369_p1;
reg   [5:0] zext_ln1040_reg_6551;
wire    ap_CS_fsm_state136;
wire   [4:0] zext_ln1040_1_fu_5373_p1;
reg   [4:0] zext_ln1040_1_reg_6557;
wire   [3:0] co_3_fu_5383_p2;
reg   [3:0] co_3_reg_6565;
wire   [26:0] add_ln1042_1_fu_5399_p2;
reg   [26:0] add_ln1042_1_reg_6570;
wire   [0:0] icmp_ln1040_fu_5377_p2;
reg   [511:0] BUS512_addr_5_read_reg_6581;
wire   [7:0] sub_ln1046_fu_5438_p2;
reg   [7:0] sub_ln1046_reg_6586;
wire    ap_CS_fsm_state145;
wire   [0:0] trunc_ln1045_fu_5444_p1;
reg   [0:0] trunc_ln1045_reg_6591;
wire    ap_CS_fsm_state146;
wire   [4:0] zext_ln1045_fu_5448_p1;
reg   [4:0] zext_ln1045_reg_6595;
wire   [2:0] ci_fu_5462_p2;
reg   [2:0] ci_reg_6603;
wire   [7:0] add_ln1046_1_fu_5482_p2;
reg   [7:0] add_ln1046_1_reg_6608;
wire   [0:0] icmp_ln1045_fu_5456_p2;
wire   [6:0] zext_ln1060_fu_5492_p1;
reg   [6:0] zext_ln1060_reg_6613;
wire   [8:0] zext_ln1046_3_fu_5497_p1;
reg   [8:0] zext_ln1046_3_reg_6618;
wire    ap_CS_fsm_state147;
wire   [7:0] zext_ln1053_fu_5506_p1;
reg   [7:0] zext_ln1053_reg_6623;
wire    ap_CS_fsm_state148;
wire   [0:0] grp_fu_4741_p2;
reg   [0:0] icmp_ln1050_reg_6628;
reg   [0:0] icmp_ln1054_reg_6633;
wire   [26:0] add_ln1061_1_fu_5519_p2;
reg   [26:0] add_ln1061_1_reg_6638;
wire    ap_CS_fsm_state152;
wire    grp_Relu_Convert_FIX_fu_3555_ap_ready;
wire    grp_Relu_Convert_FIX_fu_3555_ap_done;
reg    ap_block_state152_on_subcall_done;
reg   [511:0] BUS512_addr_8_read_reg_6649;
wire   [5:0] add_ln1064_fu_5534_p2;
reg   [5:0] add_ln1064_reg_6654;
wire    ap_CS_fsm_state163;
wire   [6:0] zext_ln1064_fu_5539_p1;
reg   [6:0] zext_ln1064_reg_6659;
wire    ap_CS_fsm_state164;
wire   [6:0] zext_ln1093_fu_5543_p1;
reg   [6:0] zext_ln1093_reg_6664;
wire    ap_CS_fsm_state166;
wire   [5:0] zext_ln1093_1_fu_5547_p1;
reg   [5:0] zext_ln1093_1_reg_6670;
wire   [4:0] co_4_fu_5557_p2;
reg   [4:0] co_4_reg_6678;
wire   [26:0] add_ln1095_1_fu_5573_p2;
reg   [26:0] add_ln1095_1_reg_6683;
wire   [0:0] icmp_ln1093_fu_5551_p2;
reg   [511:0] BUS512_addr_7_read_reg_6694;
wire   [8:0] sub_ln1098_fu_5616_p2;
reg   [8:0] sub_ln1098_reg_6699;
wire    ap_CS_fsm_state175;
wire   [5:0] zext_ln1097_fu_5622_p1;
reg   [5:0] zext_ln1097_reg_6704;
wire    ap_CS_fsm_state176;
wire   [0:0] trunc_ln1097_fu_5626_p1;
reg   [0:0] trunc_ln1097_reg_6709;
wire   [3:0] ci_1_fu_5636_p2;
reg   [3:0] ci_1_reg_6716;
wire   [8:0] add_ln1098_1_fu_5656_p2;
reg   [8:0] add_ln1098_1_reg_6721;
wire   [0:0] icmp_ln1097_fu_5630_p2;
wire   [5:0] add_ln1111_fu_5661_p2;
reg   [5:0] add_ln1111_reg_6726;
wire   [7:0] zext_ln1105_fu_5671_p1;
reg   [7:0] zext_ln1105_reg_6731;
wire    ap_CS_fsm_state178;
wire   [0:0] grp_fu_4747_p2;
reg   [0:0] icmp_ln1102_reg_6736;
reg   [0:0] icmp_ln1106_reg_6741;
wire   [7:0] zext_ln1111_fu_5675_p1;
reg   [7:0] zext_ln1111_reg_6746;
wire    ap_CS_fsm_state182;
wire   [6:0] zext_ln1118_fu_5689_p1;
reg   [6:0] zext_ln1118_reg_6751;
wire   [26:0] add_ln1119_1_fu_5703_p2;
reg   [26:0] add_ln1119_1_reg_6756;
wire    ap_CS_fsm_state183;
reg    ap_block_state183_on_subcall_done;
reg   [511:0] BUS512_addr_13_read_reg_6767;
wire   [6:0] add_ln1122_fu_5718_p2;
reg   [6:0] add_ln1122_reg_6772;
wire    ap_CS_fsm_state194;
wire   [6:0] zext_ln1143_fu_5723_p1;
reg   [6:0] zext_ln1143_reg_6777;
wire    ap_CS_fsm_state197;
wire   [5:0] zext_ln1143_1_fu_5727_p1;
reg   [5:0] zext_ln1143_1_reg_6786;
wire   [2:0] trunc_ln_fu_5737_p4;
reg   [2:0] trunc_ln_reg_6797;
wire   [0:0] icmp_ln1143_fu_5731_p2;
wire   [5:0] add_ln1151_fu_5755_p2;
reg   [5:0] add_ln1151_reg_6802;
wire   [5:0] add_ln1151_1_fu_5761_p2;
reg   [5:0] add_ln1151_1_reg_6807;
wire   [4:0] add_ln1151_2_fu_5767_p2;
reg   [4:0] add_ln1151_2_reg_6812;
wire   [4:0] or_ln_fu_5773_p3;
reg   [4:0] or_ln_reg_6817;
wire    ap_CS_fsm_state198;
wire   [6:0] zext_ln1156_fu_5786_p1;
reg   [6:0] zext_ln1156_reg_6822;
wire   [26:0] add_ln1157_1_fu_5800_p2;
reg   [26:0] add_ln1157_1_reg_6827;
wire    ap_CS_fsm_state199;
wire    grp_load_and_reorg_fu_3891_ap_ready;
wire    grp_load_and_reorg_fu_3891_ap_done;
reg    ap_block_state199_on_subcall_done;
reg   [511:0] BUS512_addr_9_read_reg_6838;
wire   [6:0] add_ln1160_fu_5815_p2;
reg   [6:0] add_ln1160_reg_6843;
wire    ap_CS_fsm_state210;
wire   [6:0] zext_ln1163_fu_5825_p1;
reg   [6:0] zext_ln1163_reg_6848;
wire    ap_CS_fsm_state211;
wire   [26:0] add_ln1164_fu_5842_p2;
reg   [26:0] add_ln1164_reg_6853;
wire    ap_CS_fsm_state212;
wire    grp_local_buf_copy_fu_3759_ap_ready;
wire    grp_local_buf_copy_fu_3759_ap_done;
wire    grp_relu_copy_buf_to_DDR_fu_3687_ap_ready;
wire    grp_relu_copy_buf_to_DDR_fu_3687_ap_done;
reg    ap_block_state212_on_subcall_done;
reg   [511:0] BUS512_addr_10_read_reg_6864;
wire   [6:0] add_ln1166_fu_5857_p2;
reg   [6:0] add_ln1166_reg_6869;
wire    ap_CS_fsm_state223;
wire   [6:0] zext_ln1169_fu_5867_p1;
reg   [6:0] zext_ln1169_reg_6874;
wire    ap_CS_fsm_state224;
wire   [26:0] add_ln1170_fu_5890_p2;
reg   [26:0] add_ln1170_reg_6879;
wire    ap_CS_fsm_state225;
reg    ap_block_state225_on_subcall_done;
wire   [26:0] add_ln1176_fu_5913_p2;
reg   [26:0] add_ln1176_reg_6884;
wire   [4:0] c_1_fu_5918_p2;
reg   [4:0] c_1_reg_6889;
reg   [511:0] BUS512_addr_11_read_reg_6900;
wire   [6:0] add_ln1172_fu_5934_p2;
reg   [6:0] add_ln1172_reg_6905;
wire    ap_CS_fsm_state236;
wire   [6:0] zext_ln1175_fu_5944_p1;
reg   [6:0] zext_ln1175_reg_6910;
wire    ap_CS_fsm_state237;
reg   [511:0] BUS512_addr_12_read_reg_6921;
wire   [6:0] add_ln1178_fu_5959_p2;
reg   [6:0] add_ln1178_reg_6926;
wire    ap_CS_fsm_state249;
wire   [5:0] zext_ln1188_fu_5964_p1;
reg   [5:0] zext_ln1188_reg_6931;
wire    ap_CS_fsm_state252;
wire   [1:0] co_5_fu_5974_p2;
reg   [1:0] co_5_reg_6939;
wire   [26:0] add_ln1190_1_fu_5994_p2;
reg   [26:0] add_ln1190_1_reg_6944;
wire   [0:0] icmp_ln1188_fu_5968_p2;
reg   [511:0] BUS512_addr_14_read_reg_6955;
wire   [6:0] zext_ln1193_fu_6009_p1;
reg   [6:0] zext_ln1193_reg_6960;
wire    ap_CS_fsm_state262;
wire   [0:0] trunc_ln1193_fu_6013_p1;
reg   [0:0] trunc_ln1193_reg_6965;
wire   [5:0] ci_2_fu_6027_p2;
reg   [5:0] ci_2_reg_6972;
wire   [8:0] add_ln1194_1_fu_6053_p2;
reg   [8:0] add_ln1194_1_reg_6977;
wire   [0:0] icmp_ln1193_fu_6021_p2;
wire   [5:0] add_ln1206_fu_6059_p2;
reg   [5:0] add_ln1206_reg_6982;
wire   [7:0] zext_ln1201_fu_6069_p1;
reg   [7:0] zext_ln1201_reg_6987;
wire    ap_CS_fsm_state264;
wire   [0:0] grp_fu_4753_p2;
reg   [0:0] icmp_ln1198_reg_6992;
reg   [0:0] icmp_ln1202_reg_6997;
wire   [7:0] zext_ln1206_fu_6076_p1;
reg   [7:0] zext_ln1206_reg_7002;
wire    ap_CS_fsm_state268;
wire   [1:0] add_ln1225_fu_6095_p2;
reg   [1:0] add_ln1225_reg_7010;
wire    ap_CS_fsm_state270;
wire   [7:0] add_ln1226_fu_6101_p2;
reg   [7:0] add_ln1226_reg_7015;
wire   [0:0] icmp_ln1225_fu_6089_p2;
wire   [5:0] add_ln1227_fu_6107_p2;
reg   [5:0] add_ln1227_reg_7020;
wire   [0:0] icmp_ln1228_fu_6113_p2;
reg   [0:0] icmp_ln1228_reg_7025;
wire  signed [8:0] sext_ln1226_fu_6119_p1;
reg  signed [8:0] sext_ln1226_reg_7030;
wire    ap_CS_fsm_state271;
wire   [7:0] zext_ln1227_fu_6126_p1;
reg   [7:0] zext_ln1227_reg_7035;
wire    grp_load_image_chunk_nor_fu_1590_ap_start;
wire    grp_load_image_chunk_nor_fu_1590_ap_idle;
wire   [11:0] grp_load_image_chunk_nor_fu_1590_img_buf_0_V_address0;
wire    grp_load_image_chunk_nor_fu_1590_img_buf_0_V_ce0;
wire    grp_load_image_chunk_nor_fu_1590_img_buf_0_V_we0;
wire   [8:0] grp_load_image_chunk_nor_fu_1590_img_buf_0_V_d0;
wire   [11:0] grp_load_image_chunk_nor_fu_1590_img_buf_1_V_address0;
wire    grp_load_image_chunk_nor_fu_1590_img_buf_1_V_ce0;
wire    grp_load_image_chunk_nor_fu_1590_img_buf_1_V_we0;
wire   [8:0] grp_load_image_chunk_nor_fu_1590_img_buf_1_V_d0;
wire   [11:0] grp_load_image_chunk_nor_fu_1590_img_buf_2_V_address0;
wire    grp_load_image_chunk_nor_fu_1590_img_buf_2_V_ce0;
wire    grp_load_image_chunk_nor_fu_1590_img_buf_2_V_we0;
wire   [8:0] grp_load_image_chunk_nor_fu_1590_img_buf_2_V_d0;
wire    grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWVALID;
wire   [31:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWADDR;
wire   [0:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWID;
wire   [31:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWLEN;
wire   [2:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWSIZE;
wire   [1:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWBURST;
wire   [1:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWLOCK;
wire   [3:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWCACHE;
wire   [2:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWPROT;
wire   [3:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWQOS;
wire   [3:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWREGION;
wire   [0:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWUSER;
wire    grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WVALID;
wire   [31:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WDATA;
wire   [3:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WSTRB;
wire    grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WLAST;
wire   [0:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WID;
wire   [0:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WUSER;
wire    grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARVALID;
wire   [31:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARADDR;
wire   [0:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARID;
wire   [31:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARLEN;
wire   [2:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARSIZE;
wire   [1:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARBURST;
wire   [1:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARLOCK;
wire   [3:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARCACHE;
wire   [2:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARPROT;
wire   [3:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARQOS;
wire   [3:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARREGION;
wire   [0:0] grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARUSER;
wire    grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_RREADY;
wire    grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_BREADY;
reg   [3:0] grp_load_image_chunk_nor_fu_1590_col;
reg   [1:0] grp_load_image_chunk_nor_fu_1590_offset_h;
wire    grp_DW_CONV_3x3_bias_fu_1650_ap_start;
wire    grp_DW_CONV_3x3_bias_fu_1650_ap_idle;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce1;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_0_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_1_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_2_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_3_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_4_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_5_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_6_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_7_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_8_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_9_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_10_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_11_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_12_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_13_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_14_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_15_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_16_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_17_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_18_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_19_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_20_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_21_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_22_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_23_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_24_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_25_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_26_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_27_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_28_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_29_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_30_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d1;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce0;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we0;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d0;
reg   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_31_V_q0;
wire   [11:0] grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce1;
wire    grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we1;
wire   [8:0] grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d1;
reg   [3:0] grp_DW_CONV_3x3_bias_fu_1650_weights_V_offset;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V94_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V94_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V95_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V95_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V96_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V96_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V97_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V97_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V98_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V98_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V99_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V99_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V100_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V100_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V101_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V101_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V102_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V102_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V103_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V103_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V104_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V104_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V105_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V105_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V106_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V106_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V107_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V107_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V108_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V108_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V109_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V109_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V110_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V110_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V111_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V111_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V112_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V112_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V113_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V113_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V114_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V114_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V115_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V115_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V116_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V116_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V117_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V117_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V118_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V118_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V119_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V119_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V120_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V120_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V121_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V121_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V122_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V122_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V123_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V123_ce0;
wire   [1:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V124_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_bias_V124_ce0;
reg   [3:0] grp_DW_CONV_3x3_bias_fu_1650_bias_V_offset;
reg   [0:0] grp_DW_CONV_3x3_bias_fu_1650_relu;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_ce1;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_address0;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_ce0;
wire   [5:0] grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_address1;
wire    grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_ce1;
wire    grp_CONV_1x1_bias_fu_2494_ap_start;
wire    grp_CONV_1x1_bias_fu_2494_ap_idle;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_0_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_0_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_0_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_1_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_1_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_1_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_2_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_2_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_2_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_3_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_3_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_3_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_4_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_4_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_4_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_5_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_5_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_5_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_6_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_6_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_6_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_7_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_7_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_7_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_8_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_8_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_8_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_9_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_9_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_9_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_10_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_10_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_10_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_11_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_11_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_11_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_12_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_12_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_12_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_13_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_13_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_13_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_14_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_14_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_14_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_15_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_15_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_15_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_16_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_16_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_16_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_17_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_17_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_17_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_18_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_18_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_18_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_19_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_19_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_19_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_20_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_20_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_20_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_21_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_21_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_21_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_22_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_22_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_22_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_23_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_23_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_23_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_24_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_24_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_24_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_25_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_25_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_25_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_26_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_26_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_26_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_27_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_27_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_27_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_28_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_28_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_28_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_29_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_29_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_29_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_30_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_30_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_30_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_bottom_31_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bottom_31_V_ce0;
reg   [8:0] grp_CONV_1x1_bias_fu_2494_bottom_31_V_q0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_0_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_0_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_0_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_0_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_0_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_0_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_1_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_1_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_1_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_1_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_1_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_1_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_2_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_2_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_2_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_2_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_2_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_2_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_3_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_3_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_3_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_3_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_3_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_3_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_4_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_4_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_4_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_4_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_4_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_4_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_5_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_5_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_5_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_5_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_5_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_5_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_6_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_6_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_6_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_6_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_6_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_6_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_7_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_7_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_7_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_7_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_7_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_7_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_8_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_8_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_8_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_8_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_8_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_8_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_9_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_9_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_9_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_9_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_9_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_9_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_10_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_10_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_10_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_10_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_10_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_10_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_11_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_11_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_11_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_11_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_11_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_11_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_12_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_12_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_12_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_12_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_12_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_12_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_13_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_13_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_13_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_13_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_13_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_13_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_14_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_14_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_14_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_14_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_14_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_14_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_15_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_15_V_ce0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_15_V_address1;
wire    grp_CONV_1x1_bias_fu_2494_top_15_V_ce1;
wire    grp_CONV_1x1_bias_fu_2494_top_15_V_we1;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_15_V_d1;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_16_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_16_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_16_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_16_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_17_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_17_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_17_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_17_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_18_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_18_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_18_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_18_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_19_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_19_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_19_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_19_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_20_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_20_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_20_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_20_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_21_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_21_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_21_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_21_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_22_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_22_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_22_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_22_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_23_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_23_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_23_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_23_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_24_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_24_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_24_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_24_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_25_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_25_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_25_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_25_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_26_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_26_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_26_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_26_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_27_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_27_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_27_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_27_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_28_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_28_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_28_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_28_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_29_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_29_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_29_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_29_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_30_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_30_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_30_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_30_V_d0;
wire   [11:0] grp_CONV_1x1_bias_fu_2494_top_31_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_top_31_V_ce0;
wire    grp_CONV_1x1_bias_fu_2494_top_31_V_we0;
wire   [12:0] grp_CONV_1x1_bias_fu_2494_top_31_V_d0;
reg   [3:0] grp_CONV_1x1_bias_fu_2494_weights_V_offset;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V94_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V94_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V95_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V95_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V96_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V96_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V97_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V97_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V98_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V98_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V99_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V99_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V100_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V100_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V101_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V101_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V102_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V102_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V103_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V103_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V104_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V104_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V105_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V105_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V106_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V106_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V107_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V107_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V108_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V108_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V109_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V109_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V110_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V110_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V111_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V111_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V112_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V112_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V113_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V113_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V114_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V114_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V115_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V115_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V116_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V116_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V117_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V117_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V118_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V118_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V119_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V119_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V120_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V120_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V121_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V121_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V122_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V122_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V123_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V123_ce0;
wire   [1:0] grp_CONV_1x1_bias_fu_2494_bias_V124_address0;
wire    grp_CONV_1x1_bias_fu_2494_bias_V124_ce0;
reg   [3:0] grp_CONV_1x1_bias_fu_2494_bias_V_offset;
reg   [0:0] grp_CONV_1x1_bias_fu_2494_skip;
reg    grp_CONV_1x1_bias_fu_2494_first_ci_flag;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_0_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_0_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_1_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_1_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_2_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_2_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_3_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_3_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_4_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_4_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_5_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_5_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_6_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_6_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_7_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_7_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_8_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_8_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_9_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_9_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_10_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_10_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_11_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_11_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_12_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_12_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_13_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_13_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_14_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_14_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_15_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_15_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_16_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_16_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_17_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_17_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_18_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_18_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_19_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_19_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_20_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_20_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_21_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_21_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_22_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_22_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_23_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_23_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_24_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_24_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_25_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_25_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_26_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_26_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_27_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_27_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_28_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_28_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_29_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_29_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_30_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_30_ce0;
wire   [6:0] grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_31_address0;
wire    grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_31_ce0;
wire    grp_Relu_Max_Pooling_fu_3272_ap_start;
wire    grp_Relu_Max_Pooling_fu_3272_ap_done;
wire    grp_Relu_Max_Pooling_fu_3272_ap_idle;
wire    grp_Relu_Max_Pooling_fu_3272_ap_ready;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_ce1;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_address0;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_ce0;
wire   [11:0] grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_address1;
wire    grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_ce1;
wire    grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWVALID;
wire   [31:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWADDR;
wire   [0:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWID;
wire   [31:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWLEN;
wire   [2:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWSIZE;
wire   [1:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWBURST;
wire   [1:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWLOCK;
wire   [3:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWCACHE;
wire   [2:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWPROT;
wire   [3:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWQOS;
wire   [3:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWREGION;
wire   [0:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWUSER;
wire    grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WVALID;
wire   [255:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WDATA;
wire   [31:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WSTRB;
wire    grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WLAST;
wire   [0:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WID;
wire   [0:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WUSER;
wire    grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARVALID;
wire   [31:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARADDR;
wire   [0:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARID;
wire   [31:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARLEN;
wire   [2:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARSIZE;
wire   [1:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARBURST;
wire   [1:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARLOCK;
wire   [3:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARCACHE;
wire   [2:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARPROT;
wire   [3:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARQOS;
wire   [3:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARREGION;
wire   [0:0] grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARUSER;
wire    grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_RREADY;
wire    grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_BREADY;
reg   [3:0] grp_Relu_Max_Pooling_fu_3272_buf_id;
reg   [2:0] grp_Relu_Max_Pooling_fu_3272_ch;
reg   [3:0] grp_Relu_Max_Pooling_fu_3272_col;
reg   [3:0] grp_Relu_Max_Pooling_fu_3272_row;
reg   [1:0] grp_Relu_Max_Pooling_fu_3272_offset_h;
reg   [1:0] grp_Relu_Max_Pooling_fu_3272_offset_w;
reg   [3:0] grp_Relu_Max_Pooling_fu_3272_layer;
wire    grp_compute_bounding_box_fu_3455_ap_start;
wire    grp_compute_bounding_box_fu_3455_ap_done;
wire    grp_compute_bounding_box_fu_3455_ap_idle;
wire    grp_compute_bounding_box_fu_3455_ap_ready;
wire    grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWVALID;
wire   [31:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWADDR;
wire   [0:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWID;
wire   [31:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWLEN;
wire   [2:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWSIZE;
wire   [1:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWBURST;
wire   [1:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWLOCK;
wire   [3:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWCACHE;
wire   [2:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWPROT;
wire   [3:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWQOS;
wire   [3:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWREGION;
wire   [0:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWUSER;
wire    grp_compute_bounding_box_fu_3455_m_axi_predict_box_WVALID;
wire   [31:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_WDATA;
wire   [3:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_WSTRB;
wire    grp_compute_bounding_box_fu_3455_m_axi_predict_box_WLAST;
wire   [0:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_WID;
wire   [0:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_WUSER;
wire    grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARVALID;
wire   [31:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARADDR;
wire   [0:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARID;
wire   [31:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARLEN;
wire   [2:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARSIZE;
wire   [1:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARBURST;
wire   [1:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARLOCK;
wire   [3:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARCACHE;
wire   [2:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARPROT;
wire   [3:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARQOS;
wire   [3:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARREGION;
wire   [0:0] grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARUSER;
wire    grp_compute_bounding_box_fu_3455_m_axi_predict_box_RREADY;
wire    grp_compute_bounding_box_fu_3455_m_axi_predict_box_BREADY;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_4_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_4_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_9_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_9_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_0_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_0_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_1_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_1_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_2_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_2_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_3_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_3_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_5_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_5_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_6_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_6_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_7_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_7_ce0;
wire   [11:0] grp_compute_bounding_box_fu_3455_FM_buf_acc_V_8_address0;
wire    grp_compute_bounding_box_fu_3455_FM_buf_acc_V_8_ce0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_ap_idle;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWVALID;
wire   [31:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWADDR;
wire   [0:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWID;
wire   [31:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWLEN;
wire   [2:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWSIZE;
wire   [1:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWBURST;
wire   [1:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWLOCK;
wire   [3:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWCACHE;
wire   [2:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWPROT;
wire   [3:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWQOS;
wire   [3:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWREGION;
wire   [0:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWUSER;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WVALID;
wire   [255:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WDATA;
wire   [31:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WSTRB;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WLAST;
wire   [0:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WID;
wire   [0:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WUSER;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARVALID;
wire   [31:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARADDR;
wire   [0:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARID;
wire   [31:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARLEN;
wire   [2:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARSIZE;
wire   [1:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARBURST;
wire   [1:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARLOCK;
wire   [3:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARCACHE;
wire   [2:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARPROT;
wire   [3:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARQOS;
wire   [3:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARREGION;
wire   [0:0] grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARUSER;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_RREADY;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_BREADY;
reg   [7:0] grp_relu_copy_buf_to_DDR_1_fu_3483_buf_id;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_0_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_0_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_1_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_1_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_2_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_2_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_3_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_3_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_4_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_4_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_5_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_5_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_6_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_6_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_7_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_7_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_8_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_8_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_9_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_9_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_10_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_10_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_11_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_11_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_12_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_12_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_13_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_13_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_14_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_14_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_15_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_15_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_16_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_16_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_17_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_17_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_18_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_18_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_19_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_19_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_20_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_20_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_21_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_21_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_22_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_22_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_23_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_23_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_24_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_24_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_25_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_25_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_26_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_26_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_27_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_27_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_28_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_28_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_29_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_29_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_30_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_30_V_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_1_fu_3483_src_31_V_address0;
wire    grp_relu_copy_buf_to_DDR_1_fu_3483_src_31_V_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_ap_start;
wire    grp_Relu_Convert_FIX_fu_3555_ap_idle;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_0_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_0_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_1_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_1_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_2_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_2_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_3_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_3_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_4_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_4_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_5_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_5_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_6_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_6_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_7_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_7_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_8_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_8_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_9_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_9_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_10_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_10_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_11_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_11_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_12_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_12_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_13_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_13_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_14_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_14_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_15_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_15_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_16_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_16_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_17_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_17_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_18_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_18_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_19_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_19_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_20_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_20_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_21_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_21_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_22_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_22_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_23_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_23_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_24_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_24_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_25_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_25_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_26_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_26_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_27_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_27_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_28_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_28_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_29_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_29_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_30_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_30_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_buf_acc_31_V_address0;
wire    grp_Relu_Convert_FIX_fu_3555_buf_acc_31_V_ce0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_d0;
wire   [11:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_address0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_ce0;
wire    grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_we0;
wire   [8:0] grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_d0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_ap_start;
wire    grp_relu_copy_buf_to_DDR_fu_3687_ap_idle;
wire    grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWVALID;
wire   [31:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWADDR;
wire   [0:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWID;
wire   [31:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWLEN;
wire   [2:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWSIZE;
wire   [1:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWBURST;
wire   [1:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWLOCK;
wire   [3:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWCACHE;
wire   [2:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWPROT;
wire   [3:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWQOS;
wire   [3:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWREGION;
wire   [0:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWUSER;
wire    grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WVALID;
wire   [255:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WDATA;
wire   [31:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WSTRB;
wire    grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WLAST;
wire   [0:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WID;
wire   [0:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WUSER;
wire    grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARVALID;
wire   [31:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARADDR;
wire   [0:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARID;
wire   [31:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARLEN;
wire   [2:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARSIZE;
wire   [1:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARBURST;
wire   [1:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARLOCK;
wire   [3:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARCACHE;
wire   [2:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARPROT;
wire   [3:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARQOS;
wire   [3:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARREGION;
wire   [0:0] grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARUSER;
wire    grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_RREADY;
wire    grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_BREADY;
reg   [6:0] grp_relu_copy_buf_to_DDR_fu_3687_buf_id;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_0_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_0_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_1_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_1_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_2_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_2_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_3_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_3_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_4_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_4_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_5_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_5_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_6_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_6_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_7_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_7_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_8_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_8_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_9_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_9_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_10_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_10_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_11_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_11_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_12_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_12_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_13_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_13_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_14_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_14_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_15_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_15_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_16_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_16_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_17_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_17_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_18_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_18_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_19_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_19_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_20_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_20_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_21_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_21_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_22_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_22_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_23_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_23_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_24_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_24_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_25_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_25_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_26_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_26_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_27_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_27_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_28_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_28_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_29_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_29_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_30_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_30_ce0;
wire   [11:0] grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_31_address0;
wire    grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_31_ce0;
wire    grp_local_buf_copy_fu_3759_ap_start;
wire    grp_local_buf_copy_fu_3759_ap_idle;
wire   [11:0] grp_local_buf_copy_fu_3759_src_0_V_address0;
wire    grp_local_buf_copy_fu_3759_src_0_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_1_V_address0;
wire    grp_local_buf_copy_fu_3759_src_1_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_2_V_address0;
wire    grp_local_buf_copy_fu_3759_src_2_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_3_V_address0;
wire    grp_local_buf_copy_fu_3759_src_3_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_4_V_address0;
wire    grp_local_buf_copy_fu_3759_src_4_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_5_V_address0;
wire    grp_local_buf_copy_fu_3759_src_5_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_6_V_address0;
wire    grp_local_buf_copy_fu_3759_src_6_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_7_V_address0;
wire    grp_local_buf_copy_fu_3759_src_7_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_8_V_address0;
wire    grp_local_buf_copy_fu_3759_src_8_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_src_9_V_address0;
wire    grp_local_buf_copy_fu_3759_src_9_V_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_0_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_0_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_0_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_0_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_0_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_0_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_0_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_0_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_1_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_1_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_1_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_1_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_1_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_1_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_1_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_1_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_2_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_2_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_2_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_2_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_2_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_2_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_2_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_2_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_3_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_3_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_3_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_3_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_3_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_3_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_3_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_3_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_4_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_4_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_4_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_4_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_4_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_4_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_4_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_4_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_5_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_5_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_5_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_5_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_5_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_5_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_5_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_5_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_6_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_6_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_6_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_6_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_6_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_6_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_6_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_6_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_7_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_7_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_7_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_7_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_7_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_7_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_7_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_7_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_8_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_8_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_8_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_8_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_8_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_8_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_8_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_8_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_9_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_9_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_9_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_9_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_9_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_9_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_9_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_9_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_10_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_10_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_10_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_10_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_10_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_10_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_10_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_10_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_10_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_10_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_11_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_11_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_11_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_11_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_11_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_11_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_11_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_11_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_11_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_11_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_12_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_12_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_12_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_12_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_12_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_12_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_12_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_12_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_12_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_12_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_13_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_13_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_13_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_13_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_13_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_13_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_13_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_13_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_13_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_13_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_14_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_14_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_14_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_14_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_14_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_14_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_14_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_14_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_14_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_14_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_15_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_15_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_15_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_15_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_15_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_15_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_15_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_15_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_15_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_15_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_16_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_16_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_16_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_16_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_16_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_16_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_16_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_16_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_16_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_16_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_17_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_17_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_17_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_17_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_17_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_17_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_17_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_17_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_17_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_17_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_18_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_18_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_18_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_18_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_18_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_18_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_18_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_18_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_18_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_18_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_19_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_19_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_19_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_19_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_19_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_19_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_19_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_19_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_19_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_19_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_20_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_20_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_20_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_20_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_20_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_20_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_20_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_20_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_20_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_20_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_21_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_21_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_21_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_21_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_21_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_21_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_21_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_21_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_21_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_21_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_22_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_22_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_22_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_22_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_22_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_22_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_22_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_22_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_22_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_22_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_23_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_23_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_23_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_23_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_23_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_23_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_23_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_23_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_23_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_23_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_24_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_24_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_24_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_24_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_24_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_24_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_24_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_24_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_24_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_24_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_25_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_25_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_25_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_25_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_25_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_25_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_25_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_25_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_25_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_25_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_26_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_26_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_26_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_26_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_26_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_26_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_26_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_26_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_26_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_26_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_27_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_27_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_27_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_27_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_27_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_27_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_27_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_27_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_27_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_27_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_28_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_28_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_28_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_28_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_28_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_28_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_28_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_28_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_28_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_28_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_29_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_29_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_29_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_29_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_29_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_29_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_29_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_29_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_29_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_29_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_30_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_30_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_30_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_30_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_30_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_30_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_30_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_30_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_30_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_30_d1;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf_acc_V_31_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf_acc_V_31_ce0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_31_address0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_31_ce0;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_31_we0;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_31_d0;
wire   [11:0] grp_local_buf_copy_fu_3759_FM_buf1_V_31_address1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_31_ce1;
wire    grp_local_buf_copy_fu_3759_FM_buf1_V_31_we1;
wire   [8:0] grp_local_buf_copy_fu_3759_FM_buf1_V_31_d1;
wire    grp_load_and_reorg_fu_3891_ap_start;
wire    grp_load_and_reorg_fu_3891_ap_idle;
wire    grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWVALID;
wire   [31:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWADDR;
wire   [0:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWID;
wire   [31:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWLEN;
wire   [2:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWSIZE;
wire   [1:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWBURST;
wire   [1:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWLOCK;
wire   [3:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWCACHE;
wire   [2:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWPROT;
wire   [3:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWQOS;
wire   [3:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWREGION;
wire   [0:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWUSER;
wire    grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WVALID;
wire   [255:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WDATA;
wire   [31:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WSTRB;
wire    grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WLAST;
wire   [0:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WID;
wire   [0:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WUSER;
wire    grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARVALID;
wire   [31:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARADDR;
wire   [0:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARID;
wire   [31:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARLEN;
wire   [2:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARSIZE;
wire   [1:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARBURST;
wire   [1:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARLOCK;
wire   [3:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARCACHE;
wire   [2:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARPROT;
wire   [3:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARQOS;
wire   [3:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARREGION;
wire   [0:0] grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARUSER;
wire    grp_load_and_reorg_fu_3891_m_axi_buf_1_V_RREADY;
wire    grp_load_and_reorg_fu_3891_m_axi_buf_1_V_BREADY;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_0_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_0_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_0_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_0_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_1_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_1_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_1_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_1_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_2_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_2_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_2_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_2_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_3_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_3_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_3_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_3_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_4_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_4_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_4_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_4_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_5_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_5_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_5_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_5_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_6_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_6_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_6_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_6_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_7_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_7_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_7_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_7_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_8_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_8_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_8_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_8_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_9_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_9_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_9_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_9_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_10_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_10_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_10_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_10_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_11_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_11_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_11_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_11_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_12_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_12_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_12_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_12_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_13_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_13_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_13_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_13_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_14_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_14_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_14_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_14_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_15_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_15_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_15_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_15_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_16_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_16_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_16_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_16_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_17_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_17_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_17_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_17_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_18_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_18_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_18_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_18_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_19_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_19_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_19_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_19_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_20_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_20_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_20_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_20_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_21_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_21_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_21_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_21_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_22_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_22_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_22_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_22_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_23_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_23_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_23_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_23_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_24_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_24_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_24_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_24_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_25_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_25_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_25_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_25_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_26_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_26_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_26_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_26_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_27_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_27_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_27_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_27_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_28_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_28_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_28_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_28_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_29_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_29_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_29_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_29_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_30_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_30_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_30_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_30_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_1_31_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_31_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_1_31_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_1_31_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_0_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_0_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_0_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_0_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_1_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_1_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_1_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_1_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_2_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_2_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_2_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_2_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_3_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_3_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_3_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_3_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_4_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_4_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_4_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_4_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_5_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_5_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_5_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_5_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_6_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_6_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_6_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_6_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_7_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_7_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_7_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_7_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_8_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_8_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_8_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_8_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_9_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_9_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_9_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_9_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_10_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_10_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_10_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_10_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_11_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_11_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_11_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_11_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_12_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_12_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_12_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_12_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_13_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_13_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_13_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_13_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_14_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_14_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_14_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_14_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_15_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_15_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_15_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_15_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_16_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_16_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_16_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_16_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_17_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_17_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_17_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_17_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_18_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_18_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_18_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_18_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_19_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_19_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_19_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_19_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_20_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_20_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_20_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_20_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_21_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_21_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_21_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_21_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_22_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_22_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_22_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_22_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_23_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_23_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_23_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_23_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_24_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_24_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_24_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_24_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_25_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_25_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_25_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_25_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_26_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_26_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_26_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_26_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_27_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_27_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_27_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_27_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_28_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_28_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_28_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_28_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_29_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_29_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_29_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_29_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_30_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_30_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_30_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_30_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_2_31_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_31_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_2_31_V_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_buf_out_2_31_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_0_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_0_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_0_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_0_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_1_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_1_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_1_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_1_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_2_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_2_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_2_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_2_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_3_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_3_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_3_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_3_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_4_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_4_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_4_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_4_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_5_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_5_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_5_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_5_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_6_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_6_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_6_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_6_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_7_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_7_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_7_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_7_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_8_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_8_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_8_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_8_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_9_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_9_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_9_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_9_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_10_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_10_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_10_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_10_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_11_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_11_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_11_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_11_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_12_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_12_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_12_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_12_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_13_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_13_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_13_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_13_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_14_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_14_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_14_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_14_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_15_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_15_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_15_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_15_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_16_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_16_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_16_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_16_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_17_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_17_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_17_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_17_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_18_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_18_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_18_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_18_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_19_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_19_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_19_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_19_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_20_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_20_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_20_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_20_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_21_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_21_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_21_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_21_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_22_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_22_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_22_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_22_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_23_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_23_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_23_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_23_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_24_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_24_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_24_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_24_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_25_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_25_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_25_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_25_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_26_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_26_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_26_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_26_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_27_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_27_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_27_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_27_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_28_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_28_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_28_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_28_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_29_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_29_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_29_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_29_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_30_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_30_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_30_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_30_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_buf_out_4_31_V_address0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_31_V_ce0;
wire    grp_load_and_reorg_fu_3891_buf_out_4_31_V_we0;
wire   [12:0] grp_load_and_reorg_fu_3891_buf_out_4_31_V_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_0_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_0_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_0_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_0_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_4_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_4_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_4_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_4_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_8_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_8_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_8_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_8_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_12_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_12_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_12_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_12_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_16_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_16_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_16_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_16_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_20_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_20_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_20_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_20_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_24_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_24_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_24_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_24_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_28_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_28_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_28_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_28_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_1_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_1_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_1_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_1_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_5_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_5_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_5_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_5_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_9_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_9_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_9_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_9_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_13_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_13_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_13_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_13_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_17_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_17_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_17_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_17_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_21_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_21_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_21_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_21_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_25_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_25_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_25_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_25_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_29_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_29_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_29_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_29_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_2_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_2_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_2_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_2_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_6_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_6_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_6_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_6_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_10_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_10_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_10_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_10_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_14_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_14_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_14_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_14_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_18_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_18_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_18_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_18_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_22_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_22_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_22_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_22_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_26_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_26_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_26_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_26_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_30_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_30_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_30_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_30_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_3_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_3_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_3_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_3_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_7_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_7_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_7_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_7_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_11_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_11_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_11_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_11_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_15_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_15_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_15_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_15_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_19_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_19_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_19_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_19_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_23_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_23_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_23_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_23_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_27_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_27_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_27_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_27_d0;
wire   [11:0] grp_load_and_reorg_fu_3891_FM_buf4_V_31_address0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_31_ce0;
wire    grp_load_and_reorg_fu_3891_FM_buf4_V_31_we0;
wire   [8:0] grp_load_and_reorg_fu_3891_FM_buf4_V_31_d0;
wire    grp_load_dw1_pool_from_D_fu_4158_ap_start;
wire    grp_load_dw1_pool_from_D_fu_4158_ap_done;
wire    grp_load_dw1_pool_from_D_fu_4158_ap_idle;
wire    grp_load_dw1_pool_from_D_fu_4158_ap_ready;
wire    grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWVALID;
wire   [31:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWADDR;
wire   [0:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWID;
wire   [31:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWLEN;
wire   [2:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWSIZE;
wire   [1:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWBURST;
wire   [1:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWLOCK;
wire   [3:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWCACHE;
wire   [2:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWPROT;
wire   [3:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWQOS;
wire   [3:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWREGION;
wire   [0:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWUSER;
wire    grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WVALID;
wire   [255:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WDATA;
wire   [31:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WSTRB;
wire    grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WLAST;
wire   [0:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WID;
wire   [0:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WUSER;
wire    grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARVALID;
wire   [31:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARADDR;
wire   [0:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARID;
wire   [31:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARLEN;
wire   [2:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARSIZE;
wire   [1:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARBURST;
wire   [1:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARLOCK;
wire   [3:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARCACHE;
wire   [2:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARPROT;
wire   [3:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARQOS;
wire   [3:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARREGION;
wire   [0:0] grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARUSER;
wire    grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_RREADY;
wire    grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_BREADY;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_0_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_0_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_0_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_0_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_1_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_1_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_1_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_1_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_2_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_2_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_2_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_2_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_3_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_3_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_3_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_3_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_4_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_4_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_4_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_4_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_5_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_5_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_5_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_5_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_6_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_6_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_6_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_6_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_7_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_7_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_7_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_7_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_8_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_8_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_8_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_8_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_9_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_9_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_9_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_9_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_10_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_10_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_10_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_10_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_11_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_11_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_11_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_11_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_12_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_12_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_12_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_12_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_13_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_13_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_13_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_13_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_14_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_14_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_14_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_14_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_15_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_15_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_15_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_15_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_16_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_16_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_16_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_16_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_17_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_17_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_17_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_17_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_18_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_18_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_18_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_18_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_19_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_19_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_19_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_19_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_20_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_20_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_20_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_20_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_21_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_21_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_21_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_21_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_22_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_22_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_22_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_22_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_23_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_23_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_23_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_23_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_24_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_24_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_24_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_24_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_25_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_25_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_25_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_25_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_26_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_26_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_26_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_26_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_27_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_27_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_27_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_27_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_28_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_28_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_28_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_28_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_29_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_29_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_29_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_29_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_30_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_30_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_30_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_30_V_d0;
wire   [11:0] grp_load_dw1_pool_from_D_fu_4158_buf_31_V_address0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_31_V_ce0;
wire    grp_load_dw1_pool_from_D_fu_4158_buf_31_V_we0;
wire   [8:0] grp_load_dw1_pool_from_D_fu_4158_buf_31_V_d0;
reg   [0:0] grp_load_dw1_pool_from_D_fu_4158_ch_offset;
wire    grp_load_dw2_pool_from_D_fu_4271_ap_start;
wire    grp_load_dw2_pool_from_D_fu_4271_ap_done;
wire    grp_load_dw2_pool_from_D_fu_4271_ap_idle;
wire    grp_load_dw2_pool_from_D_fu_4271_ap_ready;
wire    grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWVALID;
wire   [31:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWADDR;
wire   [0:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWID;
wire   [31:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWLEN;
wire   [2:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWSIZE;
wire   [1:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWBURST;
wire   [1:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWLOCK;
wire   [3:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWCACHE;
wire   [2:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWPROT;
wire   [3:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWQOS;
wire   [3:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWREGION;
wire   [0:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWUSER;
wire    grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WVALID;
wire   [255:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WDATA;
wire   [31:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WSTRB;
wire    grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WLAST;
wire   [0:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WID;
wire   [0:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WUSER;
wire    grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARVALID;
wire   [31:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARADDR;
wire   [0:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARID;
wire   [31:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARLEN;
wire   [2:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARSIZE;
wire   [1:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARBURST;
wire   [1:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARLOCK;
wire   [3:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARCACHE;
wire   [2:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARPROT;
wire   [3:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARQOS;
wire   [3:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARREGION;
wire   [0:0] grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARUSER;
wire    grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_RREADY;
wire    grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_BREADY;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_0_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_0_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_0_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_0_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_1_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_1_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_1_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_1_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_2_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_2_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_2_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_2_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_3_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_3_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_3_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_3_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_4_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_4_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_4_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_4_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_5_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_5_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_5_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_5_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_6_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_6_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_6_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_6_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_7_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_7_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_7_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_7_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_8_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_8_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_8_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_8_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_9_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_9_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_9_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_9_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_10_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_10_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_10_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_10_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_11_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_11_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_11_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_11_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_12_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_12_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_12_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_12_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_13_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_13_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_13_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_13_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_14_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_14_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_14_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_14_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_15_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_15_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_15_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_15_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_16_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_16_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_16_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_16_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_17_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_17_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_17_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_17_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_18_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_18_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_18_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_18_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_19_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_19_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_19_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_19_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_20_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_20_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_20_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_20_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_21_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_21_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_21_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_21_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_22_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_22_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_22_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_22_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_23_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_23_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_23_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_23_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_24_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_24_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_24_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_24_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_25_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_25_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_25_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_25_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_26_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_26_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_26_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_26_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_27_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_27_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_27_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_27_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_28_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_28_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_28_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_28_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_29_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_29_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_29_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_29_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_30_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_30_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_30_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_30_V_d0;
wire   [11:0] grp_load_dw2_pool_from_D_fu_4271_buf_31_V_address0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_31_V_ce0;
wire    grp_load_dw2_pool_from_D_fu_4271_buf_31_V_we0;
wire   [8:0] grp_load_dw2_pool_from_D_fu_4271_buf_31_V_d0;
reg   [3:0] grp_load_dw2_pool_from_D_fu_4271_ch_offset;
wire    grp_load_buf_from_DDR_fu_4356_ap_start;
wire    grp_load_buf_from_DDR_fu_4356_ap_idle;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_0_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_0_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_0_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_0_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_1_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_1_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_1_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_1_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_2_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_2_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_2_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_2_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_3_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_3_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_3_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_3_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_4_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_4_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_4_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_4_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_5_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_5_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_5_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_5_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_6_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_6_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_6_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_6_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_7_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_7_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_7_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_7_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_8_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_8_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_8_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_8_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_9_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_9_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_9_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_9_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_10_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_10_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_10_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_10_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_11_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_11_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_11_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_11_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_12_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_12_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_12_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_12_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_13_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_13_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_13_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_13_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_14_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_14_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_14_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_14_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_15_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_15_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_15_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_15_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_16_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_16_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_16_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_16_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_17_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_17_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_17_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_17_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_18_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_18_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_18_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_18_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_19_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_19_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_19_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_19_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_20_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_20_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_20_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_20_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_21_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_21_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_21_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_21_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_22_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_22_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_22_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_22_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_23_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_23_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_23_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_23_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_24_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_24_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_24_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_24_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_25_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_25_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_25_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_25_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_26_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_26_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_26_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_26_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_27_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_27_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_27_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_27_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_28_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_28_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_28_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_28_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_29_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_29_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_29_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_29_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_30_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_30_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_30_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_30_V_d0;
wire   [11:0] grp_load_buf_from_DDR_fu_4356_dest_31_V_address0;
wire    grp_load_buf_from_DDR_fu_4356_dest_31_V_ce0;
wire    grp_load_buf_from_DDR_fu_4356_dest_31_V_we0;
wire   [8:0] grp_load_buf_from_DDR_fu_4356_dest_31_V_d0;
wire    grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWVALID;
wire   [31:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWADDR;
wire   [0:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWID;
wire   [31:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWLEN;
wire   [2:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWSIZE;
wire   [1:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWBURST;
wire   [1:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWLOCK;
wire   [3:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWCACHE;
wire   [2:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWPROT;
wire   [3:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWQOS;
wire   [3:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWREGION;
wire   [0:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWUSER;
wire    grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WVALID;
wire   [255:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WDATA;
wire   [31:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WSTRB;
wire    grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WLAST;
wire   [0:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WID;
wire   [0:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WUSER;
wire    grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARVALID;
wire   [31:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARADDR;
wire   [0:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARID;
wire   [31:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARLEN;
wire   [2:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARSIZE;
wire   [1:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARBURST;
wire   [1:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARLOCK;
wire   [3:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARCACHE;
wire   [2:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARPROT;
wire   [3:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARQOS;
wire   [3:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARREGION;
wire   [0:0] grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARUSER;
wire    grp_load_buf_from_DDR_fu_4356_m_axi_src_V_RREADY;
wire    grp_load_buf_from_DDR_fu_4356_m_axi_src_V_BREADY;
reg   [7:0] grp_load_buf_from_DDR_fu_4356_buf_id;
wire    grp_load_weight_3x3_from_fu_4496_ap_start;
wire    grp_load_weight_3x3_from_fu_4496_ap_idle;
reg   [3:0] grp_load_weight_3x3_from_fu_4496_dest_V_offset_offset;
wire    grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWVALID;
wire   [31:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWADDR;
wire   [0:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWID;
wire   [31:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWLEN;
wire   [2:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWSIZE;
wire   [1:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWBURST;
wire   [1:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWLOCK;
wire   [3:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWCACHE;
wire   [2:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWPROT;
wire   [3:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWQOS;
wire   [3:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWREGION;
wire   [0:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWUSER;
wire    grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WVALID;
wire   [511:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WDATA;
wire   [63:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WSTRB;
wire    grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WLAST;
wire   [0:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WID;
wire   [0:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WUSER;
wire    grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARVALID;
wire   [31:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARADDR;
wire   [0:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARID;
wire   [31:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARLEN;
wire   [2:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARSIZE;
wire   [1:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARBURST;
wire   [1:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARLOCK;
wire   [3:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARCACHE;
wire   [2:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARPROT;
wire   [3:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARQOS;
wire   [3:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARREGION;
wire   [0:0] grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARUSER;
wire    grp_load_weight_3x3_from_fu_4496_m_axi_src_V_RREADY;
wire    grp_load_weight_3x3_from_fu_4496_m_axi_src_V_BREADY;
reg   [6:0] grp_load_weight_3x3_from_fu_4496_src_V_offset1;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_d0;
wire   [5:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_address0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_ce0;
wire    grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_we0;
wire   [10:0] grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_d0;
wire    grp_load_weight_1x1_from_fu_4579_ap_start;
wire    grp_load_weight_1x1_from_fu_4579_ap_idle;
reg   [3:0] grp_load_weight_1x1_from_fu_4579_dest_V_offset_offset;
wire    grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWVALID;
wire   [31:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWADDR;
wire   [0:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWID;
wire   [31:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWLEN;
wire   [2:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWSIZE;
wire   [1:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWBURST;
wire   [1:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWLOCK;
wire   [3:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWCACHE;
wire   [2:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWPROT;
wire   [3:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWQOS;
wire   [3:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWREGION;
wire   [0:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWUSER;
wire    grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WVALID;
wire   [511:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WDATA;
wire   [63:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WSTRB;
wire    grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WLAST;
wire   [0:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WID;
wire   [0:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WUSER;
wire    grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARVALID;
wire   [31:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARADDR;
wire   [0:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARID;
wire   [31:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARLEN;
wire   [2:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARSIZE;
wire   [1:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARBURST;
wire   [1:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARLOCK;
wire   [3:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARCACHE;
wire   [2:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARPROT;
wire   [3:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARQOS;
wire   [3:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARREGION;
wire   [0:0] grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARUSER;
wire    grp_load_weight_1x1_from_fu_4579_m_axi_src_V_RREADY;
wire    grp_load_weight_1x1_from_fu_4579_m_axi_src_V_BREADY;
reg   [8:0] grp_load_weight_1x1_from_fu_4579_src_V_offset1;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_d0;
wire   [6:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_address0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_ce0;
wire    grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_we0;
wire   [10:0] grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_d0;
reg    grp_load_bias_from_axi_fu_4657_ap_start;
wire    grp_load_bias_from_axi_fu_4657_ap_ready;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V1_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V1_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V1_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V1_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V2_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V2_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V2_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V2_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V3_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V3_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V3_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V3_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V4_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V4_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V4_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V4_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V5_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V5_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V5_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V5_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V6_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V6_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V6_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V6_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V7_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V7_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V7_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V7_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V8_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V8_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V8_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V8_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V9_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V9_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V9_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V9_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V10_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V10_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V10_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V10_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V11_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V11_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V11_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V11_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V12_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V12_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V12_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V12_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V13_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V13_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V13_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V13_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V14_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V14_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V14_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V14_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V15_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V15_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V15_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V15_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V16_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V16_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V16_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V16_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V17_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V17_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V17_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V17_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V18_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V18_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V18_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V18_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V19_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V19_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V19_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V19_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V20_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V20_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V20_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V20_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V21_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V21_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V21_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V21_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V22_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V22_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V22_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V22_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V23_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V23_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V23_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V23_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V24_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V24_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V24_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V24_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V25_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V25_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V25_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V25_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V26_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V26_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V26_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V26_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V27_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V27_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V27_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V27_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V28_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V28_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V28_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V28_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V29_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V29_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V29_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V29_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V30_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V30_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V30_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V30_d0;
wire   [1:0] grp_load_bias_from_axi_fu_4657_dest_V31_address0;
wire    grp_load_bias_from_axi_fu_4657_dest_V31_ce0;
wire    grp_load_bias_from_axi_fu_4657_dest_V31_we0;
wire   [10:0] grp_load_bias_from_axi_fu_4657_dest_V31_d0;
reg   [3:0] grp_load_bias_from_axi_fu_4657_dest_V_offset;
reg   [511:0] grp_load_bias_from_axi_fu_4657_src_V;
reg   [3:0] row_0_reg_1376;
reg   [3:0] col_0_reg_1388;
reg   [1:0] co_0_reg_1400;
wire    ap_CS_fsm_state25;
reg   [2:0] row1_0_reg_1412;
wire    ap_CS_fsm_state38;
reg   [2:0] col2_0_reg_1424;
reg   [1:0] co3_0_reg_1436;
wire    ap_CS_fsm_state64;
reg   [1:0] row4_0_reg_1448;
wire    ap_CS_fsm_state80;
wire   [0:0] icmp_ln965_fu_5113_p2;
reg   [1:0] col5_0_reg_1460;
reg   [2:0] co6_0_reg_1472;
wire    ap_CS_fsm_state118;
reg   [2:0] c_0_reg_1484;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state135;
reg   [3:0] co7_0_reg_1495;
wire    ap_CS_fsm_state165;
reg   [2:0] ci_0_reg_1507;
wire    ap_CS_fsm_state150;
reg    ap_block_state150_on_subcall_done;
reg   [4:0] co8_0_reg_1519;
wire    ap_CS_fsm_state196;
reg   [3:0] ci9_0_reg_1531;
wire    ap_CS_fsm_state180;
reg    ap_block_state180_on_subcall_done;
reg   [4:0] c10_0_reg_1543;
wire    ap_CS_fsm_state251;
reg   [1:0] co11_0_reg_1555;
wire    ap_CS_fsm_state269;
reg   [5:0] ci12_0_reg_1567;
wire    ap_CS_fsm_state261;
wire    ap_CS_fsm_state266;
reg    ap_block_state266_on_subcall_done;
reg   [1:0] ci14_0_0_reg_1579;
wire    ap_CS_fsm_state274;
reg    grp_load_image_chunk_nor_fu_1590_ap_start_reg;
reg    grp_DW_CONV_3x3_bias_fu_1650_ap_start_reg;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_state131;
wire    ap_CS_fsm_state133;
wire    ap_CS_fsm_state162;
wire    ap_CS_fsm_state193;
wire    ap_CS_fsm_state209;
wire    ap_CS_fsm_state222;
wire    ap_CS_fsm_state235;
wire    ap_CS_fsm_state248;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state89;
reg    grp_CONV_1x1_bias_fu_2494_ap_start_reg;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state149;
wire    ap_CS_fsm_state151;
wire    ap_CS_fsm_state179;
wire    ap_CS_fsm_state181;
wire    ap_CS_fsm_state265;
wire    ap_CS_fsm_state267;
wire    ap_CS_fsm_state273;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state114;
reg    grp_Relu_Max_Pooling_fu_3272_ap_start_reg;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state117;
reg    grp_compute_bounding_box_fu_3455_ap_start_reg;
wire    ap_CS_fsm_state275;
reg    grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start_reg;
wire    ap_CS_fsm_state115;
reg    grp_Relu_Convert_FIX_fu_3555_ap_start_reg;
wire    ap_CS_fsm_state192;
reg    grp_relu_copy_buf_to_DDR_fu_3687_ap_start_reg;
wire    ap_CS_fsm_state195;
wire    ap_CS_fsm_state250;
wire    ap_CS_fsm_state238;
reg    grp_local_buf_copy_fu_3759_ap_start_reg;
reg    grp_load_and_reorg_fu_3891_ap_start_reg;
reg    grp_load_dw1_pool_from_D_fu_4158_ap_start_reg;
wire    ap_CS_fsm_state41;
reg    grp_load_dw2_pool_from_D_fu_4271_ap_start_reg;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state91;
reg    grp_load_buf_from_DDR_fu_4356_ap_start_reg;
wire    ap_CS_fsm_state272;
reg    grp_load_weight_3x3_from_fu_4496_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state67;
reg    grp_load_weight_1x1_from_fu_4579_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state177;
wire    ap_CS_fsm_state263;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state161;
wire    ap_CS_fsm_state208;
wire    ap_CS_fsm_state221;
wire    ap_CS_fsm_state234;
wire    ap_CS_fsm_state247;
wire   [63:0] empty_fu_4849_p1;
wire   [63:0] zext_ln910_fu_4948_p1;
wire   [63:0] zext_ln926_1_fu_5045_p1;
wire   [63:0] zext_ln958_fu_5087_p1;
wire   [63:0] zext_ln979_1_fu_5214_p1;
wire   [63:0] zext_ln1017_1_fu_5341_p1;
wire   [63:0] zext_ln1042_1_fu_5404_p1;
wire   [63:0] zext_ln1061_1_fu_5524_p1;
wire   [63:0] zext_ln1095_1_fu_5578_p1;
wire   [63:0] zext_ln1119_1_fu_5708_p1;
wire   [63:0] zext_ln1157_1_fu_5805_p1;
wire   [63:0] zext_ln1164_1_fu_5847_p1;
wire   [63:0] zext_ln1170_1_fu_5924_p1;
wire   [63:0] zext_ln1176_1_fu_5949_p1;
wire   [63:0] zext_ln1190_1_fu_5999_p1;
wire   [0:0] tmp_392_fu_4904_p3;
wire   [2:0] add_ln926_fu_5030_p2;
wire   [26:0] zext_ln926_fu_5036_p1;
wire   [1:0] shl_ln990_fu_5125_p2;
wire   [1:0] add_ln990_fu_5131_p2;
wire   [4:0] shl_ln990_1_fu_5137_p3;
wire   [2:0] shl_ln990_2_fu_5149_p3;
wire   [5:0] zext_ln990_fu_5145_p1;
wire   [5:0] zext_ln990_1_fu_5157_p1;
wire   [5:0] sub_ln990_fu_5161_p2;
wire   [4:0] zext_ln977_2_fu_5183_p1;
wire   [4:0] add_ln979_fu_5199_p2;
wire   [26:0] zext_ln979_fu_5205_p1;
wire   [4:0] shl_ln3_fu_5224_p3;
wire   [5:0] zext_ln981_fu_5232_p1;
wire   [5:0] add_ln990_1_fu_5247_p2;
wire  signed [6:0] sext_ln990_1_fu_5252_p1;
wire   [7:0] zext_ln990_2_fu_5256_p1;
wire   [3:0] add_ln1016_fu_5316_p2;
wire   [4:0] add_ln1017_fu_5327_p2;
wire   [26:0] zext_ln1017_fu_5332_p1;
wire   [3:0] add_ln1020_fu_5351_p2;
wire   [5:0] add_ln1042_fu_5389_p2;
wire   [26:0] zext_ln1042_fu_5395_p1;
wire   [6:0] shl_ln2_fu_5414_p3;
wire   [4:0] shl_ln1046_1_fu_5426_p3;
wire   [7:0] zext_ln1046_fu_5422_p1;
wire   [7:0] zext_ln1046_1_fu_5434_p1;
wire   [3:0] zext_ln1045_1_fu_5452_p1;
wire   [3:0] add_ln1046_fu_5468_p2;
wire  signed [4:0] sext_ln1046_fu_5474_p1;
wire   [7:0] zext_ln1046_2_fu_5478_p1;
wire   [4:0] add_ln1060_fu_5487_p2;
wire   [4:0] add_ln1049_fu_5501_p2;
wire   [5:0] add_ln1061_fu_5510_p2;
wire   [26:0] zext_ln1061_fu_5515_p1;
wire   [5:0] add_ln1095_fu_5563_p2;
wire   [26:0] zext_ln1095_fu_5569_p1;
wire   [3:0] trunc_ln1098_fu_5588_p1;
wire   [7:0] shl_ln4_fu_5592_p3;
wire   [5:0] shl_ln1098_1_fu_5604_p3;
wire   [8:0] zext_ln1098_fu_5600_p1;
wire   [8:0] zext_ln1098_1_fu_5612_p1;
wire   [5:0] add_ln1098_fu_5642_p2;
wire  signed [6:0] sext_ln1098_fu_5648_p1;
wire   [8:0] zext_ln1098_2_fu_5652_p1;
wire   [5:0] add_ln1101_fu_5666_p2;
wire   [4:0] xor_ln1118_fu_5679_p2;
wire  signed [5:0] sext_ln1118_fu_5685_p1;
wire   [6:0] add_ln1119_fu_5694_p2;
wire   [26:0] zext_ln1119_fu_5699_p1;
wire   [5:0] zext_ln1151_1_fu_5751_p1;
wire   [4:0] zext_ln1151_fu_5747_p1;
wire   [5:0] add_ln1156_fu_5781_p2;
wire   [6:0] add_ln1157_fu_5791_p2;
wire   [26:0] zext_ln1157_fu_5796_p1;
wire   [5:0] add_ln1163_fu_5820_p2;
wire   [6:0] or_ln1_fu_5830_p3;
wire   [26:0] zext_ln1164_fu_5838_p1;
wire   [5:0] add_ln1169_fu_5862_p2;
wire   [4:0] or_ln1170_fu_5872_p2;
wire   [6:0] or_ln2_fu_5878_p3;
wire   [26:0] zext_ln1170_fu_5886_p1;
wire   [4:0] or_ln1176_fu_5895_p2;
wire   [6:0] or_ln3_fu_5901_p3;
wire   [26:0] zext_ln1176_fu_5909_p1;
wire   [5:0] add_ln1175_fu_5939_p2;
wire   [5:0] add_ln1190_fu_5980_p2;
wire  signed [6:0] sext_ln1190_fu_5986_p1;
wire   [26:0] zext_ln1190_fu_5990_p1;
wire   [6:0] tmp3_fu_6033_p4;
wire   [8:0] zext_ln1193_1_fu_6017_p1;
wire   [8:0] add_ln1194_fu_6047_p2;
wire   [8:0] zext_ln1194_fu_6043_p1;
wire   [6:0] add_ln1197_fu_6064_p2;
wire  signed [6:0] sext_ln1206_fu_6073_p1;
wire   [7:0] zext_ln1225_1_fu_6085_p1;
wire   [5:0] zext_ln1225_fu_6081_p1;
wire  signed [6:0] sext_ln1227_fu_6123_p1;
reg   [274:0] ap_NS_fsm;
reg    ap_block_state43_on_subcall_done;
reg    ap_block_state238_on_subcall_done;
reg    ap_block_state272_on_subcall_done;

// power-on initialization
initial begin
#0 ap_CS_fsm = 275'd1;
#0 grp_load_image_chunk_nor_fu_1590_ap_start_reg = 1'b0;
#0 grp_DW_CONV_3x3_bias_fu_1650_ap_start_reg = 1'b0;
#0 grp_CONV_1x1_bias_fu_2494_ap_start_reg = 1'b0;
#0 grp_Relu_Max_Pooling_fu_3272_ap_start_reg = 1'b0;
#0 grp_compute_bounding_box_fu_3455_ap_start_reg = 1'b0;
#0 grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start_reg = 1'b0;
#0 grp_Relu_Convert_FIX_fu_3555_ap_start_reg = 1'b0;
#0 grp_relu_copy_buf_to_DDR_fu_3687_ap_start_reg = 1'b0;
#0 grp_local_buf_copy_fu_3759_ap_start_reg = 1'b0;
#0 grp_load_and_reorg_fu_3891_ap_start_reg = 1'b0;
#0 grp_load_dw1_pool_from_D_fu_4158_ap_start_reg = 1'b0;
#0 grp_load_dw2_pool_from_D_fu_4271_ap_start_reg = 1'b0;
#0 grp_load_buf_from_DDR_fu_4356_ap_start_reg = 1'b0;
#0 grp_load_weight_3x3_from_fu_4496_ap_start_reg = 1'b0;
#0 grp_load_weight_1x1_from_fu_4579_ap_start_reg = 1'b0;
end

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_0_address0),
    .ce0(weight_buf_3x3_V_0_ce0),
    .we0(weight_buf_3x3_V_0_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_d0),
    .q0(weight_buf_3x3_V_0_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_address1),
    .ce1(weight_buf_3x3_V_0_ce1),
    .q1(weight_buf_3x3_V_0_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_1_address0),
    .ce0(weight_buf_3x3_V_1_ce0),
    .we0(weight_buf_3x3_V_1_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_d0),
    .q0(weight_buf_3x3_V_1_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_address1),
    .ce1(weight_buf_3x3_V_1_ce1),
    .q1(weight_buf_3x3_V_1_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_2_address0),
    .ce0(weight_buf_3x3_V_2_ce0),
    .we0(weight_buf_3x3_V_2_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_d0),
    .q0(weight_buf_3x3_V_2_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_address1),
    .ce1(weight_buf_3x3_V_2_ce1),
    .q1(weight_buf_3x3_V_2_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_3_address0),
    .ce0(weight_buf_3x3_V_3_ce0),
    .we0(weight_buf_3x3_V_3_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_d0),
    .q0(weight_buf_3x3_V_3_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_address1),
    .ce1(weight_buf_3x3_V_3_ce1),
    .q1(weight_buf_3x3_V_3_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_4_address0),
    .ce0(weight_buf_3x3_V_4_ce0),
    .we0(weight_buf_3x3_V_4_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_d0),
    .q0(weight_buf_3x3_V_4_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_address1),
    .ce1(weight_buf_3x3_V_4_ce1),
    .q1(weight_buf_3x3_V_4_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_5_address0),
    .ce0(weight_buf_3x3_V_5_ce0),
    .we0(weight_buf_3x3_V_5_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_d0),
    .q0(weight_buf_3x3_V_5_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_address1),
    .ce1(weight_buf_3x3_V_5_ce1),
    .q1(weight_buf_3x3_V_5_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_6_address0),
    .ce0(weight_buf_3x3_V_6_ce0),
    .we0(weight_buf_3x3_V_6_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_d0),
    .q0(weight_buf_3x3_V_6_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_address1),
    .ce1(weight_buf_3x3_V_6_ce1),
    .q1(weight_buf_3x3_V_6_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_7_address0),
    .ce0(weight_buf_3x3_V_7_ce0),
    .we0(weight_buf_3x3_V_7_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_d0),
    .q0(weight_buf_3x3_V_7_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_address1),
    .ce1(weight_buf_3x3_V_7_ce1),
    .q1(weight_buf_3x3_V_7_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_8_address0),
    .ce0(weight_buf_3x3_V_8_ce0),
    .we0(weight_buf_3x3_V_8_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_d0),
    .q0(weight_buf_3x3_V_8_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_address1),
    .ce1(weight_buf_3x3_V_8_ce1),
    .q1(weight_buf_3x3_V_8_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_9_address0),
    .ce0(weight_buf_3x3_V_9_ce0),
    .we0(weight_buf_3x3_V_9_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_d0),
    .q0(weight_buf_3x3_V_9_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_address1),
    .ce1(weight_buf_3x3_V_9_ce1),
    .q1(weight_buf_3x3_V_9_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_10_address0),
    .ce0(weight_buf_3x3_V_10_ce0),
    .we0(weight_buf_3x3_V_10_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_d0),
    .q0(weight_buf_3x3_V_10_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_address1),
    .ce1(weight_buf_3x3_V_10_ce1),
    .q1(weight_buf_3x3_V_10_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_11_address0),
    .ce0(weight_buf_3x3_V_11_ce0),
    .we0(weight_buf_3x3_V_11_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_d0),
    .q0(weight_buf_3x3_V_11_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_address1),
    .ce1(weight_buf_3x3_V_11_ce1),
    .q1(weight_buf_3x3_V_11_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_12_address0),
    .ce0(weight_buf_3x3_V_12_ce0),
    .we0(weight_buf_3x3_V_12_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_d0),
    .q0(weight_buf_3x3_V_12_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_address1),
    .ce1(weight_buf_3x3_V_12_ce1),
    .q1(weight_buf_3x3_V_12_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_13_address0),
    .ce0(weight_buf_3x3_V_13_ce0),
    .we0(weight_buf_3x3_V_13_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_d0),
    .q0(weight_buf_3x3_V_13_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_address1),
    .ce1(weight_buf_3x3_V_13_ce1),
    .q1(weight_buf_3x3_V_13_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_14_address0),
    .ce0(weight_buf_3x3_V_14_ce0),
    .we0(weight_buf_3x3_V_14_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_d0),
    .q0(weight_buf_3x3_V_14_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_address1),
    .ce1(weight_buf_3x3_V_14_ce1),
    .q1(weight_buf_3x3_V_14_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_15_address0),
    .ce0(weight_buf_3x3_V_15_ce0),
    .we0(weight_buf_3x3_V_15_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_d0),
    .q0(weight_buf_3x3_V_15_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_address1),
    .ce1(weight_buf_3x3_V_15_ce1),
    .q1(weight_buf_3x3_V_15_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_16_address0),
    .ce0(weight_buf_3x3_V_16_ce0),
    .we0(weight_buf_3x3_V_16_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_d0),
    .q0(weight_buf_3x3_V_16_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_address1),
    .ce1(weight_buf_3x3_V_16_ce1),
    .q1(weight_buf_3x3_V_16_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_17_address0),
    .ce0(weight_buf_3x3_V_17_ce0),
    .we0(weight_buf_3x3_V_17_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_d0),
    .q0(weight_buf_3x3_V_17_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_address1),
    .ce1(weight_buf_3x3_V_17_ce1),
    .q1(weight_buf_3x3_V_17_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_18_address0),
    .ce0(weight_buf_3x3_V_18_ce0),
    .we0(weight_buf_3x3_V_18_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_d0),
    .q0(weight_buf_3x3_V_18_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_address1),
    .ce1(weight_buf_3x3_V_18_ce1),
    .q1(weight_buf_3x3_V_18_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_19_address0),
    .ce0(weight_buf_3x3_V_19_ce0),
    .we0(weight_buf_3x3_V_19_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_d0),
    .q0(weight_buf_3x3_V_19_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_address1),
    .ce1(weight_buf_3x3_V_19_ce1),
    .q1(weight_buf_3x3_V_19_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_20_address0),
    .ce0(weight_buf_3x3_V_20_ce0),
    .we0(weight_buf_3x3_V_20_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_d0),
    .q0(weight_buf_3x3_V_20_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_address1),
    .ce1(weight_buf_3x3_V_20_ce1),
    .q1(weight_buf_3x3_V_20_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_21_address0),
    .ce0(weight_buf_3x3_V_21_ce0),
    .we0(weight_buf_3x3_V_21_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_d0),
    .q0(weight_buf_3x3_V_21_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_address1),
    .ce1(weight_buf_3x3_V_21_ce1),
    .q1(weight_buf_3x3_V_21_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_22_address0),
    .ce0(weight_buf_3x3_V_22_ce0),
    .we0(weight_buf_3x3_V_22_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_d0),
    .q0(weight_buf_3x3_V_22_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_address1),
    .ce1(weight_buf_3x3_V_22_ce1),
    .q1(weight_buf_3x3_V_22_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_23_address0),
    .ce0(weight_buf_3x3_V_23_ce0),
    .we0(weight_buf_3x3_V_23_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_d0),
    .q0(weight_buf_3x3_V_23_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_address1),
    .ce1(weight_buf_3x3_V_23_ce1),
    .q1(weight_buf_3x3_V_23_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_24_address0),
    .ce0(weight_buf_3x3_V_24_ce0),
    .we0(weight_buf_3x3_V_24_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_d0),
    .q0(weight_buf_3x3_V_24_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_address1),
    .ce1(weight_buf_3x3_V_24_ce1),
    .q1(weight_buf_3x3_V_24_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_25_address0),
    .ce0(weight_buf_3x3_V_25_ce0),
    .we0(weight_buf_3x3_V_25_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_d0),
    .q0(weight_buf_3x3_V_25_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_address1),
    .ce1(weight_buf_3x3_V_25_ce1),
    .q1(weight_buf_3x3_V_25_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_26_address0),
    .ce0(weight_buf_3x3_V_26_ce0),
    .we0(weight_buf_3x3_V_26_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_d0),
    .q0(weight_buf_3x3_V_26_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_address1),
    .ce1(weight_buf_3x3_V_26_ce1),
    .q1(weight_buf_3x3_V_26_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_27_address0),
    .ce0(weight_buf_3x3_V_27_ce0),
    .we0(weight_buf_3x3_V_27_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_d0),
    .q0(weight_buf_3x3_V_27_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_address1),
    .ce1(weight_buf_3x3_V_27_ce1),
    .q1(weight_buf_3x3_V_27_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_28_address0),
    .ce0(weight_buf_3x3_V_28_ce0),
    .we0(weight_buf_3x3_V_28_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_d0),
    .q0(weight_buf_3x3_V_28_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_address1),
    .ce1(weight_buf_3x3_V_28_ce1),
    .q1(weight_buf_3x3_V_28_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_29_address0),
    .ce0(weight_buf_3x3_V_29_ce0),
    .we0(weight_buf_3x3_V_29_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_d0),
    .q0(weight_buf_3x3_V_29_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_address1),
    .ce1(weight_buf_3x3_V_29_ce1),
    .q1(weight_buf_3x3_V_29_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_30_address0),
    .ce0(weight_buf_3x3_V_30_ce0),
    .we0(weight_buf_3x3_V_30_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_d0),
    .q0(weight_buf_3x3_V_30_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_address1),
    .ce1(weight_buf_3x3_V_30_ce1),
    .q1(weight_buf_3x3_V_30_q1)
);

SkyNet_weight_bufudo #(
    .DataWidth( 11 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weight_buf_3x3_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_3x3_V_31_address0),
    .ce0(weight_buf_3x3_V_31_ce0),
    .we0(weight_buf_3x3_V_31_we0),
    .d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_d0),
    .q0(weight_buf_3x3_V_31_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_address1),
    .ce1(weight_buf_3x3_V_31_ce1),
    .q1(weight_buf_3x3_V_31_q1)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_0_address0),
    .ce0(bias_buf_V_0_ce0),
    .we0(bias_buf_V_0_we0),
    .d0(bias_buf_V_0_d0),
    .q0(bias_buf_V_0_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_1_address0),
    .ce0(bias_buf_V_1_ce0),
    .we0(bias_buf_V_1_we0),
    .d0(bias_buf_V_1_d0),
    .q0(bias_buf_V_1_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_2_address0),
    .ce0(bias_buf_V_2_ce0),
    .we0(bias_buf_V_2_we0),
    .d0(bias_buf_V_2_d0),
    .q0(bias_buf_V_2_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_3_address0),
    .ce0(bias_buf_V_3_ce0),
    .we0(bias_buf_V_3_we0),
    .d0(bias_buf_V_3_d0),
    .q0(bias_buf_V_3_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_4_address0),
    .ce0(bias_buf_V_4_ce0),
    .we0(bias_buf_V_4_we0),
    .d0(bias_buf_V_4_d0),
    .q0(bias_buf_V_4_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_5_address0),
    .ce0(bias_buf_V_5_ce0),
    .we0(bias_buf_V_5_we0),
    .d0(bias_buf_V_5_d0),
    .q0(bias_buf_V_5_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_6_address0),
    .ce0(bias_buf_V_6_ce0),
    .we0(bias_buf_V_6_we0),
    .d0(bias_buf_V_6_d0),
    .q0(bias_buf_V_6_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_7_address0),
    .ce0(bias_buf_V_7_ce0),
    .we0(bias_buf_V_7_we0),
    .d0(bias_buf_V_7_d0),
    .q0(bias_buf_V_7_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_8_address0),
    .ce0(bias_buf_V_8_ce0),
    .we0(bias_buf_V_8_we0),
    .d0(bias_buf_V_8_d0),
    .q0(bias_buf_V_8_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_9_address0),
    .ce0(bias_buf_V_9_ce0),
    .we0(bias_buf_V_9_we0),
    .d0(bias_buf_V_9_d0),
    .q0(bias_buf_V_9_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_10_address0),
    .ce0(bias_buf_V_10_ce0),
    .we0(bias_buf_V_10_we0),
    .d0(bias_buf_V_10_d0),
    .q0(bias_buf_V_10_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_11_address0),
    .ce0(bias_buf_V_11_ce0),
    .we0(bias_buf_V_11_we0),
    .d0(bias_buf_V_11_d0),
    .q0(bias_buf_V_11_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_12_address0),
    .ce0(bias_buf_V_12_ce0),
    .we0(bias_buf_V_12_we0),
    .d0(bias_buf_V_12_d0),
    .q0(bias_buf_V_12_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_13_address0),
    .ce0(bias_buf_V_13_ce0),
    .we0(bias_buf_V_13_we0),
    .d0(bias_buf_V_13_d0),
    .q0(bias_buf_V_13_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_14_address0),
    .ce0(bias_buf_V_14_ce0),
    .we0(bias_buf_V_14_we0),
    .d0(bias_buf_V_14_d0),
    .q0(bias_buf_V_14_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_15_address0),
    .ce0(bias_buf_V_15_ce0),
    .we0(bias_buf_V_15_we0),
    .d0(bias_buf_V_15_d0),
    .q0(bias_buf_V_15_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_16_address0),
    .ce0(bias_buf_V_16_ce0),
    .we0(bias_buf_V_16_we0),
    .d0(bias_buf_V_16_d0),
    .q0(bias_buf_V_16_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_17_address0),
    .ce0(bias_buf_V_17_ce0),
    .we0(bias_buf_V_17_we0),
    .d0(bias_buf_V_17_d0),
    .q0(bias_buf_V_17_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_18_address0),
    .ce0(bias_buf_V_18_ce0),
    .we0(bias_buf_V_18_we0),
    .d0(bias_buf_V_18_d0),
    .q0(bias_buf_V_18_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_19_address0),
    .ce0(bias_buf_V_19_ce0),
    .we0(bias_buf_V_19_we0),
    .d0(bias_buf_V_19_d0),
    .q0(bias_buf_V_19_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_20_address0),
    .ce0(bias_buf_V_20_ce0),
    .we0(bias_buf_V_20_we0),
    .d0(bias_buf_V_20_d0),
    .q0(bias_buf_V_20_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_21_address0),
    .ce0(bias_buf_V_21_ce0),
    .we0(bias_buf_V_21_we0),
    .d0(bias_buf_V_21_d0),
    .q0(bias_buf_V_21_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_22_address0),
    .ce0(bias_buf_V_22_ce0),
    .we0(bias_buf_V_22_we0),
    .d0(bias_buf_V_22_d0),
    .q0(bias_buf_V_22_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_23_address0),
    .ce0(bias_buf_V_23_ce0),
    .we0(bias_buf_V_23_we0),
    .d0(bias_buf_V_23_d0),
    .q0(bias_buf_V_23_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_24_address0),
    .ce0(bias_buf_V_24_ce0),
    .we0(bias_buf_V_24_we0),
    .d0(bias_buf_V_24_d0),
    .q0(bias_buf_V_24_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_25_address0),
    .ce0(bias_buf_V_25_ce0),
    .we0(bias_buf_V_25_we0),
    .d0(bias_buf_V_25_d0),
    .q0(bias_buf_V_25_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_26_address0),
    .ce0(bias_buf_V_26_ce0),
    .we0(bias_buf_V_26_we0),
    .d0(bias_buf_V_26_d0),
    .q0(bias_buf_V_26_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_27_address0),
    .ce0(bias_buf_V_27_ce0),
    .we0(bias_buf_V_27_we0),
    .d0(bias_buf_V_27_d0),
    .q0(bias_buf_V_27_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_28_address0),
    .ce0(bias_buf_V_28_ce0),
    .we0(bias_buf_V_28_we0),
    .d0(bias_buf_V_28_d0),
    .q0(bias_buf_V_28_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_29_address0),
    .ce0(bias_buf_V_29_ce0),
    .we0(bias_buf_V_29_we0),
    .d0(bias_buf_V_29_d0),
    .q0(bias_buf_V_29_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_30_address0),
    .ce0(bias_buf_V_30_ce0),
    .we0(bias_buf_V_30_we0),
    .d0(bias_buf_V_30_d0),
    .q0(bias_buf_V_30_q0)
);

SkyNet_bias_buf_V_0 #(
    .DataWidth( 11 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
bias_buf_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf_V_31_address0),
    .ce0(bias_buf_V_31_ce0),
    .we0(bias_buf_V_31_we0),
    .d0(bias_buf_V_31_d0),
    .q0(bias_buf_V_31_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_0_address0),
    .ce0(weight_buf_1x1_V_0_ce0),
    .we0(weight_buf_1x1_V_0_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_d0),
    .q0(weight_buf_1x1_V_0_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_1_address0),
    .ce0(weight_buf_1x1_V_1_ce0),
    .we0(weight_buf_1x1_V_1_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_d0),
    .q0(weight_buf_1x1_V_1_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_2_address0),
    .ce0(weight_buf_1x1_V_2_ce0),
    .we0(weight_buf_1x1_V_2_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_d0),
    .q0(weight_buf_1x1_V_2_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_3_address0),
    .ce0(weight_buf_1x1_V_3_ce0),
    .we0(weight_buf_1x1_V_3_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_d0),
    .q0(weight_buf_1x1_V_3_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_4_address0),
    .ce0(weight_buf_1x1_V_4_ce0),
    .we0(weight_buf_1x1_V_4_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_d0),
    .q0(weight_buf_1x1_V_4_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_5_address0),
    .ce0(weight_buf_1x1_V_5_ce0),
    .we0(weight_buf_1x1_V_5_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_d0),
    .q0(weight_buf_1x1_V_5_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_6_address0),
    .ce0(weight_buf_1x1_V_6_ce0),
    .we0(weight_buf_1x1_V_6_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_d0),
    .q0(weight_buf_1x1_V_6_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_7_address0),
    .ce0(weight_buf_1x1_V_7_ce0),
    .we0(weight_buf_1x1_V_7_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_d0),
    .q0(weight_buf_1x1_V_7_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_8_address0),
    .ce0(weight_buf_1x1_V_8_ce0),
    .we0(weight_buf_1x1_V_8_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_d0),
    .q0(weight_buf_1x1_V_8_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_9_address0),
    .ce0(weight_buf_1x1_V_9_ce0),
    .we0(weight_buf_1x1_V_9_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_d0),
    .q0(weight_buf_1x1_V_9_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_10_address0),
    .ce0(weight_buf_1x1_V_10_ce0),
    .we0(weight_buf_1x1_V_10_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_d0),
    .q0(weight_buf_1x1_V_10_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_11_address0),
    .ce0(weight_buf_1x1_V_11_ce0),
    .we0(weight_buf_1x1_V_11_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_d0),
    .q0(weight_buf_1x1_V_11_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_12_address0),
    .ce0(weight_buf_1x1_V_12_ce0),
    .we0(weight_buf_1x1_V_12_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_d0),
    .q0(weight_buf_1x1_V_12_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_13_address0),
    .ce0(weight_buf_1x1_V_13_ce0),
    .we0(weight_buf_1x1_V_13_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_d0),
    .q0(weight_buf_1x1_V_13_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_14_address0),
    .ce0(weight_buf_1x1_V_14_ce0),
    .we0(weight_buf_1x1_V_14_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_d0),
    .q0(weight_buf_1x1_V_14_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_15_address0),
    .ce0(weight_buf_1x1_V_15_ce0),
    .we0(weight_buf_1x1_V_15_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_d0),
    .q0(weight_buf_1x1_V_15_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_16_address0),
    .ce0(weight_buf_1x1_V_16_ce0),
    .we0(weight_buf_1x1_V_16_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_d0),
    .q0(weight_buf_1x1_V_16_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_17_address0),
    .ce0(weight_buf_1x1_V_17_ce0),
    .we0(weight_buf_1x1_V_17_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_d0),
    .q0(weight_buf_1x1_V_17_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_18_address0),
    .ce0(weight_buf_1x1_V_18_ce0),
    .we0(weight_buf_1x1_V_18_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_d0),
    .q0(weight_buf_1x1_V_18_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_19_address0),
    .ce0(weight_buf_1x1_V_19_ce0),
    .we0(weight_buf_1x1_V_19_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_d0),
    .q0(weight_buf_1x1_V_19_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_20_address0),
    .ce0(weight_buf_1x1_V_20_ce0),
    .we0(weight_buf_1x1_V_20_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_d0),
    .q0(weight_buf_1x1_V_20_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_21_address0),
    .ce0(weight_buf_1x1_V_21_ce0),
    .we0(weight_buf_1x1_V_21_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_d0),
    .q0(weight_buf_1x1_V_21_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_22_address0),
    .ce0(weight_buf_1x1_V_22_ce0),
    .we0(weight_buf_1x1_V_22_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_d0),
    .q0(weight_buf_1x1_V_22_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_23_address0),
    .ce0(weight_buf_1x1_V_23_ce0),
    .we0(weight_buf_1x1_V_23_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_d0),
    .q0(weight_buf_1x1_V_23_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_24_address0),
    .ce0(weight_buf_1x1_V_24_ce0),
    .we0(weight_buf_1x1_V_24_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_d0),
    .q0(weight_buf_1x1_V_24_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_25_address0),
    .ce0(weight_buf_1x1_V_25_ce0),
    .we0(weight_buf_1x1_V_25_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_d0),
    .q0(weight_buf_1x1_V_25_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_26_address0),
    .ce0(weight_buf_1x1_V_26_ce0),
    .we0(weight_buf_1x1_V_26_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_d0),
    .q0(weight_buf_1x1_V_26_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_27_address0),
    .ce0(weight_buf_1x1_V_27_ce0),
    .we0(weight_buf_1x1_V_27_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_d0),
    .q0(weight_buf_1x1_V_27_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_28_address0),
    .ce0(weight_buf_1x1_V_28_ce0),
    .we0(weight_buf_1x1_V_28_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_d0),
    .q0(weight_buf_1x1_V_28_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_29_address0),
    .ce0(weight_buf_1x1_V_29_ce0),
    .we0(weight_buf_1x1_V_29_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_d0),
    .q0(weight_buf_1x1_V_29_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_30_address0),
    .ce0(weight_buf_1x1_V_30_ce0),
    .we0(weight_buf_1x1_V_30_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_d0),
    .q0(weight_buf_1x1_V_30_q0)
);

SkyNet_weight_bufbml #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
weight_buf_1x1_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf_1x1_V_31_address0),
    .ce0(weight_buf_1x1_V_31_ce0),
    .we0(weight_buf_1x1_V_31_we0),
    .d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_d0),
    .q0(weight_buf_1x1_V_31_q0)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_0_address0),
    .ce0(FM_buf1_V_0_ce0),
    .we0(FM_buf1_V_0_we0),
    .d0(FM_buf1_V_0_d0),
    .q0(FM_buf1_V_0_q0),
    .address1(FM_buf1_V_0_address1),
    .ce1(FM_buf1_V_0_ce1),
    .we1(FM_buf1_V_0_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_0_d1),
    .q1(FM_buf1_V_0_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_1_address0),
    .ce0(FM_buf1_V_1_ce0),
    .we0(FM_buf1_V_1_we0),
    .d0(FM_buf1_V_1_d0),
    .q0(FM_buf1_V_1_q0),
    .address1(FM_buf1_V_1_address1),
    .ce1(FM_buf1_V_1_ce1),
    .we1(FM_buf1_V_1_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_1_d1),
    .q1(FM_buf1_V_1_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_2_address0),
    .ce0(FM_buf1_V_2_ce0),
    .we0(FM_buf1_V_2_we0),
    .d0(FM_buf1_V_2_d0),
    .q0(FM_buf1_V_2_q0),
    .address1(FM_buf1_V_2_address1),
    .ce1(FM_buf1_V_2_ce1),
    .we1(FM_buf1_V_2_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_2_d1),
    .q1(FM_buf1_V_2_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_3_address0),
    .ce0(FM_buf1_V_3_ce0),
    .we0(FM_buf1_V_3_we0),
    .d0(FM_buf1_V_3_d0),
    .q0(FM_buf1_V_3_q0),
    .address1(FM_buf1_V_3_address1),
    .ce1(FM_buf1_V_3_ce1),
    .we1(FM_buf1_V_3_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_3_d1),
    .q1(FM_buf1_V_3_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_4_address0),
    .ce0(FM_buf1_V_4_ce0),
    .we0(FM_buf1_V_4_we0),
    .d0(FM_buf1_V_4_d0),
    .q0(FM_buf1_V_4_q0),
    .address1(FM_buf1_V_4_address1),
    .ce1(FM_buf1_V_4_ce1),
    .we1(FM_buf1_V_4_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_4_d1),
    .q1(FM_buf1_V_4_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_5_address0),
    .ce0(FM_buf1_V_5_ce0),
    .we0(FM_buf1_V_5_we0),
    .d0(FM_buf1_V_5_d0),
    .q0(FM_buf1_V_5_q0),
    .address1(FM_buf1_V_5_address1),
    .ce1(FM_buf1_V_5_ce1),
    .we1(FM_buf1_V_5_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_5_d1),
    .q1(FM_buf1_V_5_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_6_address0),
    .ce0(FM_buf1_V_6_ce0),
    .we0(FM_buf1_V_6_we0),
    .d0(FM_buf1_V_6_d0),
    .q0(FM_buf1_V_6_q0),
    .address1(FM_buf1_V_6_address1),
    .ce1(FM_buf1_V_6_ce1),
    .we1(FM_buf1_V_6_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_6_d1),
    .q1(FM_buf1_V_6_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_7_address0),
    .ce0(FM_buf1_V_7_ce0),
    .we0(FM_buf1_V_7_we0),
    .d0(FM_buf1_V_7_d0),
    .q0(FM_buf1_V_7_q0),
    .address1(FM_buf1_V_7_address1),
    .ce1(FM_buf1_V_7_ce1),
    .we1(FM_buf1_V_7_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_7_d1),
    .q1(FM_buf1_V_7_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_8_address0),
    .ce0(FM_buf1_V_8_ce0),
    .we0(FM_buf1_V_8_we0),
    .d0(FM_buf1_V_8_d0),
    .q0(FM_buf1_V_8_q0),
    .address1(FM_buf1_V_8_address1),
    .ce1(FM_buf1_V_8_ce1),
    .we1(FM_buf1_V_8_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_8_d1),
    .q1(FM_buf1_V_8_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_9_address0),
    .ce0(FM_buf1_V_9_ce0),
    .we0(FM_buf1_V_9_we0),
    .d0(FM_buf1_V_9_d0),
    .q0(FM_buf1_V_9_q0),
    .address1(FM_buf1_V_9_address1),
    .ce1(FM_buf1_V_9_ce1),
    .we1(FM_buf1_V_9_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_9_d1),
    .q1(FM_buf1_V_9_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_10_address0),
    .ce0(FM_buf1_V_10_ce0),
    .we0(FM_buf1_V_10_we0),
    .d0(FM_buf1_V_10_d0),
    .q0(FM_buf1_V_10_q0),
    .address1(FM_buf1_V_10_address1),
    .ce1(FM_buf1_V_10_ce1),
    .we1(FM_buf1_V_10_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_10_d1),
    .q1(FM_buf1_V_10_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_11_address0),
    .ce0(FM_buf1_V_11_ce0),
    .we0(FM_buf1_V_11_we0),
    .d0(FM_buf1_V_11_d0),
    .q0(FM_buf1_V_11_q0),
    .address1(FM_buf1_V_11_address1),
    .ce1(FM_buf1_V_11_ce1),
    .we1(FM_buf1_V_11_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_11_d1),
    .q1(FM_buf1_V_11_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_12_address0),
    .ce0(FM_buf1_V_12_ce0),
    .we0(FM_buf1_V_12_we0),
    .d0(FM_buf1_V_12_d0),
    .q0(FM_buf1_V_12_q0),
    .address1(FM_buf1_V_12_address1),
    .ce1(FM_buf1_V_12_ce1),
    .we1(FM_buf1_V_12_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_12_d1),
    .q1(FM_buf1_V_12_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_13_address0),
    .ce0(FM_buf1_V_13_ce0),
    .we0(FM_buf1_V_13_we0),
    .d0(FM_buf1_V_13_d0),
    .q0(FM_buf1_V_13_q0),
    .address1(FM_buf1_V_13_address1),
    .ce1(FM_buf1_V_13_ce1),
    .we1(FM_buf1_V_13_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_13_d1),
    .q1(FM_buf1_V_13_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_14_address0),
    .ce0(FM_buf1_V_14_ce0),
    .we0(FM_buf1_V_14_we0),
    .d0(FM_buf1_V_14_d0),
    .q0(FM_buf1_V_14_q0),
    .address1(FM_buf1_V_14_address1),
    .ce1(FM_buf1_V_14_ce1),
    .we1(FM_buf1_V_14_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_14_d1),
    .q1(FM_buf1_V_14_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_15_address0),
    .ce0(FM_buf1_V_15_ce0),
    .we0(FM_buf1_V_15_we0),
    .d0(FM_buf1_V_15_d0),
    .q0(FM_buf1_V_15_q0),
    .address1(FM_buf1_V_15_address1),
    .ce1(FM_buf1_V_15_ce1),
    .we1(FM_buf1_V_15_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_15_d1),
    .q1(FM_buf1_V_15_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_16_address0),
    .ce0(FM_buf1_V_16_ce0),
    .we0(FM_buf1_V_16_we0),
    .d0(FM_buf1_V_16_d0),
    .q0(FM_buf1_V_16_q0),
    .address1(FM_buf1_V_16_address1),
    .ce1(FM_buf1_V_16_ce1),
    .we1(FM_buf1_V_16_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_16_d1),
    .q1(FM_buf1_V_16_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_17_address0),
    .ce0(FM_buf1_V_17_ce0),
    .we0(FM_buf1_V_17_we0),
    .d0(FM_buf1_V_17_d0),
    .q0(FM_buf1_V_17_q0),
    .address1(FM_buf1_V_17_address1),
    .ce1(FM_buf1_V_17_ce1),
    .we1(FM_buf1_V_17_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_17_d1),
    .q1(FM_buf1_V_17_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_18_address0),
    .ce0(FM_buf1_V_18_ce0),
    .we0(FM_buf1_V_18_we0),
    .d0(FM_buf1_V_18_d0),
    .q0(FM_buf1_V_18_q0),
    .address1(FM_buf1_V_18_address1),
    .ce1(FM_buf1_V_18_ce1),
    .we1(FM_buf1_V_18_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_18_d1),
    .q1(FM_buf1_V_18_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_19_address0),
    .ce0(FM_buf1_V_19_ce0),
    .we0(FM_buf1_V_19_we0),
    .d0(FM_buf1_V_19_d0),
    .q0(FM_buf1_V_19_q0),
    .address1(FM_buf1_V_19_address1),
    .ce1(FM_buf1_V_19_ce1),
    .we1(FM_buf1_V_19_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_19_d1),
    .q1(FM_buf1_V_19_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_20_address0),
    .ce0(FM_buf1_V_20_ce0),
    .we0(FM_buf1_V_20_we0),
    .d0(FM_buf1_V_20_d0),
    .q0(FM_buf1_V_20_q0),
    .address1(FM_buf1_V_20_address1),
    .ce1(FM_buf1_V_20_ce1),
    .we1(FM_buf1_V_20_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_20_d1),
    .q1(FM_buf1_V_20_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_21_address0),
    .ce0(FM_buf1_V_21_ce0),
    .we0(FM_buf1_V_21_we0),
    .d0(FM_buf1_V_21_d0),
    .q0(FM_buf1_V_21_q0),
    .address1(FM_buf1_V_21_address1),
    .ce1(FM_buf1_V_21_ce1),
    .we1(FM_buf1_V_21_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_21_d1),
    .q1(FM_buf1_V_21_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_22_address0),
    .ce0(FM_buf1_V_22_ce0),
    .we0(FM_buf1_V_22_we0),
    .d0(FM_buf1_V_22_d0),
    .q0(FM_buf1_V_22_q0),
    .address1(FM_buf1_V_22_address1),
    .ce1(FM_buf1_V_22_ce1),
    .we1(FM_buf1_V_22_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_22_d1),
    .q1(FM_buf1_V_22_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_23_address0),
    .ce0(FM_buf1_V_23_ce0),
    .we0(FM_buf1_V_23_we0),
    .d0(FM_buf1_V_23_d0),
    .q0(FM_buf1_V_23_q0),
    .address1(FM_buf1_V_23_address1),
    .ce1(FM_buf1_V_23_ce1),
    .we1(FM_buf1_V_23_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_23_d1),
    .q1(FM_buf1_V_23_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_24_address0),
    .ce0(FM_buf1_V_24_ce0),
    .we0(FM_buf1_V_24_we0),
    .d0(FM_buf1_V_24_d0),
    .q0(FM_buf1_V_24_q0),
    .address1(FM_buf1_V_24_address1),
    .ce1(FM_buf1_V_24_ce1),
    .we1(FM_buf1_V_24_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_24_d1),
    .q1(FM_buf1_V_24_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_25_address0),
    .ce0(FM_buf1_V_25_ce0),
    .we0(FM_buf1_V_25_we0),
    .d0(FM_buf1_V_25_d0),
    .q0(FM_buf1_V_25_q0),
    .address1(FM_buf1_V_25_address1),
    .ce1(FM_buf1_V_25_ce1),
    .we1(FM_buf1_V_25_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_25_d1),
    .q1(FM_buf1_V_25_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_26_address0),
    .ce0(FM_buf1_V_26_ce0),
    .we0(FM_buf1_V_26_we0),
    .d0(FM_buf1_V_26_d0),
    .q0(FM_buf1_V_26_q0),
    .address1(FM_buf1_V_26_address1),
    .ce1(FM_buf1_V_26_ce1),
    .we1(FM_buf1_V_26_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_26_d1),
    .q1(FM_buf1_V_26_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_27_address0),
    .ce0(FM_buf1_V_27_ce0),
    .we0(FM_buf1_V_27_we0),
    .d0(FM_buf1_V_27_d0),
    .q0(FM_buf1_V_27_q0),
    .address1(FM_buf1_V_27_address1),
    .ce1(FM_buf1_V_27_ce1),
    .we1(FM_buf1_V_27_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_27_d1),
    .q1(FM_buf1_V_27_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_28_address0),
    .ce0(FM_buf1_V_28_ce0),
    .we0(FM_buf1_V_28_we0),
    .d0(FM_buf1_V_28_d0),
    .q0(FM_buf1_V_28_q0),
    .address1(FM_buf1_V_28_address1),
    .ce1(FM_buf1_V_28_ce1),
    .we1(FM_buf1_V_28_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_28_d1),
    .q1(FM_buf1_V_28_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_29_address0),
    .ce0(FM_buf1_V_29_ce0),
    .we0(FM_buf1_V_29_we0),
    .d0(FM_buf1_V_29_d0),
    .q0(FM_buf1_V_29_q0),
    .address1(FM_buf1_V_29_address1),
    .ce1(FM_buf1_V_29_ce1),
    .we1(FM_buf1_V_29_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_29_d1),
    .q1(FM_buf1_V_29_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_30_address0),
    .ce0(FM_buf1_V_30_ce0),
    .we0(FM_buf1_V_30_we0),
    .d0(FM_buf1_V_30_d0),
    .q0(FM_buf1_V_30_q0),
    .address1(FM_buf1_V_30_address1),
    .ce1(FM_buf1_V_30_ce1),
    .we1(FM_buf1_V_30_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_30_d1),
    .q1(FM_buf1_V_30_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf1_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf1_V_31_address0),
    .ce0(FM_buf1_V_31_ce0),
    .we0(FM_buf1_V_31_we0),
    .d0(FM_buf1_V_31_d0),
    .q0(FM_buf1_V_31_q0),
    .address1(FM_buf1_V_31_address1),
    .ce1(FM_buf1_V_31_ce1),
    .we1(FM_buf1_V_31_we1),
    .d1(grp_local_buf_copy_fu_3759_FM_buf1_V_31_d1),
    .q1(FM_buf1_V_31_q1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_0_address0),
    .ce0(FM_buf2_V_0_ce0),
    .we0(FM_buf2_V_0_we0),
    .d0(FM_buf2_V_0_d0),
    .q0(FM_buf2_V_0_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address1),
    .ce1(FM_buf2_V_0_ce1),
    .we1(FM_buf2_V_0_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_1_address0),
    .ce0(FM_buf2_V_1_ce0),
    .we0(FM_buf2_V_1_we0),
    .d0(FM_buf2_V_1_d0),
    .q0(FM_buf2_V_1_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address1),
    .ce1(FM_buf2_V_1_ce1),
    .we1(FM_buf2_V_1_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_2_address0),
    .ce0(FM_buf2_V_2_ce0),
    .we0(FM_buf2_V_2_we0),
    .d0(FM_buf2_V_2_d0),
    .q0(FM_buf2_V_2_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address1),
    .ce1(FM_buf2_V_2_ce1),
    .we1(FM_buf2_V_2_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_3_address0),
    .ce0(FM_buf2_V_3_ce0),
    .we0(FM_buf2_V_3_we0),
    .d0(FM_buf2_V_3_d0),
    .q0(FM_buf2_V_3_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address1),
    .ce1(FM_buf2_V_3_ce1),
    .we1(FM_buf2_V_3_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_4_address0),
    .ce0(FM_buf2_V_4_ce0),
    .we0(FM_buf2_V_4_we0),
    .d0(FM_buf2_V_4_d0),
    .q0(FM_buf2_V_4_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address1),
    .ce1(FM_buf2_V_4_ce1),
    .we1(FM_buf2_V_4_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_5_address0),
    .ce0(FM_buf2_V_5_ce0),
    .we0(FM_buf2_V_5_we0),
    .d0(FM_buf2_V_5_d0),
    .q0(FM_buf2_V_5_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address1),
    .ce1(FM_buf2_V_5_ce1),
    .we1(FM_buf2_V_5_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_6_address0),
    .ce0(FM_buf2_V_6_ce0),
    .we0(FM_buf2_V_6_we0),
    .d0(FM_buf2_V_6_d0),
    .q0(FM_buf2_V_6_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address1),
    .ce1(FM_buf2_V_6_ce1),
    .we1(FM_buf2_V_6_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_7_address0),
    .ce0(FM_buf2_V_7_ce0),
    .we0(FM_buf2_V_7_we0),
    .d0(FM_buf2_V_7_d0),
    .q0(FM_buf2_V_7_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address1),
    .ce1(FM_buf2_V_7_ce1),
    .we1(FM_buf2_V_7_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_8_address0),
    .ce0(FM_buf2_V_8_ce0),
    .we0(FM_buf2_V_8_we0),
    .d0(FM_buf2_V_8_d0),
    .q0(FM_buf2_V_8_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address1),
    .ce1(FM_buf2_V_8_ce1),
    .we1(FM_buf2_V_8_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_9_address0),
    .ce0(FM_buf2_V_9_ce0),
    .we0(FM_buf2_V_9_we0),
    .d0(FM_buf2_V_9_d0),
    .q0(FM_buf2_V_9_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address1),
    .ce1(FM_buf2_V_9_ce1),
    .we1(FM_buf2_V_9_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_10_address0),
    .ce0(FM_buf2_V_10_ce0),
    .we0(FM_buf2_V_10_we0),
    .d0(FM_buf2_V_10_d0),
    .q0(FM_buf2_V_10_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address1),
    .ce1(FM_buf2_V_10_ce1),
    .we1(FM_buf2_V_10_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_11_address0),
    .ce0(FM_buf2_V_11_ce0),
    .we0(FM_buf2_V_11_we0),
    .d0(FM_buf2_V_11_d0),
    .q0(FM_buf2_V_11_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address1),
    .ce1(FM_buf2_V_11_ce1),
    .we1(FM_buf2_V_11_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_12_address0),
    .ce0(FM_buf2_V_12_ce0),
    .we0(FM_buf2_V_12_we0),
    .d0(FM_buf2_V_12_d0),
    .q0(FM_buf2_V_12_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address1),
    .ce1(FM_buf2_V_12_ce1),
    .we1(FM_buf2_V_12_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_13_address0),
    .ce0(FM_buf2_V_13_ce0),
    .we0(FM_buf2_V_13_we0),
    .d0(FM_buf2_V_13_d0),
    .q0(FM_buf2_V_13_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address1),
    .ce1(FM_buf2_V_13_ce1),
    .we1(FM_buf2_V_13_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_14_address0),
    .ce0(FM_buf2_V_14_ce0),
    .we0(FM_buf2_V_14_we0),
    .d0(FM_buf2_V_14_d0),
    .q0(FM_buf2_V_14_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address1),
    .ce1(FM_buf2_V_14_ce1),
    .we1(FM_buf2_V_14_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_15_address0),
    .ce0(FM_buf2_V_15_ce0),
    .we0(FM_buf2_V_15_we0),
    .d0(FM_buf2_V_15_d0),
    .q0(FM_buf2_V_15_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address1),
    .ce1(FM_buf2_V_15_ce1),
    .we1(FM_buf2_V_15_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_16_address0),
    .ce0(FM_buf2_V_16_ce0),
    .we0(FM_buf2_V_16_we0),
    .d0(FM_buf2_V_16_d0),
    .q0(FM_buf2_V_16_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address1),
    .ce1(FM_buf2_V_16_ce1),
    .we1(FM_buf2_V_16_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_17_address0),
    .ce0(FM_buf2_V_17_ce0),
    .we0(FM_buf2_V_17_we0),
    .d0(FM_buf2_V_17_d0),
    .q0(FM_buf2_V_17_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address1),
    .ce1(FM_buf2_V_17_ce1),
    .we1(FM_buf2_V_17_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_18_address0),
    .ce0(FM_buf2_V_18_ce0),
    .we0(FM_buf2_V_18_we0),
    .d0(FM_buf2_V_18_d0),
    .q0(FM_buf2_V_18_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address1),
    .ce1(FM_buf2_V_18_ce1),
    .we1(FM_buf2_V_18_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_19_address0),
    .ce0(FM_buf2_V_19_ce0),
    .we0(FM_buf2_V_19_we0),
    .d0(FM_buf2_V_19_d0),
    .q0(FM_buf2_V_19_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address1),
    .ce1(FM_buf2_V_19_ce1),
    .we1(FM_buf2_V_19_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_20_address0),
    .ce0(FM_buf2_V_20_ce0),
    .we0(FM_buf2_V_20_we0),
    .d0(FM_buf2_V_20_d0),
    .q0(FM_buf2_V_20_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address1),
    .ce1(FM_buf2_V_20_ce1),
    .we1(FM_buf2_V_20_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_21_address0),
    .ce0(FM_buf2_V_21_ce0),
    .we0(FM_buf2_V_21_we0),
    .d0(FM_buf2_V_21_d0),
    .q0(FM_buf2_V_21_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address1),
    .ce1(FM_buf2_V_21_ce1),
    .we1(FM_buf2_V_21_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_22_address0),
    .ce0(FM_buf2_V_22_ce0),
    .we0(FM_buf2_V_22_we0),
    .d0(FM_buf2_V_22_d0),
    .q0(FM_buf2_V_22_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address1),
    .ce1(FM_buf2_V_22_ce1),
    .we1(FM_buf2_V_22_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_23_address0),
    .ce0(FM_buf2_V_23_ce0),
    .we0(FM_buf2_V_23_we0),
    .d0(FM_buf2_V_23_d0),
    .q0(FM_buf2_V_23_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address1),
    .ce1(FM_buf2_V_23_ce1),
    .we1(FM_buf2_V_23_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_24_address0),
    .ce0(FM_buf2_V_24_ce0),
    .we0(FM_buf2_V_24_we0),
    .d0(FM_buf2_V_24_d0),
    .q0(FM_buf2_V_24_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address1),
    .ce1(FM_buf2_V_24_ce1),
    .we1(FM_buf2_V_24_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_25_address0),
    .ce0(FM_buf2_V_25_ce0),
    .we0(FM_buf2_V_25_we0),
    .d0(FM_buf2_V_25_d0),
    .q0(FM_buf2_V_25_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address1),
    .ce1(FM_buf2_V_25_ce1),
    .we1(FM_buf2_V_25_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_26_address0),
    .ce0(FM_buf2_V_26_ce0),
    .we0(FM_buf2_V_26_we0),
    .d0(FM_buf2_V_26_d0),
    .q0(FM_buf2_V_26_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address1),
    .ce1(FM_buf2_V_26_ce1),
    .we1(FM_buf2_V_26_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_27_address0),
    .ce0(FM_buf2_V_27_ce0),
    .we0(FM_buf2_V_27_we0),
    .d0(FM_buf2_V_27_d0),
    .q0(FM_buf2_V_27_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address1),
    .ce1(FM_buf2_V_27_ce1),
    .we1(FM_buf2_V_27_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_28_address0),
    .ce0(FM_buf2_V_28_ce0),
    .we0(FM_buf2_V_28_we0),
    .d0(FM_buf2_V_28_d0),
    .q0(FM_buf2_V_28_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address1),
    .ce1(FM_buf2_V_28_ce1),
    .we1(FM_buf2_V_28_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_29_address0),
    .ce0(FM_buf2_V_29_ce0),
    .we0(FM_buf2_V_29_we0),
    .d0(FM_buf2_V_29_d0),
    .q0(FM_buf2_V_29_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address1),
    .ce1(FM_buf2_V_29_ce1),
    .we1(FM_buf2_V_29_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_30_address0),
    .ce0(FM_buf2_V_30_ce0),
    .we0(FM_buf2_V_30_we0),
    .d0(FM_buf2_V_30_d0),
    .q0(FM_buf2_V_30_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address1),
    .ce1(FM_buf2_V_30_ce1),
    .we1(FM_buf2_V_30_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d1)
);

SkyNet_FM_buf2_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf2_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf2_V_31_address0),
    .ce0(FM_buf2_V_31_ce0),
    .we0(FM_buf2_V_31_we0),
    .d0(FM_buf2_V_31_d0),
    .q0(FM_buf2_V_31_q0),
    .address1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address1),
    .ce1(FM_buf2_V_31_ce1),
    .we1(FM_buf2_V_31_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_0_address0),
    .ce0(FM_buf3_V_0_ce0),
    .we0(FM_buf3_V_0_we0),
    .d0(FM_buf3_V_0_d0),
    .q0(FM_buf3_V_0_q0),
    .address1(FM_buf3_V_0_address1),
    .ce1(FM_buf3_V_0_ce1),
    .we1(FM_buf3_V_0_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d1),
    .q1(FM_buf3_V_0_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_1_address0),
    .ce0(FM_buf3_V_1_ce0),
    .we0(FM_buf3_V_1_we0),
    .d0(FM_buf3_V_1_d0),
    .q0(FM_buf3_V_1_q0),
    .address1(FM_buf3_V_1_address1),
    .ce1(FM_buf3_V_1_ce1),
    .we1(FM_buf3_V_1_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d1),
    .q1(FM_buf3_V_1_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_2_address0),
    .ce0(FM_buf3_V_2_ce0),
    .we0(FM_buf3_V_2_we0),
    .d0(FM_buf3_V_2_d0),
    .q0(FM_buf3_V_2_q0),
    .address1(FM_buf3_V_2_address1),
    .ce1(FM_buf3_V_2_ce1),
    .we1(FM_buf3_V_2_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d1),
    .q1(FM_buf3_V_2_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_3_address0),
    .ce0(FM_buf3_V_3_ce0),
    .we0(FM_buf3_V_3_we0),
    .d0(FM_buf3_V_3_d0),
    .q0(FM_buf3_V_3_q0),
    .address1(FM_buf3_V_3_address1),
    .ce1(FM_buf3_V_3_ce1),
    .we1(FM_buf3_V_3_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d1),
    .q1(FM_buf3_V_3_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_4_address0),
    .ce0(FM_buf3_V_4_ce0),
    .we0(FM_buf3_V_4_we0),
    .d0(FM_buf3_V_4_d0),
    .q0(FM_buf3_V_4_q0),
    .address1(FM_buf3_V_4_address1),
    .ce1(FM_buf3_V_4_ce1),
    .we1(FM_buf3_V_4_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d1),
    .q1(FM_buf3_V_4_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_5_address0),
    .ce0(FM_buf3_V_5_ce0),
    .we0(FM_buf3_V_5_we0),
    .d0(FM_buf3_V_5_d0),
    .q0(FM_buf3_V_5_q0),
    .address1(FM_buf3_V_5_address1),
    .ce1(FM_buf3_V_5_ce1),
    .we1(FM_buf3_V_5_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d1),
    .q1(FM_buf3_V_5_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_6_address0),
    .ce0(FM_buf3_V_6_ce0),
    .we0(FM_buf3_V_6_we0),
    .d0(FM_buf3_V_6_d0),
    .q0(FM_buf3_V_6_q0),
    .address1(FM_buf3_V_6_address1),
    .ce1(FM_buf3_V_6_ce1),
    .we1(FM_buf3_V_6_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d1),
    .q1(FM_buf3_V_6_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_7_address0),
    .ce0(FM_buf3_V_7_ce0),
    .we0(FM_buf3_V_7_we0),
    .d0(FM_buf3_V_7_d0),
    .q0(FM_buf3_V_7_q0),
    .address1(FM_buf3_V_7_address1),
    .ce1(FM_buf3_V_7_ce1),
    .we1(FM_buf3_V_7_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d1),
    .q1(FM_buf3_V_7_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_8_address0),
    .ce0(FM_buf3_V_8_ce0),
    .we0(FM_buf3_V_8_we0),
    .d0(FM_buf3_V_8_d0),
    .q0(FM_buf3_V_8_q0),
    .address1(FM_buf3_V_8_address1),
    .ce1(FM_buf3_V_8_ce1),
    .we1(FM_buf3_V_8_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d1),
    .q1(FM_buf3_V_8_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_9_address0),
    .ce0(FM_buf3_V_9_ce0),
    .we0(FM_buf3_V_9_we0),
    .d0(FM_buf3_V_9_d0),
    .q0(FM_buf3_V_9_q0),
    .address1(FM_buf3_V_9_address1),
    .ce1(FM_buf3_V_9_ce1),
    .we1(FM_buf3_V_9_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d1),
    .q1(FM_buf3_V_9_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_10_address0),
    .ce0(FM_buf3_V_10_ce0),
    .we0(FM_buf3_V_10_we0),
    .d0(FM_buf3_V_10_d0),
    .q0(FM_buf3_V_10_q0),
    .address1(FM_buf3_V_10_address1),
    .ce1(FM_buf3_V_10_ce1),
    .we1(FM_buf3_V_10_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d1),
    .q1(FM_buf3_V_10_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_11_address0),
    .ce0(FM_buf3_V_11_ce0),
    .we0(FM_buf3_V_11_we0),
    .d0(FM_buf3_V_11_d0),
    .q0(FM_buf3_V_11_q0),
    .address1(FM_buf3_V_11_address1),
    .ce1(FM_buf3_V_11_ce1),
    .we1(FM_buf3_V_11_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d1),
    .q1(FM_buf3_V_11_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_12_address0),
    .ce0(FM_buf3_V_12_ce0),
    .we0(FM_buf3_V_12_we0),
    .d0(FM_buf3_V_12_d0),
    .q0(FM_buf3_V_12_q0),
    .address1(FM_buf3_V_12_address1),
    .ce1(FM_buf3_V_12_ce1),
    .we1(FM_buf3_V_12_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d1),
    .q1(FM_buf3_V_12_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_13_address0),
    .ce0(FM_buf3_V_13_ce0),
    .we0(FM_buf3_V_13_we0),
    .d0(FM_buf3_V_13_d0),
    .q0(FM_buf3_V_13_q0),
    .address1(FM_buf3_V_13_address1),
    .ce1(FM_buf3_V_13_ce1),
    .we1(FM_buf3_V_13_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d1),
    .q1(FM_buf3_V_13_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_14_address0),
    .ce0(FM_buf3_V_14_ce0),
    .we0(FM_buf3_V_14_we0),
    .d0(FM_buf3_V_14_d0),
    .q0(FM_buf3_V_14_q0),
    .address1(FM_buf3_V_14_address1),
    .ce1(FM_buf3_V_14_ce1),
    .we1(FM_buf3_V_14_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d1),
    .q1(FM_buf3_V_14_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_15_address0),
    .ce0(FM_buf3_V_15_ce0),
    .we0(FM_buf3_V_15_we0),
    .d0(FM_buf3_V_15_d0),
    .q0(FM_buf3_V_15_q0),
    .address1(FM_buf3_V_15_address1),
    .ce1(FM_buf3_V_15_ce1),
    .we1(FM_buf3_V_15_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d1),
    .q1(FM_buf3_V_15_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_16_address0),
    .ce0(FM_buf3_V_16_ce0),
    .we0(FM_buf3_V_16_we0),
    .d0(FM_buf3_V_16_d0),
    .q0(FM_buf3_V_16_q0),
    .address1(FM_buf3_V_16_address1),
    .ce1(FM_buf3_V_16_ce1),
    .we1(FM_buf3_V_16_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d1),
    .q1(FM_buf3_V_16_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_17_address0),
    .ce0(FM_buf3_V_17_ce0),
    .we0(FM_buf3_V_17_we0),
    .d0(FM_buf3_V_17_d0),
    .q0(FM_buf3_V_17_q0),
    .address1(FM_buf3_V_17_address1),
    .ce1(FM_buf3_V_17_ce1),
    .we1(FM_buf3_V_17_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d1),
    .q1(FM_buf3_V_17_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_18_address0),
    .ce0(FM_buf3_V_18_ce0),
    .we0(FM_buf3_V_18_we0),
    .d0(FM_buf3_V_18_d0),
    .q0(FM_buf3_V_18_q0),
    .address1(FM_buf3_V_18_address1),
    .ce1(FM_buf3_V_18_ce1),
    .we1(FM_buf3_V_18_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d1),
    .q1(FM_buf3_V_18_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_19_address0),
    .ce0(FM_buf3_V_19_ce0),
    .we0(FM_buf3_V_19_we0),
    .d0(FM_buf3_V_19_d0),
    .q0(FM_buf3_V_19_q0),
    .address1(FM_buf3_V_19_address1),
    .ce1(FM_buf3_V_19_ce1),
    .we1(FM_buf3_V_19_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d1),
    .q1(FM_buf3_V_19_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_20_address0),
    .ce0(FM_buf3_V_20_ce0),
    .we0(FM_buf3_V_20_we0),
    .d0(FM_buf3_V_20_d0),
    .q0(FM_buf3_V_20_q0),
    .address1(FM_buf3_V_20_address1),
    .ce1(FM_buf3_V_20_ce1),
    .we1(FM_buf3_V_20_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d1),
    .q1(FM_buf3_V_20_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_21_address0),
    .ce0(FM_buf3_V_21_ce0),
    .we0(FM_buf3_V_21_we0),
    .d0(FM_buf3_V_21_d0),
    .q0(FM_buf3_V_21_q0),
    .address1(FM_buf3_V_21_address1),
    .ce1(FM_buf3_V_21_ce1),
    .we1(FM_buf3_V_21_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d1),
    .q1(FM_buf3_V_21_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_22_address0),
    .ce0(FM_buf3_V_22_ce0),
    .we0(FM_buf3_V_22_we0),
    .d0(FM_buf3_V_22_d0),
    .q0(FM_buf3_V_22_q0),
    .address1(FM_buf3_V_22_address1),
    .ce1(FM_buf3_V_22_ce1),
    .we1(FM_buf3_V_22_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d1),
    .q1(FM_buf3_V_22_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_23_address0),
    .ce0(FM_buf3_V_23_ce0),
    .we0(FM_buf3_V_23_we0),
    .d0(FM_buf3_V_23_d0),
    .q0(FM_buf3_V_23_q0),
    .address1(FM_buf3_V_23_address1),
    .ce1(FM_buf3_V_23_ce1),
    .we1(FM_buf3_V_23_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d1),
    .q1(FM_buf3_V_23_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_24_address0),
    .ce0(FM_buf3_V_24_ce0),
    .we0(FM_buf3_V_24_we0),
    .d0(FM_buf3_V_24_d0),
    .q0(FM_buf3_V_24_q0),
    .address1(FM_buf3_V_24_address1),
    .ce1(FM_buf3_V_24_ce1),
    .we1(FM_buf3_V_24_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d1),
    .q1(FM_buf3_V_24_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_25_address0),
    .ce0(FM_buf3_V_25_ce0),
    .we0(FM_buf3_V_25_we0),
    .d0(FM_buf3_V_25_d0),
    .q0(FM_buf3_V_25_q0),
    .address1(FM_buf3_V_25_address1),
    .ce1(FM_buf3_V_25_ce1),
    .we1(FM_buf3_V_25_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d1),
    .q1(FM_buf3_V_25_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_26_address0),
    .ce0(FM_buf3_V_26_ce0),
    .we0(FM_buf3_V_26_we0),
    .d0(FM_buf3_V_26_d0),
    .q0(FM_buf3_V_26_q0),
    .address1(FM_buf3_V_26_address1),
    .ce1(FM_buf3_V_26_ce1),
    .we1(FM_buf3_V_26_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d1),
    .q1(FM_buf3_V_26_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_27_address0),
    .ce0(FM_buf3_V_27_ce0),
    .we0(FM_buf3_V_27_we0),
    .d0(FM_buf3_V_27_d0),
    .q0(FM_buf3_V_27_q0),
    .address1(FM_buf3_V_27_address1),
    .ce1(FM_buf3_V_27_ce1),
    .we1(FM_buf3_V_27_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d1),
    .q1(FM_buf3_V_27_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_28_address0),
    .ce0(FM_buf3_V_28_ce0),
    .we0(FM_buf3_V_28_we0),
    .d0(FM_buf3_V_28_d0),
    .q0(FM_buf3_V_28_q0),
    .address1(FM_buf3_V_28_address1),
    .ce1(FM_buf3_V_28_ce1),
    .we1(FM_buf3_V_28_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d1),
    .q1(FM_buf3_V_28_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_29_address0),
    .ce0(FM_buf3_V_29_ce0),
    .we0(FM_buf3_V_29_we0),
    .d0(FM_buf3_V_29_d0),
    .q0(FM_buf3_V_29_q0),
    .address1(FM_buf3_V_29_address1),
    .ce1(FM_buf3_V_29_ce1),
    .we1(FM_buf3_V_29_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d1),
    .q1(FM_buf3_V_29_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_30_address0),
    .ce0(FM_buf3_V_30_ce0),
    .we0(FM_buf3_V_30_we0),
    .d0(FM_buf3_V_30_d0),
    .q0(FM_buf3_V_30_q0),
    .address1(FM_buf3_V_30_address1),
    .ce1(FM_buf3_V_30_ce1),
    .we1(FM_buf3_V_30_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d1),
    .q1(FM_buf3_V_30_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf3_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf3_V_31_address0),
    .ce0(FM_buf3_V_31_ce0),
    .we0(FM_buf3_V_31_we0),
    .d0(FM_buf3_V_31_d0),
    .q0(FM_buf3_V_31_q0),
    .address1(FM_buf3_V_31_address1),
    .ce1(FM_buf3_V_31_ce1),
    .we1(FM_buf3_V_31_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d1),
    .q1(FM_buf3_V_31_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_0_address0),
    .ce0(FM_buf_acc_V_0_ce0),
    .we0(FM_buf_acc_V_0_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_0_V_d0),
    .q0(FM_buf_acc_V_0_q0),
    .address1(FM_buf_acc_V_0_address1),
    .ce1(FM_buf_acc_V_0_ce1),
    .we1(FM_buf_acc_V_0_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_0_V_d1),
    .q1(FM_buf_acc_V_0_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_1_address0),
    .ce0(FM_buf_acc_V_1_ce0),
    .we0(FM_buf_acc_V_1_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_1_V_d0),
    .q0(FM_buf_acc_V_1_q0),
    .address1(FM_buf_acc_V_1_address1),
    .ce1(FM_buf_acc_V_1_ce1),
    .we1(FM_buf_acc_V_1_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_1_V_d1),
    .q1(FM_buf_acc_V_1_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_2_address0),
    .ce0(FM_buf_acc_V_2_ce0),
    .we0(FM_buf_acc_V_2_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_2_V_d0),
    .q0(FM_buf_acc_V_2_q0),
    .address1(FM_buf_acc_V_2_address1),
    .ce1(FM_buf_acc_V_2_ce1),
    .we1(FM_buf_acc_V_2_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_2_V_d1),
    .q1(FM_buf_acc_V_2_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_3_address0),
    .ce0(FM_buf_acc_V_3_ce0),
    .we0(FM_buf_acc_V_3_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_3_V_d0),
    .q0(FM_buf_acc_V_3_q0),
    .address1(FM_buf_acc_V_3_address1),
    .ce1(FM_buf_acc_V_3_ce1),
    .we1(FM_buf_acc_V_3_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_3_V_d1),
    .q1(FM_buf_acc_V_3_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_4_address0),
    .ce0(FM_buf_acc_V_4_ce0),
    .we0(FM_buf_acc_V_4_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_4_V_d0),
    .q0(FM_buf_acc_V_4_q0),
    .address1(FM_buf_acc_V_4_address1),
    .ce1(FM_buf_acc_V_4_ce1),
    .we1(FM_buf_acc_V_4_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_4_V_d1),
    .q1(FM_buf_acc_V_4_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_5_address0),
    .ce0(FM_buf_acc_V_5_ce0),
    .we0(FM_buf_acc_V_5_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_5_V_d0),
    .q0(FM_buf_acc_V_5_q0),
    .address1(FM_buf_acc_V_5_address1),
    .ce1(FM_buf_acc_V_5_ce1),
    .we1(FM_buf_acc_V_5_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_5_V_d1),
    .q1(FM_buf_acc_V_5_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_6_address0),
    .ce0(FM_buf_acc_V_6_ce0),
    .we0(FM_buf_acc_V_6_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_6_V_d0),
    .q0(FM_buf_acc_V_6_q0),
    .address1(FM_buf_acc_V_6_address1),
    .ce1(FM_buf_acc_V_6_ce1),
    .we1(FM_buf_acc_V_6_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_6_V_d1),
    .q1(FM_buf_acc_V_6_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_7_address0),
    .ce0(FM_buf_acc_V_7_ce0),
    .we0(FM_buf_acc_V_7_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_7_V_d0),
    .q0(FM_buf_acc_V_7_q0),
    .address1(FM_buf_acc_V_7_address1),
    .ce1(FM_buf_acc_V_7_ce1),
    .we1(FM_buf_acc_V_7_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_7_V_d1),
    .q1(FM_buf_acc_V_7_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_8_address0),
    .ce0(FM_buf_acc_V_8_ce0),
    .we0(FM_buf_acc_V_8_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_8_V_d0),
    .q0(FM_buf_acc_V_8_q0),
    .address1(FM_buf_acc_V_8_address1),
    .ce1(FM_buf_acc_V_8_ce1),
    .we1(FM_buf_acc_V_8_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_8_V_d1),
    .q1(FM_buf_acc_V_8_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_9_address0),
    .ce0(FM_buf_acc_V_9_ce0),
    .we0(FM_buf_acc_V_9_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_9_V_d0),
    .q0(FM_buf_acc_V_9_q0),
    .address1(FM_buf_acc_V_9_address1),
    .ce1(FM_buf_acc_V_9_ce1),
    .we1(FM_buf_acc_V_9_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_9_V_d1),
    .q1(FM_buf_acc_V_9_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_10_address0),
    .ce0(FM_buf_acc_V_10_ce0),
    .we0(FM_buf_acc_V_10_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_10_V_d0),
    .q0(FM_buf_acc_V_10_q0),
    .address1(FM_buf_acc_V_10_address1),
    .ce1(FM_buf_acc_V_10_ce1),
    .we1(FM_buf_acc_V_10_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_10_V_d1),
    .q1(FM_buf_acc_V_10_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_11_address0),
    .ce0(FM_buf_acc_V_11_ce0),
    .we0(FM_buf_acc_V_11_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_11_V_d0),
    .q0(FM_buf_acc_V_11_q0),
    .address1(FM_buf_acc_V_11_address1),
    .ce1(FM_buf_acc_V_11_ce1),
    .we1(FM_buf_acc_V_11_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_11_V_d1),
    .q1(FM_buf_acc_V_11_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_12_address0),
    .ce0(FM_buf_acc_V_12_ce0),
    .we0(FM_buf_acc_V_12_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_12_V_d0),
    .q0(FM_buf_acc_V_12_q0),
    .address1(FM_buf_acc_V_12_address1),
    .ce1(FM_buf_acc_V_12_ce1),
    .we1(FM_buf_acc_V_12_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_12_V_d1),
    .q1(FM_buf_acc_V_12_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_13_address0),
    .ce0(FM_buf_acc_V_13_ce0),
    .we0(FM_buf_acc_V_13_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_13_V_d0),
    .q0(FM_buf_acc_V_13_q0),
    .address1(FM_buf_acc_V_13_address1),
    .ce1(FM_buf_acc_V_13_ce1),
    .we1(FM_buf_acc_V_13_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_13_V_d1),
    .q1(FM_buf_acc_V_13_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_14_address0),
    .ce0(FM_buf_acc_V_14_ce0),
    .we0(FM_buf_acc_V_14_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_14_V_d0),
    .q0(FM_buf_acc_V_14_q0),
    .address1(FM_buf_acc_V_14_address1),
    .ce1(FM_buf_acc_V_14_ce1),
    .we1(FM_buf_acc_V_14_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_14_V_d1),
    .q1(FM_buf_acc_V_14_q1)
);

SkyNet_FM_buf_accbSr #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_15_address0),
    .ce0(FM_buf_acc_V_15_ce0),
    .we0(FM_buf_acc_V_15_we0),
    .d0(grp_load_and_reorg_fu_3891_buf_out_4_15_V_d0),
    .q0(FM_buf_acc_V_15_q0),
    .address1(FM_buf_acc_V_15_address1),
    .ce1(FM_buf_acc_V_15_ce1),
    .we1(FM_buf_acc_V_15_we1),
    .d1(grp_CONV_1x1_bias_fu_2494_top_15_V_d1),
    .q1(FM_buf_acc_V_15_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_16_address0),
    .ce0(FM_buf_acc_V_16_ce0),
    .we0(FM_buf_acc_V_16_we0),
    .d0(FM_buf_acc_V_16_d0),
    .q0(FM_buf_acc_V_16_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_address1),
    .ce1(FM_buf_acc_V_16_ce1),
    .q1(FM_buf_acc_V_16_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_17_address0),
    .ce0(FM_buf_acc_V_17_ce0),
    .we0(FM_buf_acc_V_17_we0),
    .d0(FM_buf_acc_V_17_d0),
    .q0(FM_buf_acc_V_17_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_address1),
    .ce1(FM_buf_acc_V_17_ce1),
    .q1(FM_buf_acc_V_17_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_18_address0),
    .ce0(FM_buf_acc_V_18_ce0),
    .we0(FM_buf_acc_V_18_we0),
    .d0(FM_buf_acc_V_18_d0),
    .q0(FM_buf_acc_V_18_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_address1),
    .ce1(FM_buf_acc_V_18_ce1),
    .q1(FM_buf_acc_V_18_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_19_address0),
    .ce0(FM_buf_acc_V_19_ce0),
    .we0(FM_buf_acc_V_19_we0),
    .d0(FM_buf_acc_V_19_d0),
    .q0(FM_buf_acc_V_19_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_address1),
    .ce1(FM_buf_acc_V_19_ce1),
    .q1(FM_buf_acc_V_19_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_20_address0),
    .ce0(FM_buf_acc_V_20_ce0),
    .we0(FM_buf_acc_V_20_we0),
    .d0(FM_buf_acc_V_20_d0),
    .q0(FM_buf_acc_V_20_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_address1),
    .ce1(FM_buf_acc_V_20_ce1),
    .q1(FM_buf_acc_V_20_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_21_address0),
    .ce0(FM_buf_acc_V_21_ce0),
    .we0(FM_buf_acc_V_21_we0),
    .d0(FM_buf_acc_V_21_d0),
    .q0(FM_buf_acc_V_21_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_address1),
    .ce1(FM_buf_acc_V_21_ce1),
    .q1(FM_buf_acc_V_21_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_22_address0),
    .ce0(FM_buf_acc_V_22_ce0),
    .we0(FM_buf_acc_V_22_we0),
    .d0(FM_buf_acc_V_22_d0),
    .q0(FM_buf_acc_V_22_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_address1),
    .ce1(FM_buf_acc_V_22_ce1),
    .q1(FM_buf_acc_V_22_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_23_address0),
    .ce0(FM_buf_acc_V_23_ce0),
    .we0(FM_buf_acc_V_23_we0),
    .d0(FM_buf_acc_V_23_d0),
    .q0(FM_buf_acc_V_23_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_address1),
    .ce1(FM_buf_acc_V_23_ce1),
    .q1(FM_buf_acc_V_23_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_24_address0),
    .ce0(FM_buf_acc_V_24_ce0),
    .we0(FM_buf_acc_V_24_we0),
    .d0(FM_buf_acc_V_24_d0),
    .q0(FM_buf_acc_V_24_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_address1),
    .ce1(FM_buf_acc_V_24_ce1),
    .q1(FM_buf_acc_V_24_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_25_address0),
    .ce0(FM_buf_acc_V_25_ce0),
    .we0(FM_buf_acc_V_25_we0),
    .d0(FM_buf_acc_V_25_d0),
    .q0(FM_buf_acc_V_25_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_address1),
    .ce1(FM_buf_acc_V_25_ce1),
    .q1(FM_buf_acc_V_25_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_26_address0),
    .ce0(FM_buf_acc_V_26_ce0),
    .we0(FM_buf_acc_V_26_we0),
    .d0(FM_buf_acc_V_26_d0),
    .q0(FM_buf_acc_V_26_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_address1),
    .ce1(FM_buf_acc_V_26_ce1),
    .q1(FM_buf_acc_V_26_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_27_address0),
    .ce0(FM_buf_acc_V_27_ce0),
    .we0(FM_buf_acc_V_27_we0),
    .d0(FM_buf_acc_V_27_d0),
    .q0(FM_buf_acc_V_27_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_address1),
    .ce1(FM_buf_acc_V_27_ce1),
    .q1(FM_buf_acc_V_27_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_28_address0),
    .ce0(FM_buf_acc_V_28_ce0),
    .we0(FM_buf_acc_V_28_we0),
    .d0(FM_buf_acc_V_28_d0),
    .q0(FM_buf_acc_V_28_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_address1),
    .ce1(FM_buf_acc_V_28_ce1),
    .q1(FM_buf_acc_V_28_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_29_address0),
    .ce0(FM_buf_acc_V_29_ce0),
    .we0(FM_buf_acc_V_29_we0),
    .d0(FM_buf_acc_V_29_d0),
    .q0(FM_buf_acc_V_29_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_address1),
    .ce1(FM_buf_acc_V_29_ce1),
    .q1(FM_buf_acc_V_29_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_30_address0),
    .ce0(FM_buf_acc_V_30_ce0),
    .we0(FM_buf_acc_V_30_we0),
    .d0(FM_buf_acc_V_30_d0),
    .q0(FM_buf_acc_V_30_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_address1),
    .ce1(FM_buf_acc_V_30_ce1),
    .q1(FM_buf_acc_V_30_q1)
);

SkyNet_FM_buf_accb8t #(
    .DataWidth( 13 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf_acc_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf_acc_V_31_address0),
    .ce0(FM_buf_acc_V_31_ce0),
    .we0(FM_buf_acc_V_31_we0),
    .d0(FM_buf_acc_V_31_d0),
    .q0(FM_buf_acc_V_31_q0),
    .address1(grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_address1),
    .ce1(FM_buf_acc_V_31_ce1),
    .q1(FM_buf_acc_V_31_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_0_address0),
    .ce0(FM_buf4_V_0_ce0),
    .we0(FM_buf4_V_0_we0),
    .d0(FM_buf4_V_0_d0),
    .q0(FM_buf4_V_0_q0),
    .address1(FM_buf4_V_0_address1),
    .ce1(FM_buf4_V_0_ce1),
    .we1(FM_buf4_V_0_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d1),
    .q1(FM_buf4_V_0_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_1_address0),
    .ce0(FM_buf4_V_1_ce0),
    .we0(FM_buf4_V_1_we0),
    .d0(FM_buf4_V_1_d0),
    .q0(FM_buf4_V_1_q0),
    .address1(FM_buf4_V_1_address1),
    .ce1(FM_buf4_V_1_ce1),
    .we1(FM_buf4_V_1_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d1),
    .q1(FM_buf4_V_1_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_2_address0),
    .ce0(FM_buf4_V_2_ce0),
    .we0(FM_buf4_V_2_we0),
    .d0(FM_buf4_V_2_d0),
    .q0(FM_buf4_V_2_q0),
    .address1(FM_buf4_V_2_address1),
    .ce1(FM_buf4_V_2_ce1),
    .we1(FM_buf4_V_2_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d1),
    .q1(FM_buf4_V_2_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_3_address0),
    .ce0(FM_buf4_V_3_ce0),
    .we0(FM_buf4_V_3_we0),
    .d0(FM_buf4_V_3_d0),
    .q0(FM_buf4_V_3_q0),
    .address1(FM_buf4_V_3_address1),
    .ce1(FM_buf4_V_3_ce1),
    .we1(FM_buf4_V_3_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d1),
    .q1(FM_buf4_V_3_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_4_address0),
    .ce0(FM_buf4_V_4_ce0),
    .we0(FM_buf4_V_4_we0),
    .d0(FM_buf4_V_4_d0),
    .q0(FM_buf4_V_4_q0),
    .address1(FM_buf4_V_4_address1),
    .ce1(FM_buf4_V_4_ce1),
    .we1(FM_buf4_V_4_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d1),
    .q1(FM_buf4_V_4_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_5_address0),
    .ce0(FM_buf4_V_5_ce0),
    .we0(FM_buf4_V_5_we0),
    .d0(FM_buf4_V_5_d0),
    .q0(FM_buf4_V_5_q0),
    .address1(FM_buf4_V_5_address1),
    .ce1(FM_buf4_V_5_ce1),
    .we1(FM_buf4_V_5_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d1),
    .q1(FM_buf4_V_5_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_6_address0),
    .ce0(FM_buf4_V_6_ce0),
    .we0(FM_buf4_V_6_we0),
    .d0(FM_buf4_V_6_d0),
    .q0(FM_buf4_V_6_q0),
    .address1(FM_buf4_V_6_address1),
    .ce1(FM_buf4_V_6_ce1),
    .we1(FM_buf4_V_6_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d1),
    .q1(FM_buf4_V_6_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_7_address0),
    .ce0(FM_buf4_V_7_ce0),
    .we0(FM_buf4_V_7_we0),
    .d0(FM_buf4_V_7_d0),
    .q0(FM_buf4_V_7_q0),
    .address1(FM_buf4_V_7_address1),
    .ce1(FM_buf4_V_7_ce1),
    .we1(FM_buf4_V_7_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d1),
    .q1(FM_buf4_V_7_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_8_address0),
    .ce0(FM_buf4_V_8_ce0),
    .we0(FM_buf4_V_8_we0),
    .d0(FM_buf4_V_8_d0),
    .q0(FM_buf4_V_8_q0),
    .address1(FM_buf4_V_8_address1),
    .ce1(FM_buf4_V_8_ce1),
    .we1(FM_buf4_V_8_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d1),
    .q1(FM_buf4_V_8_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_9_address0),
    .ce0(FM_buf4_V_9_ce0),
    .we0(FM_buf4_V_9_we0),
    .d0(FM_buf4_V_9_d0),
    .q0(FM_buf4_V_9_q0),
    .address1(FM_buf4_V_9_address1),
    .ce1(FM_buf4_V_9_ce1),
    .we1(FM_buf4_V_9_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d1),
    .q1(FM_buf4_V_9_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_10_address0),
    .ce0(FM_buf4_V_10_ce0),
    .we0(FM_buf4_V_10_we0),
    .d0(FM_buf4_V_10_d0),
    .q0(FM_buf4_V_10_q0),
    .address1(FM_buf4_V_10_address1),
    .ce1(FM_buf4_V_10_ce1),
    .we1(FM_buf4_V_10_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d1),
    .q1(FM_buf4_V_10_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_11_address0),
    .ce0(FM_buf4_V_11_ce0),
    .we0(FM_buf4_V_11_we0),
    .d0(FM_buf4_V_11_d0),
    .q0(FM_buf4_V_11_q0),
    .address1(FM_buf4_V_11_address1),
    .ce1(FM_buf4_V_11_ce1),
    .we1(FM_buf4_V_11_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d1),
    .q1(FM_buf4_V_11_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_12_address0),
    .ce0(FM_buf4_V_12_ce0),
    .we0(FM_buf4_V_12_we0),
    .d0(FM_buf4_V_12_d0),
    .q0(FM_buf4_V_12_q0),
    .address1(FM_buf4_V_12_address1),
    .ce1(FM_buf4_V_12_ce1),
    .we1(FM_buf4_V_12_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d1),
    .q1(FM_buf4_V_12_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_13_address0),
    .ce0(FM_buf4_V_13_ce0),
    .we0(FM_buf4_V_13_we0),
    .d0(FM_buf4_V_13_d0),
    .q0(FM_buf4_V_13_q0),
    .address1(FM_buf4_V_13_address1),
    .ce1(FM_buf4_V_13_ce1),
    .we1(FM_buf4_V_13_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d1),
    .q1(FM_buf4_V_13_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_14_address0),
    .ce0(FM_buf4_V_14_ce0),
    .we0(FM_buf4_V_14_we0),
    .d0(FM_buf4_V_14_d0),
    .q0(FM_buf4_V_14_q0),
    .address1(FM_buf4_V_14_address1),
    .ce1(FM_buf4_V_14_ce1),
    .we1(FM_buf4_V_14_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d1),
    .q1(FM_buf4_V_14_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_15_address0),
    .ce0(FM_buf4_V_15_ce0),
    .we0(FM_buf4_V_15_we0),
    .d0(FM_buf4_V_15_d0),
    .q0(FM_buf4_V_15_q0),
    .address1(FM_buf4_V_15_address1),
    .ce1(FM_buf4_V_15_ce1),
    .we1(FM_buf4_V_15_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d1),
    .q1(FM_buf4_V_15_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_16_address0),
    .ce0(FM_buf4_V_16_ce0),
    .we0(FM_buf4_V_16_we0),
    .d0(FM_buf4_V_16_d0),
    .q0(FM_buf4_V_16_q0),
    .address1(FM_buf4_V_16_address1),
    .ce1(FM_buf4_V_16_ce1),
    .we1(FM_buf4_V_16_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d1),
    .q1(FM_buf4_V_16_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_17_address0),
    .ce0(FM_buf4_V_17_ce0),
    .we0(FM_buf4_V_17_we0),
    .d0(FM_buf4_V_17_d0),
    .q0(FM_buf4_V_17_q0),
    .address1(FM_buf4_V_17_address1),
    .ce1(FM_buf4_V_17_ce1),
    .we1(FM_buf4_V_17_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d1),
    .q1(FM_buf4_V_17_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_18_address0),
    .ce0(FM_buf4_V_18_ce0),
    .we0(FM_buf4_V_18_we0),
    .d0(FM_buf4_V_18_d0),
    .q0(FM_buf4_V_18_q0),
    .address1(FM_buf4_V_18_address1),
    .ce1(FM_buf4_V_18_ce1),
    .we1(FM_buf4_V_18_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d1),
    .q1(FM_buf4_V_18_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_19_address0),
    .ce0(FM_buf4_V_19_ce0),
    .we0(FM_buf4_V_19_we0),
    .d0(FM_buf4_V_19_d0),
    .q0(FM_buf4_V_19_q0),
    .address1(FM_buf4_V_19_address1),
    .ce1(FM_buf4_V_19_ce1),
    .we1(FM_buf4_V_19_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d1),
    .q1(FM_buf4_V_19_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_20_address0),
    .ce0(FM_buf4_V_20_ce0),
    .we0(FM_buf4_V_20_we0),
    .d0(FM_buf4_V_20_d0),
    .q0(FM_buf4_V_20_q0),
    .address1(FM_buf4_V_20_address1),
    .ce1(FM_buf4_V_20_ce1),
    .we1(FM_buf4_V_20_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d1),
    .q1(FM_buf4_V_20_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_21_address0),
    .ce0(FM_buf4_V_21_ce0),
    .we0(FM_buf4_V_21_we0),
    .d0(FM_buf4_V_21_d0),
    .q0(FM_buf4_V_21_q0),
    .address1(FM_buf4_V_21_address1),
    .ce1(FM_buf4_V_21_ce1),
    .we1(FM_buf4_V_21_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d1),
    .q1(FM_buf4_V_21_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_22_address0),
    .ce0(FM_buf4_V_22_ce0),
    .we0(FM_buf4_V_22_we0),
    .d0(FM_buf4_V_22_d0),
    .q0(FM_buf4_V_22_q0),
    .address1(FM_buf4_V_22_address1),
    .ce1(FM_buf4_V_22_ce1),
    .we1(FM_buf4_V_22_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d1),
    .q1(FM_buf4_V_22_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_23_address0),
    .ce0(FM_buf4_V_23_ce0),
    .we0(FM_buf4_V_23_we0),
    .d0(FM_buf4_V_23_d0),
    .q0(FM_buf4_V_23_q0),
    .address1(FM_buf4_V_23_address1),
    .ce1(FM_buf4_V_23_ce1),
    .we1(FM_buf4_V_23_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d1),
    .q1(FM_buf4_V_23_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_24_address0),
    .ce0(FM_buf4_V_24_ce0),
    .we0(FM_buf4_V_24_we0),
    .d0(FM_buf4_V_24_d0),
    .q0(FM_buf4_V_24_q0),
    .address1(FM_buf4_V_24_address1),
    .ce1(FM_buf4_V_24_ce1),
    .we1(FM_buf4_V_24_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d1),
    .q1(FM_buf4_V_24_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_25_address0),
    .ce0(FM_buf4_V_25_ce0),
    .we0(FM_buf4_V_25_we0),
    .d0(FM_buf4_V_25_d0),
    .q0(FM_buf4_V_25_q0),
    .address1(FM_buf4_V_25_address1),
    .ce1(FM_buf4_V_25_ce1),
    .we1(FM_buf4_V_25_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d1),
    .q1(FM_buf4_V_25_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_26_address0),
    .ce0(FM_buf4_V_26_ce0),
    .we0(FM_buf4_V_26_we0),
    .d0(FM_buf4_V_26_d0),
    .q0(FM_buf4_V_26_q0),
    .address1(FM_buf4_V_26_address1),
    .ce1(FM_buf4_V_26_ce1),
    .we1(FM_buf4_V_26_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d1),
    .q1(FM_buf4_V_26_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_27_address0),
    .ce0(FM_buf4_V_27_ce0),
    .we0(FM_buf4_V_27_we0),
    .d0(FM_buf4_V_27_d0),
    .q0(FM_buf4_V_27_q0),
    .address1(FM_buf4_V_27_address1),
    .ce1(FM_buf4_V_27_ce1),
    .we1(FM_buf4_V_27_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d1),
    .q1(FM_buf4_V_27_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_28_address0),
    .ce0(FM_buf4_V_28_ce0),
    .we0(FM_buf4_V_28_we0),
    .d0(FM_buf4_V_28_d0),
    .q0(FM_buf4_V_28_q0),
    .address1(FM_buf4_V_28_address1),
    .ce1(FM_buf4_V_28_ce1),
    .we1(FM_buf4_V_28_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d1),
    .q1(FM_buf4_V_28_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_29_address0),
    .ce0(FM_buf4_V_29_ce0),
    .we0(FM_buf4_V_29_we0),
    .d0(FM_buf4_V_29_d0),
    .q0(FM_buf4_V_29_q0),
    .address1(FM_buf4_V_29_address1),
    .ce1(FM_buf4_V_29_ce1),
    .we1(FM_buf4_V_29_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d1),
    .q1(FM_buf4_V_29_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_30_address0),
    .ce0(FM_buf4_V_30_ce0),
    .we0(FM_buf4_V_30_we0),
    .d0(FM_buf4_V_30_d0),
    .q0(FM_buf4_V_30_q0),
    .address1(FM_buf4_V_30_address1),
    .ce1(FM_buf4_V_30_ce1),
    .we1(FM_buf4_V_30_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d1),
    .q1(FM_buf4_V_30_q1)
);

SkyNet_FM_buf1_V_0 #(
    .DataWidth( 9 ),
    .AddressRange( 3696 ),
    .AddressWidth( 12 ))
FM_buf4_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FM_buf4_V_31_address0),
    .ce0(FM_buf4_V_31_ce0),
    .we0(FM_buf4_V_31_we0),
    .d0(FM_buf4_V_31_d0),
    .q0(FM_buf4_V_31_q0),
    .address1(FM_buf4_V_31_address1),
    .ce1(FM_buf4_V_31_ce1),
    .we1(FM_buf4_V_31_we1),
    .d1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d1),
    .q1(FM_buf4_V_31_q1)
);

SkyNet_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
SkyNet_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .image_in_raw_pad(image_in_raw_pad),
    .conv_weight_1x1_all_V(conv_weight_1x1_all_V),
    .conv_weight_3x3_all_V(conv_weight_3x3_all_V),
    .bias_all_V(bias_all_V),
    .DDR_buff_merge_V(DDR_buff_merge_V),
    .predict_boxes(predict_boxes),
    .constant_r(constant_r)
);

SkyNet_IMG_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_IMG_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_IMG_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_IMG_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_IMG_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_IMG_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_IMG_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_IMG_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_IMG_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_IMG_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_IMG_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_IMG_CACHE_VALUE ))
SkyNet_IMG_m_axi_U(
    .AWVALID(m_axi_IMG_AWVALID),
    .AWREADY(m_axi_IMG_AWREADY),
    .AWADDR(m_axi_IMG_AWADDR),
    .AWID(m_axi_IMG_AWID),
    .AWLEN(m_axi_IMG_AWLEN),
    .AWSIZE(m_axi_IMG_AWSIZE),
    .AWBURST(m_axi_IMG_AWBURST),
    .AWLOCK(m_axi_IMG_AWLOCK),
    .AWCACHE(m_axi_IMG_AWCACHE),
    .AWPROT(m_axi_IMG_AWPROT),
    .AWQOS(m_axi_IMG_AWQOS),
    .AWREGION(m_axi_IMG_AWREGION),
    .AWUSER(m_axi_IMG_AWUSER),
    .WVALID(m_axi_IMG_WVALID),
    .WREADY(m_axi_IMG_WREADY),
    .WDATA(m_axi_IMG_WDATA),
    .WSTRB(m_axi_IMG_WSTRB),
    .WLAST(m_axi_IMG_WLAST),
    .WID(m_axi_IMG_WID),
    .WUSER(m_axi_IMG_WUSER),
    .ARVALID(m_axi_IMG_ARVALID),
    .ARREADY(m_axi_IMG_ARREADY),
    .ARADDR(m_axi_IMG_ARADDR),
    .ARID(m_axi_IMG_ARID),
    .ARLEN(m_axi_IMG_ARLEN),
    .ARSIZE(m_axi_IMG_ARSIZE),
    .ARBURST(m_axi_IMG_ARBURST),
    .ARLOCK(m_axi_IMG_ARLOCK),
    .ARCACHE(m_axi_IMG_ARCACHE),
    .ARPROT(m_axi_IMG_ARPROT),
    .ARQOS(m_axi_IMG_ARQOS),
    .ARREGION(m_axi_IMG_ARREGION),
    .ARUSER(m_axi_IMG_ARUSER),
    .RVALID(m_axi_IMG_RVALID),
    .RREADY(m_axi_IMG_RREADY),
    .RDATA(m_axi_IMG_RDATA),
    .RLAST(m_axi_IMG_RLAST),
    .RID(m_axi_IMG_RID),
    .RUSER(m_axi_IMG_RUSER),
    .RRESP(m_axi_IMG_RRESP),
    .BVALID(m_axi_IMG_BVALID),
    .BREADY(m_axi_IMG_BREADY),
    .BRESP(m_axi_IMG_BRESP),
    .BID(m_axi_IMG_BID),
    .BUSER(m_axi_IMG_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(IMG_ARVALID),
    .I_ARREADY(IMG_ARREADY),
    .I_ARADDR(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARADDR),
    .I_ARID(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARID),
    .I_ARLEN(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARLEN),
    .I_ARSIZE(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARSIZE),
    .I_ARLOCK(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARLOCK),
    .I_ARCACHE(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARCACHE),
    .I_ARQOS(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARQOS),
    .I_ARPROT(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARPROT),
    .I_ARUSER(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARUSER),
    .I_ARBURST(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARBURST),
    .I_ARREGION(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARREGION),
    .I_RVALID(IMG_RVALID),
    .I_RREADY(IMG_RREADY),
    .I_RDATA(IMG_RDATA),
    .I_RID(IMG_RID),
    .I_RUSER(IMG_RUSER),
    .I_RRESP(IMG_RRESP),
    .I_RLAST(IMG_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(IMG_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(IMG_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(IMG_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(IMG_BRESP),
    .I_BID(IMG_BID),
    .I_BUSER(IMG_BUSER)
);

SkyNet_BUS512_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS512_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS512_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS512_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS512_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS512_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS512_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS512_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS512_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS512_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS512_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS512_CACHE_VALUE ))
SkyNet_BUS512_m_axi_U(
    .AWVALID(m_axi_BUS512_AWVALID),
    .AWREADY(m_axi_BUS512_AWREADY),
    .AWADDR(m_axi_BUS512_AWADDR),
    .AWID(m_axi_BUS512_AWID),
    .AWLEN(m_axi_BUS512_AWLEN),
    .AWSIZE(m_axi_BUS512_AWSIZE),
    .AWBURST(m_axi_BUS512_AWBURST),
    .AWLOCK(m_axi_BUS512_AWLOCK),
    .AWCACHE(m_axi_BUS512_AWCACHE),
    .AWPROT(m_axi_BUS512_AWPROT),
    .AWQOS(m_axi_BUS512_AWQOS),
    .AWREGION(m_axi_BUS512_AWREGION),
    .AWUSER(m_axi_BUS512_AWUSER),
    .WVALID(m_axi_BUS512_WVALID),
    .WREADY(m_axi_BUS512_WREADY),
    .WDATA(m_axi_BUS512_WDATA),
    .WSTRB(m_axi_BUS512_WSTRB),
    .WLAST(m_axi_BUS512_WLAST),
    .WID(m_axi_BUS512_WID),
    .WUSER(m_axi_BUS512_WUSER),
    .ARVALID(m_axi_BUS512_ARVALID),
    .ARREADY(m_axi_BUS512_ARREADY),
    .ARADDR(m_axi_BUS512_ARADDR),
    .ARID(m_axi_BUS512_ARID),
    .ARLEN(m_axi_BUS512_ARLEN),
    .ARSIZE(m_axi_BUS512_ARSIZE),
    .ARBURST(m_axi_BUS512_ARBURST),
    .ARLOCK(m_axi_BUS512_ARLOCK),
    .ARCACHE(m_axi_BUS512_ARCACHE),
    .ARPROT(m_axi_BUS512_ARPROT),
    .ARQOS(m_axi_BUS512_ARQOS),
    .ARREGION(m_axi_BUS512_ARREGION),
    .ARUSER(m_axi_BUS512_ARUSER),
    .RVALID(m_axi_BUS512_RVALID),
    .RREADY(m_axi_BUS512_RREADY),
    .RDATA(m_axi_BUS512_RDATA),
    .RLAST(m_axi_BUS512_RLAST),
    .RID(m_axi_BUS512_RID),
    .RUSER(m_axi_BUS512_RUSER),
    .RRESP(m_axi_BUS512_RRESP),
    .BVALID(m_axi_BUS512_BVALID),
    .BREADY(m_axi_BUS512_BREADY),
    .BRESP(m_axi_BUS512_BRESP),
    .BID(m_axi_BUS512_BID),
    .BUSER(m_axi_BUS512_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS512_ARVALID),
    .I_ARREADY(BUS512_ARREADY),
    .I_ARADDR(BUS512_ARADDR),
    .I_ARID(BUS512_ARID),
    .I_ARLEN(BUS512_ARLEN),
    .I_ARSIZE(BUS512_ARSIZE),
    .I_ARLOCK(BUS512_ARLOCK),
    .I_ARCACHE(BUS512_ARCACHE),
    .I_ARQOS(BUS512_ARQOS),
    .I_ARPROT(BUS512_ARPROT),
    .I_ARUSER(BUS512_ARUSER),
    .I_ARBURST(BUS512_ARBURST),
    .I_ARREGION(BUS512_ARREGION),
    .I_RVALID(BUS512_RVALID),
    .I_RREADY(BUS512_RREADY),
    .I_RDATA(BUS512_RDATA),
    .I_RID(BUS512_RID),
    .I_RUSER(BUS512_RUSER),
    .I_RRESP(BUS512_RRESP),
    .I_RLAST(BUS512_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(BUS512_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(BUS512_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(BUS512_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(BUS512_BRESP),
    .I_BID(BUS512_BID),
    .I_BUSER(BUS512_BUSER)
);

SkyNet_DDR256_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 256 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_DDR256_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_DDR256_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_DDR256_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_DDR256_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_DDR256_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_DDR256_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_DDR256_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_DDR256_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_DDR256_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_DDR256_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_DDR256_CACHE_VALUE ))
SkyNet_DDR256_m_axi_U(
    .AWVALID(m_axi_DDR256_AWVALID),
    .AWREADY(m_axi_DDR256_AWREADY),
    .AWADDR(m_axi_DDR256_AWADDR),
    .AWID(m_axi_DDR256_AWID),
    .AWLEN(m_axi_DDR256_AWLEN),
    .AWSIZE(m_axi_DDR256_AWSIZE),
    .AWBURST(m_axi_DDR256_AWBURST),
    .AWLOCK(m_axi_DDR256_AWLOCK),
    .AWCACHE(m_axi_DDR256_AWCACHE),
    .AWPROT(m_axi_DDR256_AWPROT),
    .AWQOS(m_axi_DDR256_AWQOS),
    .AWREGION(m_axi_DDR256_AWREGION),
    .AWUSER(m_axi_DDR256_AWUSER),
    .WVALID(m_axi_DDR256_WVALID),
    .WREADY(m_axi_DDR256_WREADY),
    .WDATA(m_axi_DDR256_WDATA),
    .WSTRB(m_axi_DDR256_WSTRB),
    .WLAST(m_axi_DDR256_WLAST),
    .WID(m_axi_DDR256_WID),
    .WUSER(m_axi_DDR256_WUSER),
    .ARVALID(m_axi_DDR256_ARVALID),
    .ARREADY(m_axi_DDR256_ARREADY),
    .ARADDR(m_axi_DDR256_ARADDR),
    .ARID(m_axi_DDR256_ARID),
    .ARLEN(m_axi_DDR256_ARLEN),
    .ARSIZE(m_axi_DDR256_ARSIZE),
    .ARBURST(m_axi_DDR256_ARBURST),
    .ARLOCK(m_axi_DDR256_ARLOCK),
    .ARCACHE(m_axi_DDR256_ARCACHE),
    .ARPROT(m_axi_DDR256_ARPROT),
    .ARQOS(m_axi_DDR256_ARQOS),
    .ARREGION(m_axi_DDR256_ARREGION),
    .ARUSER(m_axi_DDR256_ARUSER),
    .RVALID(m_axi_DDR256_RVALID),
    .RREADY(m_axi_DDR256_RREADY),
    .RDATA(m_axi_DDR256_RDATA),
    .RLAST(m_axi_DDR256_RLAST),
    .RID(m_axi_DDR256_RID),
    .RUSER(m_axi_DDR256_RUSER),
    .RRESP(m_axi_DDR256_RRESP),
    .BVALID(m_axi_DDR256_BVALID),
    .BREADY(m_axi_DDR256_BREADY),
    .BRESP(m_axi_DDR256_BRESP),
    .BID(m_axi_DDR256_BID),
    .BUSER(m_axi_DDR256_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(DDR256_ARVALID),
    .I_ARREADY(DDR256_ARREADY),
    .I_ARADDR(DDR256_ARADDR),
    .I_ARID(DDR256_ARID),
    .I_ARLEN(DDR256_ARLEN),
    .I_ARSIZE(DDR256_ARSIZE),
    .I_ARLOCK(DDR256_ARLOCK),
    .I_ARCACHE(DDR256_ARCACHE),
    .I_ARQOS(DDR256_ARQOS),
    .I_ARPROT(DDR256_ARPROT),
    .I_ARUSER(DDR256_ARUSER),
    .I_ARBURST(DDR256_ARBURST),
    .I_ARREGION(DDR256_ARREGION),
    .I_RVALID(DDR256_RVALID),
    .I_RREADY(DDR256_RREADY),
    .I_RDATA(DDR256_RDATA),
    .I_RID(DDR256_RID),
    .I_RUSER(DDR256_RUSER),
    .I_RRESP(DDR256_RRESP),
    .I_RLAST(DDR256_RLAST),
    .I_AWVALID(DDR256_AWVALID),
    .I_AWREADY(DDR256_AWREADY),
    .I_AWADDR(DDR256_AWADDR),
    .I_AWID(DDR256_AWID),
    .I_AWLEN(DDR256_AWLEN),
    .I_AWSIZE(DDR256_AWSIZE),
    .I_AWLOCK(DDR256_AWLOCK),
    .I_AWCACHE(DDR256_AWCACHE),
    .I_AWQOS(DDR256_AWQOS),
    .I_AWPROT(DDR256_AWPROT),
    .I_AWUSER(DDR256_AWUSER),
    .I_AWBURST(DDR256_AWBURST),
    .I_AWREGION(DDR256_AWREGION),
    .I_WVALID(DDR256_WVALID),
    .I_WREADY(DDR256_WREADY),
    .I_WDATA(DDR256_WDATA),
    .I_WID(DDR256_WID),
    .I_WUSER(DDR256_WUSER),
    .I_WLAST(DDR256_WLAST),
    .I_WSTRB(DDR256_WSTRB),
    .I_BVALID(DDR256_BVALID),
    .I_BREADY(DDR256_BREADY),
    .I_BRESP(DDR256_BRESP),
    .I_BID(DDR256_BID),
    .I_BUSER(DDR256_BUSER)
);

SkyNet_BUS32_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS32_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS32_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS32_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS32_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS32_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS32_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS32_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS32_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS32_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS32_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS32_CACHE_VALUE ))
SkyNet_BUS32_m_axi_U(
    .AWVALID(m_axi_BUS32_AWVALID),
    .AWREADY(m_axi_BUS32_AWREADY),
    .AWADDR(m_axi_BUS32_AWADDR),
    .AWID(m_axi_BUS32_AWID),
    .AWLEN(m_axi_BUS32_AWLEN),
    .AWSIZE(m_axi_BUS32_AWSIZE),
    .AWBURST(m_axi_BUS32_AWBURST),
    .AWLOCK(m_axi_BUS32_AWLOCK),
    .AWCACHE(m_axi_BUS32_AWCACHE),
    .AWPROT(m_axi_BUS32_AWPROT),
    .AWQOS(m_axi_BUS32_AWQOS),
    .AWREGION(m_axi_BUS32_AWREGION),
    .AWUSER(m_axi_BUS32_AWUSER),
    .WVALID(m_axi_BUS32_WVALID),
    .WREADY(m_axi_BUS32_WREADY),
    .WDATA(m_axi_BUS32_WDATA),
    .WSTRB(m_axi_BUS32_WSTRB),
    .WLAST(m_axi_BUS32_WLAST),
    .WID(m_axi_BUS32_WID),
    .WUSER(m_axi_BUS32_WUSER),
    .ARVALID(m_axi_BUS32_ARVALID),
    .ARREADY(m_axi_BUS32_ARREADY),
    .ARADDR(m_axi_BUS32_ARADDR),
    .ARID(m_axi_BUS32_ARID),
    .ARLEN(m_axi_BUS32_ARLEN),
    .ARSIZE(m_axi_BUS32_ARSIZE),
    .ARBURST(m_axi_BUS32_ARBURST),
    .ARLOCK(m_axi_BUS32_ARLOCK),
    .ARCACHE(m_axi_BUS32_ARCACHE),
    .ARPROT(m_axi_BUS32_ARPROT),
    .ARQOS(m_axi_BUS32_ARQOS),
    .ARREGION(m_axi_BUS32_ARREGION),
    .ARUSER(m_axi_BUS32_ARUSER),
    .RVALID(m_axi_BUS32_RVALID),
    .RREADY(m_axi_BUS32_RREADY),
    .RDATA(m_axi_BUS32_RDATA),
    .RLAST(m_axi_BUS32_RLAST),
    .RID(m_axi_BUS32_RID),
    .RUSER(m_axi_BUS32_RUSER),
    .RRESP(m_axi_BUS32_RRESP),
    .BVALID(m_axi_BUS32_BVALID),
    .BREADY(m_axi_BUS32_BREADY),
    .BRESP(m_axi_BUS32_BRESP),
    .BID(m_axi_BUS32_BID),
    .BUSER(m_axi_BUS32_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(BUS32_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS32_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(BUS32_RDATA),
    .I_RID(BUS32_RID),
    .I_RUSER(BUS32_RUSER),
    .I_RRESP(BUS32_RRESP),
    .I_RLAST(BUS32_RLAST),
    .I_AWVALID(BUS32_AWVALID),
    .I_AWREADY(BUS32_AWREADY),
    .I_AWADDR(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWADDR),
    .I_AWID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWID),
    .I_AWLEN(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWLEN),
    .I_AWSIZE(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWSIZE),
    .I_AWLOCK(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWLOCK),
    .I_AWCACHE(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWCACHE),
    .I_AWQOS(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWQOS),
    .I_AWPROT(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWPROT),
    .I_AWUSER(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWUSER),
    .I_AWBURST(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWBURST),
    .I_AWREGION(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWREGION),
    .I_WVALID(BUS32_WVALID),
    .I_WREADY(BUS32_WREADY),
    .I_WDATA(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WDATA),
    .I_WID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WID),
    .I_WUSER(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WUSER),
    .I_WLAST(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WLAST),
    .I_WSTRB(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WSTRB),
    .I_BVALID(BUS32_BVALID),
    .I_BREADY(BUS32_BREADY),
    .I_BRESP(BUS32_BRESP),
    .I_BID(BUS32_BID),
    .I_BUSER(BUS32_BUSER)
);

load_image_chunk_nor grp_load_image_chunk_nor_fu_1590(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_image_chunk_nor_fu_1590_ap_start),
    .ap_done(grp_load_image_chunk_nor_fu_1590_ap_done),
    .ap_idle(grp_load_image_chunk_nor_fu_1590_ap_idle),
    .ap_ready(grp_load_image_chunk_nor_fu_1590_ap_ready),
    .img_buf_0_V_address0(grp_load_image_chunk_nor_fu_1590_img_buf_0_V_address0),
    .img_buf_0_V_ce0(grp_load_image_chunk_nor_fu_1590_img_buf_0_V_ce0),
    .img_buf_0_V_we0(grp_load_image_chunk_nor_fu_1590_img_buf_0_V_we0),
    .img_buf_0_V_d0(grp_load_image_chunk_nor_fu_1590_img_buf_0_V_d0),
    .img_buf_1_V_address0(grp_load_image_chunk_nor_fu_1590_img_buf_1_V_address0),
    .img_buf_1_V_ce0(grp_load_image_chunk_nor_fu_1590_img_buf_1_V_ce0),
    .img_buf_1_V_we0(grp_load_image_chunk_nor_fu_1590_img_buf_1_V_we0),
    .img_buf_1_V_d0(grp_load_image_chunk_nor_fu_1590_img_buf_1_V_d0),
    .img_buf_2_V_address0(grp_load_image_chunk_nor_fu_1590_img_buf_2_V_address0),
    .img_buf_2_V_ce0(grp_load_image_chunk_nor_fu_1590_img_buf_2_V_ce0),
    .img_buf_2_V_we0(grp_load_image_chunk_nor_fu_1590_img_buf_2_V_we0),
    .img_buf_2_V_d0(grp_load_image_chunk_nor_fu_1590_img_buf_2_V_d0),
    .m_axi_image_in_raw_pad_burst_AWVALID(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWVALID),
    .m_axi_image_in_raw_pad_burst_AWREADY(1'b0),
    .m_axi_image_in_raw_pad_burst_AWADDR(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWADDR),
    .m_axi_image_in_raw_pad_burst_AWID(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWID),
    .m_axi_image_in_raw_pad_burst_AWLEN(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWLEN),
    .m_axi_image_in_raw_pad_burst_AWSIZE(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWSIZE),
    .m_axi_image_in_raw_pad_burst_AWBURST(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWBURST),
    .m_axi_image_in_raw_pad_burst_AWLOCK(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWLOCK),
    .m_axi_image_in_raw_pad_burst_AWCACHE(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWCACHE),
    .m_axi_image_in_raw_pad_burst_AWPROT(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWPROT),
    .m_axi_image_in_raw_pad_burst_AWQOS(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWQOS),
    .m_axi_image_in_raw_pad_burst_AWREGION(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWREGION),
    .m_axi_image_in_raw_pad_burst_AWUSER(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_AWUSER),
    .m_axi_image_in_raw_pad_burst_WVALID(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WVALID),
    .m_axi_image_in_raw_pad_burst_WREADY(1'b0),
    .m_axi_image_in_raw_pad_burst_WDATA(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WDATA),
    .m_axi_image_in_raw_pad_burst_WSTRB(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WSTRB),
    .m_axi_image_in_raw_pad_burst_WLAST(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WLAST),
    .m_axi_image_in_raw_pad_burst_WID(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WID),
    .m_axi_image_in_raw_pad_burst_WUSER(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_WUSER),
    .m_axi_image_in_raw_pad_burst_ARVALID(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARVALID),
    .m_axi_image_in_raw_pad_burst_ARREADY(IMG_ARREADY),
    .m_axi_image_in_raw_pad_burst_ARADDR(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARADDR),
    .m_axi_image_in_raw_pad_burst_ARID(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARID),
    .m_axi_image_in_raw_pad_burst_ARLEN(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARLEN),
    .m_axi_image_in_raw_pad_burst_ARSIZE(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARSIZE),
    .m_axi_image_in_raw_pad_burst_ARBURST(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARBURST),
    .m_axi_image_in_raw_pad_burst_ARLOCK(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARLOCK),
    .m_axi_image_in_raw_pad_burst_ARCACHE(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARCACHE),
    .m_axi_image_in_raw_pad_burst_ARPROT(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARPROT),
    .m_axi_image_in_raw_pad_burst_ARQOS(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARQOS),
    .m_axi_image_in_raw_pad_burst_ARREGION(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARREGION),
    .m_axi_image_in_raw_pad_burst_ARUSER(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARUSER),
    .m_axi_image_in_raw_pad_burst_RVALID(IMG_RVALID),
    .m_axi_image_in_raw_pad_burst_RREADY(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_RREADY),
    .m_axi_image_in_raw_pad_burst_RDATA(IMG_RDATA),
    .m_axi_image_in_raw_pad_burst_RLAST(IMG_RLAST),
    .m_axi_image_in_raw_pad_burst_RID(IMG_RID),
    .m_axi_image_in_raw_pad_burst_RUSER(IMG_RUSER),
    .m_axi_image_in_raw_pad_burst_RRESP(IMG_RRESP),
    .m_axi_image_in_raw_pad_burst_BVALID(1'b0),
    .m_axi_image_in_raw_pad_burst_BREADY(grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_BREADY),
    .m_axi_image_in_raw_pad_burst_BRESP(2'd0),
    .m_axi_image_in_raw_pad_burst_BID(1'd0),
    .m_axi_image_in_raw_pad_burst_BUSER(1'd0),
    .image_in_raw_pad_burst_offset(image_in_raw_pad1_reg_6168),
    .col(grp_load_image_chunk_nor_fu_1590_col),
    .row(row_0_reg_1376),
    .offset_h(grp_load_image_chunk_nor_fu_1590_offset_h),
    .offset_w(tmp_reg_6205)
);

DW_CONV_3x3_bias grp_DW_CONV_3x3_bias_fu_1650(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_DW_CONV_3x3_bias_fu_1650_ap_start),
    .ap_done(grp_DW_CONV_3x3_bias_fu_1650_ap_done),
    .ap_idle(grp_DW_CONV_3x3_bias_fu_1650_ap_idle),
    .ap_ready(grp_DW_CONV_3x3_bias_fu_1650_ap_ready),
    .bottom_0_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address0),
    .bottom_0_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce0),
    .bottom_0_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q0),
    .bottom_0_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address1),
    .bottom_0_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce1),
    .bottom_0_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q1),
    .bottom_1_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address0),
    .bottom_1_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce0),
    .bottom_1_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q0),
    .bottom_1_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address1),
    .bottom_1_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce1),
    .bottom_1_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q1),
    .bottom_2_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address0),
    .bottom_2_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce0),
    .bottom_2_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q0),
    .bottom_2_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address1),
    .bottom_2_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce1),
    .bottom_2_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q1),
    .bottom_3_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address0),
    .bottom_3_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce0),
    .bottom_3_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q0),
    .bottom_3_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address1),
    .bottom_3_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce1),
    .bottom_3_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q1),
    .bottom_4_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address0),
    .bottom_4_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce0),
    .bottom_4_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q0),
    .bottom_4_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address1),
    .bottom_4_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce1),
    .bottom_4_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q1),
    .bottom_5_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address0),
    .bottom_5_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce0),
    .bottom_5_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q0),
    .bottom_5_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address1),
    .bottom_5_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce1),
    .bottom_5_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q1),
    .bottom_6_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address0),
    .bottom_6_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce0),
    .bottom_6_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q0),
    .bottom_6_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address1),
    .bottom_6_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce1),
    .bottom_6_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q1),
    .bottom_7_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address0),
    .bottom_7_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce0),
    .bottom_7_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q0),
    .bottom_7_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address1),
    .bottom_7_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce1),
    .bottom_7_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q1),
    .bottom_8_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address0),
    .bottom_8_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce0),
    .bottom_8_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q0),
    .bottom_8_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address1),
    .bottom_8_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce1),
    .bottom_8_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q1),
    .bottom_9_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address0),
    .bottom_9_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce0),
    .bottom_9_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q0),
    .bottom_9_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address1),
    .bottom_9_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce1),
    .bottom_9_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q1),
    .bottom_10_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address0),
    .bottom_10_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce0),
    .bottom_10_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q0),
    .bottom_10_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address1),
    .bottom_10_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce1),
    .bottom_10_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q1),
    .bottom_11_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address0),
    .bottom_11_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce0),
    .bottom_11_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q0),
    .bottom_11_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address1),
    .bottom_11_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce1),
    .bottom_11_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q1),
    .bottom_12_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address0),
    .bottom_12_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce0),
    .bottom_12_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q0),
    .bottom_12_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address1),
    .bottom_12_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce1),
    .bottom_12_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q1),
    .bottom_13_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address0),
    .bottom_13_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce0),
    .bottom_13_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q0),
    .bottom_13_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address1),
    .bottom_13_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce1),
    .bottom_13_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q1),
    .bottom_14_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address0),
    .bottom_14_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce0),
    .bottom_14_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q0),
    .bottom_14_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address1),
    .bottom_14_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce1),
    .bottom_14_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q1),
    .bottom_15_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address0),
    .bottom_15_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce0),
    .bottom_15_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q0),
    .bottom_15_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address1),
    .bottom_15_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce1),
    .bottom_15_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q1),
    .bottom_16_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address0),
    .bottom_16_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce0),
    .bottom_16_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q0),
    .bottom_16_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address1),
    .bottom_16_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce1),
    .bottom_16_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q1),
    .bottom_17_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address0),
    .bottom_17_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce0),
    .bottom_17_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q0),
    .bottom_17_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address1),
    .bottom_17_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce1),
    .bottom_17_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q1),
    .bottom_18_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address0),
    .bottom_18_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce0),
    .bottom_18_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q0),
    .bottom_18_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address1),
    .bottom_18_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce1),
    .bottom_18_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q1),
    .bottom_19_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address0),
    .bottom_19_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce0),
    .bottom_19_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q0),
    .bottom_19_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address1),
    .bottom_19_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce1),
    .bottom_19_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q1),
    .bottom_20_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address0),
    .bottom_20_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce0),
    .bottom_20_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q0),
    .bottom_20_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address1),
    .bottom_20_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce1),
    .bottom_20_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q1),
    .bottom_21_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address0),
    .bottom_21_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce0),
    .bottom_21_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q0),
    .bottom_21_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address1),
    .bottom_21_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce1),
    .bottom_21_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q1),
    .bottom_22_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address0),
    .bottom_22_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce0),
    .bottom_22_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q0),
    .bottom_22_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address1),
    .bottom_22_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce1),
    .bottom_22_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q1),
    .bottom_23_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address0),
    .bottom_23_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce0),
    .bottom_23_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q0),
    .bottom_23_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address1),
    .bottom_23_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce1),
    .bottom_23_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q1),
    .bottom_24_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address0),
    .bottom_24_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce0),
    .bottom_24_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q0),
    .bottom_24_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address1),
    .bottom_24_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce1),
    .bottom_24_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q1),
    .bottom_25_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address0),
    .bottom_25_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce0),
    .bottom_25_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q0),
    .bottom_25_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address1),
    .bottom_25_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce1),
    .bottom_25_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q1),
    .bottom_26_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address0),
    .bottom_26_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce0),
    .bottom_26_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q0),
    .bottom_26_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address1),
    .bottom_26_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce1),
    .bottom_26_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q1),
    .bottom_27_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address0),
    .bottom_27_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce0),
    .bottom_27_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q0),
    .bottom_27_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address1),
    .bottom_27_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce1),
    .bottom_27_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q1),
    .bottom_28_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address0),
    .bottom_28_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce0),
    .bottom_28_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q0),
    .bottom_28_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address1),
    .bottom_28_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce1),
    .bottom_28_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q1),
    .bottom_29_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address0),
    .bottom_29_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce0),
    .bottom_29_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q0),
    .bottom_29_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address1),
    .bottom_29_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce1),
    .bottom_29_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q1),
    .bottom_30_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address0),
    .bottom_30_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce0),
    .bottom_30_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q0),
    .bottom_30_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address1),
    .bottom_30_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce1),
    .bottom_30_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q1),
    .bottom_31_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address0),
    .bottom_31_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce0),
    .bottom_31_V_q0(grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q0),
    .bottom_31_V_address1(grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address1),
    .bottom_31_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce1),
    .bottom_31_V_q1(grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q1),
    .top_0_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address0),
    .top_0_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce0),
    .top_0_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we0),
    .top_0_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d0),
    .top_0_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_q0),
    .top_0_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address1),
    .top_0_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce1),
    .top_0_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we1),
    .top_0_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d1),
    .top_1_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address0),
    .top_1_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce0),
    .top_1_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we0),
    .top_1_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d0),
    .top_1_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_q0),
    .top_1_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address1),
    .top_1_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce1),
    .top_1_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we1),
    .top_1_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d1),
    .top_2_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address0),
    .top_2_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce0),
    .top_2_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we0),
    .top_2_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d0),
    .top_2_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_q0),
    .top_2_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address1),
    .top_2_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce1),
    .top_2_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we1),
    .top_2_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d1),
    .top_3_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address0),
    .top_3_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce0),
    .top_3_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we0),
    .top_3_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d0),
    .top_3_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_q0),
    .top_3_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address1),
    .top_3_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce1),
    .top_3_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we1),
    .top_3_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d1),
    .top_4_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address0),
    .top_4_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce0),
    .top_4_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we0),
    .top_4_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d0),
    .top_4_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_q0),
    .top_4_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address1),
    .top_4_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce1),
    .top_4_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we1),
    .top_4_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d1),
    .top_5_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address0),
    .top_5_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce0),
    .top_5_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we0),
    .top_5_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d0),
    .top_5_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_q0),
    .top_5_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address1),
    .top_5_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce1),
    .top_5_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we1),
    .top_5_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d1),
    .top_6_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address0),
    .top_6_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce0),
    .top_6_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we0),
    .top_6_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d0),
    .top_6_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_q0),
    .top_6_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address1),
    .top_6_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce1),
    .top_6_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we1),
    .top_6_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d1),
    .top_7_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address0),
    .top_7_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce0),
    .top_7_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we0),
    .top_7_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d0),
    .top_7_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_q0),
    .top_7_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address1),
    .top_7_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce1),
    .top_7_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we1),
    .top_7_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d1),
    .top_8_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address0),
    .top_8_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce0),
    .top_8_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we0),
    .top_8_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d0),
    .top_8_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_q0),
    .top_8_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address1),
    .top_8_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce1),
    .top_8_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we1),
    .top_8_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d1),
    .top_9_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address0),
    .top_9_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce0),
    .top_9_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we0),
    .top_9_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d0),
    .top_9_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_q0),
    .top_9_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address1),
    .top_9_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce1),
    .top_9_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we1),
    .top_9_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d1),
    .top_10_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address0),
    .top_10_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce0),
    .top_10_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we0),
    .top_10_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d0),
    .top_10_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_q0),
    .top_10_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address1),
    .top_10_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce1),
    .top_10_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we1),
    .top_10_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d1),
    .top_11_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address0),
    .top_11_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce0),
    .top_11_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we0),
    .top_11_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d0),
    .top_11_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_q0),
    .top_11_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address1),
    .top_11_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce1),
    .top_11_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we1),
    .top_11_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d1),
    .top_12_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address0),
    .top_12_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce0),
    .top_12_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we0),
    .top_12_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d0),
    .top_12_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_q0),
    .top_12_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address1),
    .top_12_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce1),
    .top_12_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we1),
    .top_12_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d1),
    .top_13_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address0),
    .top_13_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce0),
    .top_13_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we0),
    .top_13_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d0),
    .top_13_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_q0),
    .top_13_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address1),
    .top_13_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce1),
    .top_13_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we1),
    .top_13_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d1),
    .top_14_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address0),
    .top_14_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce0),
    .top_14_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we0),
    .top_14_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d0),
    .top_14_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_q0),
    .top_14_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address1),
    .top_14_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce1),
    .top_14_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we1),
    .top_14_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d1),
    .top_15_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address0),
    .top_15_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce0),
    .top_15_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we0),
    .top_15_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d0),
    .top_15_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_q0),
    .top_15_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address1),
    .top_15_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce1),
    .top_15_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we1),
    .top_15_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d1),
    .top_16_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address0),
    .top_16_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce0),
    .top_16_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we0),
    .top_16_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d0),
    .top_16_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_q0),
    .top_16_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address1),
    .top_16_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce1),
    .top_16_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we1),
    .top_16_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d1),
    .top_17_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address0),
    .top_17_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce0),
    .top_17_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we0),
    .top_17_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d0),
    .top_17_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_q0),
    .top_17_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address1),
    .top_17_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce1),
    .top_17_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we1),
    .top_17_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d1),
    .top_18_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address0),
    .top_18_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce0),
    .top_18_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we0),
    .top_18_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d0),
    .top_18_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_q0),
    .top_18_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address1),
    .top_18_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce1),
    .top_18_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we1),
    .top_18_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d1),
    .top_19_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address0),
    .top_19_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce0),
    .top_19_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we0),
    .top_19_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d0),
    .top_19_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_q0),
    .top_19_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address1),
    .top_19_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce1),
    .top_19_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we1),
    .top_19_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d1),
    .top_20_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address0),
    .top_20_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce0),
    .top_20_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we0),
    .top_20_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d0),
    .top_20_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_q0),
    .top_20_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address1),
    .top_20_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce1),
    .top_20_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we1),
    .top_20_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d1),
    .top_21_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address0),
    .top_21_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce0),
    .top_21_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we0),
    .top_21_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d0),
    .top_21_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_q0),
    .top_21_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address1),
    .top_21_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce1),
    .top_21_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we1),
    .top_21_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d1),
    .top_22_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address0),
    .top_22_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce0),
    .top_22_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we0),
    .top_22_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d0),
    .top_22_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_q0),
    .top_22_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address1),
    .top_22_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce1),
    .top_22_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we1),
    .top_22_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d1),
    .top_23_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address0),
    .top_23_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce0),
    .top_23_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we0),
    .top_23_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d0),
    .top_23_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_q0),
    .top_23_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address1),
    .top_23_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce1),
    .top_23_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we1),
    .top_23_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d1),
    .top_24_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address0),
    .top_24_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce0),
    .top_24_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we0),
    .top_24_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d0),
    .top_24_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_q0),
    .top_24_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address1),
    .top_24_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce1),
    .top_24_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we1),
    .top_24_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d1),
    .top_25_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address0),
    .top_25_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce0),
    .top_25_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we0),
    .top_25_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d0),
    .top_25_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_q0),
    .top_25_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address1),
    .top_25_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce1),
    .top_25_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we1),
    .top_25_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d1),
    .top_26_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address0),
    .top_26_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce0),
    .top_26_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we0),
    .top_26_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d0),
    .top_26_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_q0),
    .top_26_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address1),
    .top_26_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce1),
    .top_26_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we1),
    .top_26_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d1),
    .top_27_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address0),
    .top_27_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce0),
    .top_27_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we0),
    .top_27_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d0),
    .top_27_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_q0),
    .top_27_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address1),
    .top_27_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce1),
    .top_27_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we1),
    .top_27_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d1),
    .top_28_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address0),
    .top_28_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce0),
    .top_28_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we0),
    .top_28_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d0),
    .top_28_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_q0),
    .top_28_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address1),
    .top_28_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce1),
    .top_28_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we1),
    .top_28_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d1),
    .top_29_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address0),
    .top_29_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce0),
    .top_29_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we0),
    .top_29_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d0),
    .top_29_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_q0),
    .top_29_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address1),
    .top_29_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce1),
    .top_29_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we1),
    .top_29_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d1),
    .top_30_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address0),
    .top_30_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce0),
    .top_30_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we0),
    .top_30_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d0),
    .top_30_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_q0),
    .top_30_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address1),
    .top_30_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce1),
    .top_30_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we1),
    .top_30_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d1),
    .top_31_V_address0(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address0),
    .top_31_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce0),
    .top_31_V_we0(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we0),
    .top_31_V_d0(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d0),
    .top_31_V_q0(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_q0),
    .top_31_V_address1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address1),
    .top_31_V_ce1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce1),
    .top_31_V_we1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we1),
    .top_31_V_d1(grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d1),
    .weights_V_offset(grp_DW_CONV_3x3_bias_fu_1650_weights_V_offset),
    .bias_V_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V_address0),
    .bias_V_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V_ce0),
    .bias_V_q0(bias_buf_V_0_q0),
    .bias_V94_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V94_address0),
    .bias_V94_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V94_ce0),
    .bias_V94_q0(bias_buf_V_1_q0),
    .bias_V95_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V95_address0),
    .bias_V95_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V95_ce0),
    .bias_V95_q0(bias_buf_V_2_q0),
    .bias_V96_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V96_address0),
    .bias_V96_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V96_ce0),
    .bias_V96_q0(bias_buf_V_3_q0),
    .bias_V97_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V97_address0),
    .bias_V97_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V97_ce0),
    .bias_V97_q0(bias_buf_V_4_q0),
    .bias_V98_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V98_address0),
    .bias_V98_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V98_ce0),
    .bias_V98_q0(bias_buf_V_5_q0),
    .bias_V99_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V99_address0),
    .bias_V99_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V99_ce0),
    .bias_V99_q0(bias_buf_V_6_q0),
    .bias_V100_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V100_address0),
    .bias_V100_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V100_ce0),
    .bias_V100_q0(bias_buf_V_7_q0),
    .bias_V101_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V101_address0),
    .bias_V101_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V101_ce0),
    .bias_V101_q0(bias_buf_V_8_q0),
    .bias_V102_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V102_address0),
    .bias_V102_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V102_ce0),
    .bias_V102_q0(bias_buf_V_9_q0),
    .bias_V103_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V103_address0),
    .bias_V103_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V103_ce0),
    .bias_V103_q0(bias_buf_V_10_q0),
    .bias_V104_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V104_address0),
    .bias_V104_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V104_ce0),
    .bias_V104_q0(bias_buf_V_11_q0),
    .bias_V105_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V105_address0),
    .bias_V105_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V105_ce0),
    .bias_V105_q0(bias_buf_V_12_q0),
    .bias_V106_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V106_address0),
    .bias_V106_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V106_ce0),
    .bias_V106_q0(bias_buf_V_13_q0),
    .bias_V107_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V107_address0),
    .bias_V107_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V107_ce0),
    .bias_V107_q0(bias_buf_V_14_q0),
    .bias_V108_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V108_address0),
    .bias_V108_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V108_ce0),
    .bias_V108_q0(bias_buf_V_15_q0),
    .bias_V109_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V109_address0),
    .bias_V109_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V109_ce0),
    .bias_V109_q0(bias_buf_V_16_q0),
    .bias_V110_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V110_address0),
    .bias_V110_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V110_ce0),
    .bias_V110_q0(bias_buf_V_17_q0),
    .bias_V111_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V111_address0),
    .bias_V111_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V111_ce0),
    .bias_V111_q0(bias_buf_V_18_q0),
    .bias_V112_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V112_address0),
    .bias_V112_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V112_ce0),
    .bias_V112_q0(bias_buf_V_19_q0),
    .bias_V113_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V113_address0),
    .bias_V113_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V113_ce0),
    .bias_V113_q0(bias_buf_V_20_q0),
    .bias_V114_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V114_address0),
    .bias_V114_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V114_ce0),
    .bias_V114_q0(bias_buf_V_21_q0),
    .bias_V115_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V115_address0),
    .bias_V115_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V115_ce0),
    .bias_V115_q0(bias_buf_V_22_q0),
    .bias_V116_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V116_address0),
    .bias_V116_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V116_ce0),
    .bias_V116_q0(bias_buf_V_23_q0),
    .bias_V117_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V117_address0),
    .bias_V117_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V117_ce0),
    .bias_V117_q0(bias_buf_V_24_q0),
    .bias_V118_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V118_address0),
    .bias_V118_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V118_ce0),
    .bias_V118_q0(bias_buf_V_25_q0),
    .bias_V119_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V119_address0),
    .bias_V119_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V119_ce0),
    .bias_V119_q0(bias_buf_V_26_q0),
    .bias_V120_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V120_address0),
    .bias_V120_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V120_ce0),
    .bias_V120_q0(bias_buf_V_27_q0),
    .bias_V121_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V121_address0),
    .bias_V121_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V121_ce0),
    .bias_V121_q0(bias_buf_V_28_q0),
    .bias_V122_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V122_address0),
    .bias_V122_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V122_ce0),
    .bias_V122_q0(bias_buf_V_29_q0),
    .bias_V123_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V123_address0),
    .bias_V123_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V123_ce0),
    .bias_V123_q0(bias_buf_V_30_q0),
    .bias_V124_address0(grp_DW_CONV_3x3_bias_fu_1650_bias_V124_address0),
    .bias_V124_ce0(grp_DW_CONV_3x3_bias_fu_1650_bias_V124_ce0),
    .bias_V124_q0(bias_buf_V_31_q0),
    .bias_V_offset(grp_DW_CONV_3x3_bias_fu_1650_bias_V_offset),
    .relu(grp_DW_CONV_3x3_bias_fu_1650_relu),
    .weight_buf_3x3_V_0_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_address0),
    .weight_buf_3x3_V_0_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_ce0),
    .weight_buf_3x3_V_0_q0(weight_buf_3x3_V_0_q0),
    .weight_buf_3x3_V_0_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_address1),
    .weight_buf_3x3_V_0_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_ce1),
    .weight_buf_3x3_V_0_q1(weight_buf_3x3_V_0_q1),
    .weight_buf_3x3_V_1_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_address0),
    .weight_buf_3x3_V_1_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_ce0),
    .weight_buf_3x3_V_1_q0(weight_buf_3x3_V_1_q0),
    .weight_buf_3x3_V_1_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_address1),
    .weight_buf_3x3_V_1_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_ce1),
    .weight_buf_3x3_V_1_q1(weight_buf_3x3_V_1_q1),
    .weight_buf_3x3_V_2_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_address0),
    .weight_buf_3x3_V_2_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_ce0),
    .weight_buf_3x3_V_2_q0(weight_buf_3x3_V_2_q0),
    .weight_buf_3x3_V_2_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_address1),
    .weight_buf_3x3_V_2_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_ce1),
    .weight_buf_3x3_V_2_q1(weight_buf_3x3_V_2_q1),
    .weight_buf_3x3_V_3_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_address0),
    .weight_buf_3x3_V_3_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_ce0),
    .weight_buf_3x3_V_3_q0(weight_buf_3x3_V_3_q0),
    .weight_buf_3x3_V_3_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_address1),
    .weight_buf_3x3_V_3_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_ce1),
    .weight_buf_3x3_V_3_q1(weight_buf_3x3_V_3_q1),
    .weight_buf_3x3_V_4_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_address0),
    .weight_buf_3x3_V_4_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_ce0),
    .weight_buf_3x3_V_4_q0(weight_buf_3x3_V_4_q0),
    .weight_buf_3x3_V_4_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_address1),
    .weight_buf_3x3_V_4_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_ce1),
    .weight_buf_3x3_V_4_q1(weight_buf_3x3_V_4_q1),
    .weight_buf_3x3_V_5_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_address0),
    .weight_buf_3x3_V_5_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_ce0),
    .weight_buf_3x3_V_5_q0(weight_buf_3x3_V_5_q0),
    .weight_buf_3x3_V_5_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_address1),
    .weight_buf_3x3_V_5_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_ce1),
    .weight_buf_3x3_V_5_q1(weight_buf_3x3_V_5_q1),
    .weight_buf_3x3_V_6_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_address0),
    .weight_buf_3x3_V_6_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_ce0),
    .weight_buf_3x3_V_6_q0(weight_buf_3x3_V_6_q0),
    .weight_buf_3x3_V_6_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_address1),
    .weight_buf_3x3_V_6_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_ce1),
    .weight_buf_3x3_V_6_q1(weight_buf_3x3_V_6_q1),
    .weight_buf_3x3_V_7_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_address0),
    .weight_buf_3x3_V_7_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_ce0),
    .weight_buf_3x3_V_7_q0(weight_buf_3x3_V_7_q0),
    .weight_buf_3x3_V_7_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_address1),
    .weight_buf_3x3_V_7_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_ce1),
    .weight_buf_3x3_V_7_q1(weight_buf_3x3_V_7_q1),
    .weight_buf_3x3_V_8_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_address0),
    .weight_buf_3x3_V_8_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_ce0),
    .weight_buf_3x3_V_8_q0(weight_buf_3x3_V_8_q0),
    .weight_buf_3x3_V_8_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_address1),
    .weight_buf_3x3_V_8_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_ce1),
    .weight_buf_3x3_V_8_q1(weight_buf_3x3_V_8_q1),
    .weight_buf_3x3_V_9_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_address0),
    .weight_buf_3x3_V_9_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_ce0),
    .weight_buf_3x3_V_9_q0(weight_buf_3x3_V_9_q0),
    .weight_buf_3x3_V_9_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_address1),
    .weight_buf_3x3_V_9_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_ce1),
    .weight_buf_3x3_V_9_q1(weight_buf_3x3_V_9_q1),
    .weight_buf_3x3_V_10_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_address0),
    .weight_buf_3x3_V_10_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_ce0),
    .weight_buf_3x3_V_10_q0(weight_buf_3x3_V_10_q0),
    .weight_buf_3x3_V_10_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_address1),
    .weight_buf_3x3_V_10_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_ce1),
    .weight_buf_3x3_V_10_q1(weight_buf_3x3_V_10_q1),
    .weight_buf_3x3_V_11_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_address0),
    .weight_buf_3x3_V_11_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_ce0),
    .weight_buf_3x3_V_11_q0(weight_buf_3x3_V_11_q0),
    .weight_buf_3x3_V_11_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_address1),
    .weight_buf_3x3_V_11_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_ce1),
    .weight_buf_3x3_V_11_q1(weight_buf_3x3_V_11_q1),
    .weight_buf_3x3_V_12_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_address0),
    .weight_buf_3x3_V_12_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_ce0),
    .weight_buf_3x3_V_12_q0(weight_buf_3x3_V_12_q0),
    .weight_buf_3x3_V_12_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_address1),
    .weight_buf_3x3_V_12_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_ce1),
    .weight_buf_3x3_V_12_q1(weight_buf_3x3_V_12_q1),
    .weight_buf_3x3_V_13_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_address0),
    .weight_buf_3x3_V_13_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_ce0),
    .weight_buf_3x3_V_13_q0(weight_buf_3x3_V_13_q0),
    .weight_buf_3x3_V_13_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_address1),
    .weight_buf_3x3_V_13_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_ce1),
    .weight_buf_3x3_V_13_q1(weight_buf_3x3_V_13_q1),
    .weight_buf_3x3_V_14_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_address0),
    .weight_buf_3x3_V_14_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_ce0),
    .weight_buf_3x3_V_14_q0(weight_buf_3x3_V_14_q0),
    .weight_buf_3x3_V_14_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_address1),
    .weight_buf_3x3_V_14_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_ce1),
    .weight_buf_3x3_V_14_q1(weight_buf_3x3_V_14_q1),
    .weight_buf_3x3_V_15_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_address0),
    .weight_buf_3x3_V_15_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_ce0),
    .weight_buf_3x3_V_15_q0(weight_buf_3x3_V_15_q0),
    .weight_buf_3x3_V_15_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_address1),
    .weight_buf_3x3_V_15_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_ce1),
    .weight_buf_3x3_V_15_q1(weight_buf_3x3_V_15_q1),
    .weight_buf_3x3_V_16_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_address0),
    .weight_buf_3x3_V_16_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_ce0),
    .weight_buf_3x3_V_16_q0(weight_buf_3x3_V_16_q0),
    .weight_buf_3x3_V_16_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_address1),
    .weight_buf_3x3_V_16_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_ce1),
    .weight_buf_3x3_V_16_q1(weight_buf_3x3_V_16_q1),
    .weight_buf_3x3_V_17_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_address0),
    .weight_buf_3x3_V_17_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_ce0),
    .weight_buf_3x3_V_17_q0(weight_buf_3x3_V_17_q0),
    .weight_buf_3x3_V_17_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_address1),
    .weight_buf_3x3_V_17_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_ce1),
    .weight_buf_3x3_V_17_q1(weight_buf_3x3_V_17_q1),
    .weight_buf_3x3_V_18_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_address0),
    .weight_buf_3x3_V_18_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_ce0),
    .weight_buf_3x3_V_18_q0(weight_buf_3x3_V_18_q0),
    .weight_buf_3x3_V_18_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_address1),
    .weight_buf_3x3_V_18_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_ce1),
    .weight_buf_3x3_V_18_q1(weight_buf_3x3_V_18_q1),
    .weight_buf_3x3_V_19_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_address0),
    .weight_buf_3x3_V_19_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_ce0),
    .weight_buf_3x3_V_19_q0(weight_buf_3x3_V_19_q0),
    .weight_buf_3x3_V_19_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_address1),
    .weight_buf_3x3_V_19_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_ce1),
    .weight_buf_3x3_V_19_q1(weight_buf_3x3_V_19_q1),
    .weight_buf_3x3_V_20_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_address0),
    .weight_buf_3x3_V_20_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_ce0),
    .weight_buf_3x3_V_20_q0(weight_buf_3x3_V_20_q0),
    .weight_buf_3x3_V_20_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_address1),
    .weight_buf_3x3_V_20_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_ce1),
    .weight_buf_3x3_V_20_q1(weight_buf_3x3_V_20_q1),
    .weight_buf_3x3_V_21_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_address0),
    .weight_buf_3x3_V_21_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_ce0),
    .weight_buf_3x3_V_21_q0(weight_buf_3x3_V_21_q0),
    .weight_buf_3x3_V_21_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_address1),
    .weight_buf_3x3_V_21_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_ce1),
    .weight_buf_3x3_V_21_q1(weight_buf_3x3_V_21_q1),
    .weight_buf_3x3_V_22_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_address0),
    .weight_buf_3x3_V_22_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_ce0),
    .weight_buf_3x3_V_22_q0(weight_buf_3x3_V_22_q0),
    .weight_buf_3x3_V_22_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_address1),
    .weight_buf_3x3_V_22_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_ce1),
    .weight_buf_3x3_V_22_q1(weight_buf_3x3_V_22_q1),
    .weight_buf_3x3_V_23_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_address0),
    .weight_buf_3x3_V_23_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_ce0),
    .weight_buf_3x3_V_23_q0(weight_buf_3x3_V_23_q0),
    .weight_buf_3x3_V_23_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_address1),
    .weight_buf_3x3_V_23_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_ce1),
    .weight_buf_3x3_V_23_q1(weight_buf_3x3_V_23_q1),
    .weight_buf_3x3_V_24_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_address0),
    .weight_buf_3x3_V_24_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_ce0),
    .weight_buf_3x3_V_24_q0(weight_buf_3x3_V_24_q0),
    .weight_buf_3x3_V_24_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_address1),
    .weight_buf_3x3_V_24_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_ce1),
    .weight_buf_3x3_V_24_q1(weight_buf_3x3_V_24_q1),
    .weight_buf_3x3_V_25_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_address0),
    .weight_buf_3x3_V_25_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_ce0),
    .weight_buf_3x3_V_25_q0(weight_buf_3x3_V_25_q0),
    .weight_buf_3x3_V_25_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_address1),
    .weight_buf_3x3_V_25_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_ce1),
    .weight_buf_3x3_V_25_q1(weight_buf_3x3_V_25_q1),
    .weight_buf_3x3_V_26_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_address0),
    .weight_buf_3x3_V_26_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_ce0),
    .weight_buf_3x3_V_26_q0(weight_buf_3x3_V_26_q0),
    .weight_buf_3x3_V_26_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_address1),
    .weight_buf_3x3_V_26_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_ce1),
    .weight_buf_3x3_V_26_q1(weight_buf_3x3_V_26_q1),
    .weight_buf_3x3_V_27_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_address0),
    .weight_buf_3x3_V_27_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_ce0),
    .weight_buf_3x3_V_27_q0(weight_buf_3x3_V_27_q0),
    .weight_buf_3x3_V_27_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_address1),
    .weight_buf_3x3_V_27_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_ce1),
    .weight_buf_3x3_V_27_q1(weight_buf_3x3_V_27_q1),
    .weight_buf_3x3_V_28_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_address0),
    .weight_buf_3x3_V_28_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_ce0),
    .weight_buf_3x3_V_28_q0(weight_buf_3x3_V_28_q0),
    .weight_buf_3x3_V_28_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_address1),
    .weight_buf_3x3_V_28_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_ce1),
    .weight_buf_3x3_V_28_q1(weight_buf_3x3_V_28_q1),
    .weight_buf_3x3_V_29_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_address0),
    .weight_buf_3x3_V_29_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_ce0),
    .weight_buf_3x3_V_29_q0(weight_buf_3x3_V_29_q0),
    .weight_buf_3x3_V_29_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_address1),
    .weight_buf_3x3_V_29_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_ce1),
    .weight_buf_3x3_V_29_q1(weight_buf_3x3_V_29_q1),
    .weight_buf_3x3_V_30_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_address0),
    .weight_buf_3x3_V_30_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_ce0),
    .weight_buf_3x3_V_30_q0(weight_buf_3x3_V_30_q0),
    .weight_buf_3x3_V_30_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_address1),
    .weight_buf_3x3_V_30_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_ce1),
    .weight_buf_3x3_V_30_q1(weight_buf_3x3_V_30_q1),
    .weight_buf_3x3_V_31_address0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_address0),
    .weight_buf_3x3_V_31_ce0(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_ce0),
    .weight_buf_3x3_V_31_q0(weight_buf_3x3_V_31_q0),
    .weight_buf_3x3_V_31_address1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_address1),
    .weight_buf_3x3_V_31_ce1(grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_ce1),
    .weight_buf_3x3_V_31_q1(weight_buf_3x3_V_31_q1)
);

CONV_1x1_bias grp_CONV_1x1_bias_fu_2494(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CONV_1x1_bias_fu_2494_ap_start),
    .ap_done(grp_CONV_1x1_bias_fu_2494_ap_done),
    .ap_idle(grp_CONV_1x1_bias_fu_2494_ap_idle),
    .ap_ready(grp_CONV_1x1_bias_fu_2494_ap_ready),
    .bottom_0_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_0_V_address0),
    .bottom_0_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_0_V_ce0),
    .bottom_0_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_0_V_q0),
    .bottom_1_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_1_V_address0),
    .bottom_1_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_1_V_ce0),
    .bottom_1_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_1_V_q0),
    .bottom_2_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_2_V_address0),
    .bottom_2_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_2_V_ce0),
    .bottom_2_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_2_V_q0),
    .bottom_3_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_3_V_address0),
    .bottom_3_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_3_V_ce0),
    .bottom_3_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_3_V_q0),
    .bottom_4_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_4_V_address0),
    .bottom_4_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_4_V_ce0),
    .bottom_4_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_4_V_q0),
    .bottom_5_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_5_V_address0),
    .bottom_5_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_5_V_ce0),
    .bottom_5_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_5_V_q0),
    .bottom_6_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_6_V_address0),
    .bottom_6_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_6_V_ce0),
    .bottom_6_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_6_V_q0),
    .bottom_7_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_7_V_address0),
    .bottom_7_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_7_V_ce0),
    .bottom_7_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_7_V_q0),
    .bottom_8_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_8_V_address0),
    .bottom_8_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_8_V_ce0),
    .bottom_8_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_8_V_q0),
    .bottom_9_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_9_V_address0),
    .bottom_9_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_9_V_ce0),
    .bottom_9_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_9_V_q0),
    .bottom_10_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_10_V_address0),
    .bottom_10_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_10_V_ce0),
    .bottom_10_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_10_V_q0),
    .bottom_11_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_11_V_address0),
    .bottom_11_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_11_V_ce0),
    .bottom_11_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_11_V_q0),
    .bottom_12_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_12_V_address0),
    .bottom_12_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_12_V_ce0),
    .bottom_12_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_12_V_q0),
    .bottom_13_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_13_V_address0),
    .bottom_13_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_13_V_ce0),
    .bottom_13_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_13_V_q0),
    .bottom_14_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_14_V_address0),
    .bottom_14_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_14_V_ce0),
    .bottom_14_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_14_V_q0),
    .bottom_15_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_15_V_address0),
    .bottom_15_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_15_V_ce0),
    .bottom_15_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_15_V_q0),
    .bottom_16_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_16_V_address0),
    .bottom_16_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_16_V_ce0),
    .bottom_16_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_16_V_q0),
    .bottom_17_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_17_V_address0),
    .bottom_17_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_17_V_ce0),
    .bottom_17_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_17_V_q0),
    .bottom_18_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_18_V_address0),
    .bottom_18_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_18_V_ce0),
    .bottom_18_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_18_V_q0),
    .bottom_19_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_19_V_address0),
    .bottom_19_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_19_V_ce0),
    .bottom_19_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_19_V_q0),
    .bottom_20_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_20_V_address0),
    .bottom_20_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_20_V_ce0),
    .bottom_20_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_20_V_q0),
    .bottom_21_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_21_V_address0),
    .bottom_21_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_21_V_ce0),
    .bottom_21_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_21_V_q0),
    .bottom_22_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_22_V_address0),
    .bottom_22_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_22_V_ce0),
    .bottom_22_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_22_V_q0),
    .bottom_23_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_23_V_address0),
    .bottom_23_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_23_V_ce0),
    .bottom_23_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_23_V_q0),
    .bottom_24_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_24_V_address0),
    .bottom_24_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_24_V_ce0),
    .bottom_24_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_24_V_q0),
    .bottom_25_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_25_V_address0),
    .bottom_25_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_25_V_ce0),
    .bottom_25_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_25_V_q0),
    .bottom_26_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_26_V_address0),
    .bottom_26_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_26_V_ce0),
    .bottom_26_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_26_V_q0),
    .bottom_27_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_27_V_address0),
    .bottom_27_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_27_V_ce0),
    .bottom_27_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_27_V_q0),
    .bottom_28_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_28_V_address0),
    .bottom_28_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_28_V_ce0),
    .bottom_28_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_28_V_q0),
    .bottom_29_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_29_V_address0),
    .bottom_29_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_29_V_ce0),
    .bottom_29_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_29_V_q0),
    .bottom_30_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_30_V_address0),
    .bottom_30_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_30_V_ce0),
    .bottom_30_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_30_V_q0),
    .bottom_31_V_address0(grp_CONV_1x1_bias_fu_2494_bottom_31_V_address0),
    .bottom_31_V_ce0(grp_CONV_1x1_bias_fu_2494_bottom_31_V_ce0),
    .bottom_31_V_q0(grp_CONV_1x1_bias_fu_2494_bottom_31_V_q0),
    .top_0_V_address0(grp_CONV_1x1_bias_fu_2494_top_0_V_address0),
    .top_0_V_ce0(grp_CONV_1x1_bias_fu_2494_top_0_V_ce0),
    .top_0_V_q0(FM_buf_acc_V_0_q0),
    .top_0_V_address1(grp_CONV_1x1_bias_fu_2494_top_0_V_address1),
    .top_0_V_ce1(grp_CONV_1x1_bias_fu_2494_top_0_V_ce1),
    .top_0_V_we1(grp_CONV_1x1_bias_fu_2494_top_0_V_we1),
    .top_0_V_d1(grp_CONV_1x1_bias_fu_2494_top_0_V_d1),
    .top_1_V_address0(grp_CONV_1x1_bias_fu_2494_top_1_V_address0),
    .top_1_V_ce0(grp_CONV_1x1_bias_fu_2494_top_1_V_ce0),
    .top_1_V_q0(FM_buf_acc_V_1_q0),
    .top_1_V_address1(grp_CONV_1x1_bias_fu_2494_top_1_V_address1),
    .top_1_V_ce1(grp_CONV_1x1_bias_fu_2494_top_1_V_ce1),
    .top_1_V_we1(grp_CONV_1x1_bias_fu_2494_top_1_V_we1),
    .top_1_V_d1(grp_CONV_1x1_bias_fu_2494_top_1_V_d1),
    .top_2_V_address0(grp_CONV_1x1_bias_fu_2494_top_2_V_address0),
    .top_2_V_ce0(grp_CONV_1x1_bias_fu_2494_top_2_V_ce0),
    .top_2_V_q0(FM_buf_acc_V_2_q0),
    .top_2_V_address1(grp_CONV_1x1_bias_fu_2494_top_2_V_address1),
    .top_2_V_ce1(grp_CONV_1x1_bias_fu_2494_top_2_V_ce1),
    .top_2_V_we1(grp_CONV_1x1_bias_fu_2494_top_2_V_we1),
    .top_2_V_d1(grp_CONV_1x1_bias_fu_2494_top_2_V_d1),
    .top_3_V_address0(grp_CONV_1x1_bias_fu_2494_top_3_V_address0),
    .top_3_V_ce0(grp_CONV_1x1_bias_fu_2494_top_3_V_ce0),
    .top_3_V_q0(FM_buf_acc_V_3_q0),
    .top_3_V_address1(grp_CONV_1x1_bias_fu_2494_top_3_V_address1),
    .top_3_V_ce1(grp_CONV_1x1_bias_fu_2494_top_3_V_ce1),
    .top_3_V_we1(grp_CONV_1x1_bias_fu_2494_top_3_V_we1),
    .top_3_V_d1(grp_CONV_1x1_bias_fu_2494_top_3_V_d1),
    .top_4_V_address0(grp_CONV_1x1_bias_fu_2494_top_4_V_address0),
    .top_4_V_ce0(grp_CONV_1x1_bias_fu_2494_top_4_V_ce0),
    .top_4_V_q0(FM_buf_acc_V_4_q0),
    .top_4_V_address1(grp_CONV_1x1_bias_fu_2494_top_4_V_address1),
    .top_4_V_ce1(grp_CONV_1x1_bias_fu_2494_top_4_V_ce1),
    .top_4_V_we1(grp_CONV_1x1_bias_fu_2494_top_4_V_we1),
    .top_4_V_d1(grp_CONV_1x1_bias_fu_2494_top_4_V_d1),
    .top_5_V_address0(grp_CONV_1x1_bias_fu_2494_top_5_V_address0),
    .top_5_V_ce0(grp_CONV_1x1_bias_fu_2494_top_5_V_ce0),
    .top_5_V_q0(FM_buf_acc_V_5_q0),
    .top_5_V_address1(grp_CONV_1x1_bias_fu_2494_top_5_V_address1),
    .top_5_V_ce1(grp_CONV_1x1_bias_fu_2494_top_5_V_ce1),
    .top_5_V_we1(grp_CONV_1x1_bias_fu_2494_top_5_V_we1),
    .top_5_V_d1(grp_CONV_1x1_bias_fu_2494_top_5_V_d1),
    .top_6_V_address0(grp_CONV_1x1_bias_fu_2494_top_6_V_address0),
    .top_6_V_ce0(grp_CONV_1x1_bias_fu_2494_top_6_V_ce0),
    .top_6_V_q0(FM_buf_acc_V_6_q0),
    .top_6_V_address1(grp_CONV_1x1_bias_fu_2494_top_6_V_address1),
    .top_6_V_ce1(grp_CONV_1x1_bias_fu_2494_top_6_V_ce1),
    .top_6_V_we1(grp_CONV_1x1_bias_fu_2494_top_6_V_we1),
    .top_6_V_d1(grp_CONV_1x1_bias_fu_2494_top_6_V_d1),
    .top_7_V_address0(grp_CONV_1x1_bias_fu_2494_top_7_V_address0),
    .top_7_V_ce0(grp_CONV_1x1_bias_fu_2494_top_7_V_ce0),
    .top_7_V_q0(FM_buf_acc_V_7_q0),
    .top_7_V_address1(grp_CONV_1x1_bias_fu_2494_top_7_V_address1),
    .top_7_V_ce1(grp_CONV_1x1_bias_fu_2494_top_7_V_ce1),
    .top_7_V_we1(grp_CONV_1x1_bias_fu_2494_top_7_V_we1),
    .top_7_V_d1(grp_CONV_1x1_bias_fu_2494_top_7_V_d1),
    .top_8_V_address0(grp_CONV_1x1_bias_fu_2494_top_8_V_address0),
    .top_8_V_ce0(grp_CONV_1x1_bias_fu_2494_top_8_V_ce0),
    .top_8_V_q0(FM_buf_acc_V_8_q0),
    .top_8_V_address1(grp_CONV_1x1_bias_fu_2494_top_8_V_address1),
    .top_8_V_ce1(grp_CONV_1x1_bias_fu_2494_top_8_V_ce1),
    .top_8_V_we1(grp_CONV_1x1_bias_fu_2494_top_8_V_we1),
    .top_8_V_d1(grp_CONV_1x1_bias_fu_2494_top_8_V_d1),
    .top_9_V_address0(grp_CONV_1x1_bias_fu_2494_top_9_V_address0),
    .top_9_V_ce0(grp_CONV_1x1_bias_fu_2494_top_9_V_ce0),
    .top_9_V_q0(FM_buf_acc_V_9_q0),
    .top_9_V_address1(grp_CONV_1x1_bias_fu_2494_top_9_V_address1),
    .top_9_V_ce1(grp_CONV_1x1_bias_fu_2494_top_9_V_ce1),
    .top_9_V_we1(grp_CONV_1x1_bias_fu_2494_top_9_V_we1),
    .top_9_V_d1(grp_CONV_1x1_bias_fu_2494_top_9_V_d1),
    .top_10_V_address0(grp_CONV_1x1_bias_fu_2494_top_10_V_address0),
    .top_10_V_ce0(grp_CONV_1x1_bias_fu_2494_top_10_V_ce0),
    .top_10_V_q0(FM_buf_acc_V_10_q0),
    .top_10_V_address1(grp_CONV_1x1_bias_fu_2494_top_10_V_address1),
    .top_10_V_ce1(grp_CONV_1x1_bias_fu_2494_top_10_V_ce1),
    .top_10_V_we1(grp_CONV_1x1_bias_fu_2494_top_10_V_we1),
    .top_10_V_d1(grp_CONV_1x1_bias_fu_2494_top_10_V_d1),
    .top_11_V_address0(grp_CONV_1x1_bias_fu_2494_top_11_V_address0),
    .top_11_V_ce0(grp_CONV_1x1_bias_fu_2494_top_11_V_ce0),
    .top_11_V_q0(FM_buf_acc_V_11_q0),
    .top_11_V_address1(grp_CONV_1x1_bias_fu_2494_top_11_V_address1),
    .top_11_V_ce1(grp_CONV_1x1_bias_fu_2494_top_11_V_ce1),
    .top_11_V_we1(grp_CONV_1x1_bias_fu_2494_top_11_V_we1),
    .top_11_V_d1(grp_CONV_1x1_bias_fu_2494_top_11_V_d1),
    .top_12_V_address0(grp_CONV_1x1_bias_fu_2494_top_12_V_address0),
    .top_12_V_ce0(grp_CONV_1x1_bias_fu_2494_top_12_V_ce0),
    .top_12_V_q0(FM_buf_acc_V_12_q0),
    .top_12_V_address1(grp_CONV_1x1_bias_fu_2494_top_12_V_address1),
    .top_12_V_ce1(grp_CONV_1x1_bias_fu_2494_top_12_V_ce1),
    .top_12_V_we1(grp_CONV_1x1_bias_fu_2494_top_12_V_we1),
    .top_12_V_d1(grp_CONV_1x1_bias_fu_2494_top_12_V_d1),
    .top_13_V_address0(grp_CONV_1x1_bias_fu_2494_top_13_V_address0),
    .top_13_V_ce0(grp_CONV_1x1_bias_fu_2494_top_13_V_ce0),
    .top_13_V_q0(FM_buf_acc_V_13_q0),
    .top_13_V_address1(grp_CONV_1x1_bias_fu_2494_top_13_V_address1),
    .top_13_V_ce1(grp_CONV_1x1_bias_fu_2494_top_13_V_ce1),
    .top_13_V_we1(grp_CONV_1x1_bias_fu_2494_top_13_V_we1),
    .top_13_V_d1(grp_CONV_1x1_bias_fu_2494_top_13_V_d1),
    .top_14_V_address0(grp_CONV_1x1_bias_fu_2494_top_14_V_address0),
    .top_14_V_ce0(grp_CONV_1x1_bias_fu_2494_top_14_V_ce0),
    .top_14_V_q0(FM_buf_acc_V_14_q0),
    .top_14_V_address1(grp_CONV_1x1_bias_fu_2494_top_14_V_address1),
    .top_14_V_ce1(grp_CONV_1x1_bias_fu_2494_top_14_V_ce1),
    .top_14_V_we1(grp_CONV_1x1_bias_fu_2494_top_14_V_we1),
    .top_14_V_d1(grp_CONV_1x1_bias_fu_2494_top_14_V_d1),
    .top_15_V_address0(grp_CONV_1x1_bias_fu_2494_top_15_V_address0),
    .top_15_V_ce0(grp_CONV_1x1_bias_fu_2494_top_15_V_ce0),
    .top_15_V_q0(FM_buf_acc_V_15_q0),
    .top_15_V_address1(grp_CONV_1x1_bias_fu_2494_top_15_V_address1),
    .top_15_V_ce1(grp_CONV_1x1_bias_fu_2494_top_15_V_ce1),
    .top_15_V_we1(grp_CONV_1x1_bias_fu_2494_top_15_V_we1),
    .top_15_V_d1(grp_CONV_1x1_bias_fu_2494_top_15_V_d1),
    .top_16_V_address0(grp_CONV_1x1_bias_fu_2494_top_16_V_address0),
    .top_16_V_ce0(grp_CONV_1x1_bias_fu_2494_top_16_V_ce0),
    .top_16_V_we0(grp_CONV_1x1_bias_fu_2494_top_16_V_we0),
    .top_16_V_d0(grp_CONV_1x1_bias_fu_2494_top_16_V_d0),
    .top_16_V_q0(FM_buf_acc_V_16_q0),
    .top_17_V_address0(grp_CONV_1x1_bias_fu_2494_top_17_V_address0),
    .top_17_V_ce0(grp_CONV_1x1_bias_fu_2494_top_17_V_ce0),
    .top_17_V_we0(grp_CONV_1x1_bias_fu_2494_top_17_V_we0),
    .top_17_V_d0(grp_CONV_1x1_bias_fu_2494_top_17_V_d0),
    .top_17_V_q0(FM_buf_acc_V_17_q0),
    .top_18_V_address0(grp_CONV_1x1_bias_fu_2494_top_18_V_address0),
    .top_18_V_ce0(grp_CONV_1x1_bias_fu_2494_top_18_V_ce0),
    .top_18_V_we0(grp_CONV_1x1_bias_fu_2494_top_18_V_we0),
    .top_18_V_d0(grp_CONV_1x1_bias_fu_2494_top_18_V_d0),
    .top_18_V_q0(FM_buf_acc_V_18_q0),
    .top_19_V_address0(grp_CONV_1x1_bias_fu_2494_top_19_V_address0),
    .top_19_V_ce0(grp_CONV_1x1_bias_fu_2494_top_19_V_ce0),
    .top_19_V_we0(grp_CONV_1x1_bias_fu_2494_top_19_V_we0),
    .top_19_V_d0(grp_CONV_1x1_bias_fu_2494_top_19_V_d0),
    .top_19_V_q0(FM_buf_acc_V_19_q0),
    .top_20_V_address0(grp_CONV_1x1_bias_fu_2494_top_20_V_address0),
    .top_20_V_ce0(grp_CONV_1x1_bias_fu_2494_top_20_V_ce0),
    .top_20_V_we0(grp_CONV_1x1_bias_fu_2494_top_20_V_we0),
    .top_20_V_d0(grp_CONV_1x1_bias_fu_2494_top_20_V_d0),
    .top_20_V_q0(FM_buf_acc_V_20_q0),
    .top_21_V_address0(grp_CONV_1x1_bias_fu_2494_top_21_V_address0),
    .top_21_V_ce0(grp_CONV_1x1_bias_fu_2494_top_21_V_ce0),
    .top_21_V_we0(grp_CONV_1x1_bias_fu_2494_top_21_V_we0),
    .top_21_V_d0(grp_CONV_1x1_bias_fu_2494_top_21_V_d0),
    .top_21_V_q0(FM_buf_acc_V_21_q0),
    .top_22_V_address0(grp_CONV_1x1_bias_fu_2494_top_22_V_address0),
    .top_22_V_ce0(grp_CONV_1x1_bias_fu_2494_top_22_V_ce0),
    .top_22_V_we0(grp_CONV_1x1_bias_fu_2494_top_22_V_we0),
    .top_22_V_d0(grp_CONV_1x1_bias_fu_2494_top_22_V_d0),
    .top_22_V_q0(FM_buf_acc_V_22_q0),
    .top_23_V_address0(grp_CONV_1x1_bias_fu_2494_top_23_V_address0),
    .top_23_V_ce0(grp_CONV_1x1_bias_fu_2494_top_23_V_ce0),
    .top_23_V_we0(grp_CONV_1x1_bias_fu_2494_top_23_V_we0),
    .top_23_V_d0(grp_CONV_1x1_bias_fu_2494_top_23_V_d0),
    .top_23_V_q0(FM_buf_acc_V_23_q0),
    .top_24_V_address0(grp_CONV_1x1_bias_fu_2494_top_24_V_address0),
    .top_24_V_ce0(grp_CONV_1x1_bias_fu_2494_top_24_V_ce0),
    .top_24_V_we0(grp_CONV_1x1_bias_fu_2494_top_24_V_we0),
    .top_24_V_d0(grp_CONV_1x1_bias_fu_2494_top_24_V_d0),
    .top_24_V_q0(FM_buf_acc_V_24_q0),
    .top_25_V_address0(grp_CONV_1x1_bias_fu_2494_top_25_V_address0),
    .top_25_V_ce0(grp_CONV_1x1_bias_fu_2494_top_25_V_ce0),
    .top_25_V_we0(grp_CONV_1x1_bias_fu_2494_top_25_V_we0),
    .top_25_V_d0(grp_CONV_1x1_bias_fu_2494_top_25_V_d0),
    .top_25_V_q0(FM_buf_acc_V_25_q0),
    .top_26_V_address0(grp_CONV_1x1_bias_fu_2494_top_26_V_address0),
    .top_26_V_ce0(grp_CONV_1x1_bias_fu_2494_top_26_V_ce0),
    .top_26_V_we0(grp_CONV_1x1_bias_fu_2494_top_26_V_we0),
    .top_26_V_d0(grp_CONV_1x1_bias_fu_2494_top_26_V_d0),
    .top_26_V_q0(FM_buf_acc_V_26_q0),
    .top_27_V_address0(grp_CONV_1x1_bias_fu_2494_top_27_V_address0),
    .top_27_V_ce0(grp_CONV_1x1_bias_fu_2494_top_27_V_ce0),
    .top_27_V_we0(grp_CONV_1x1_bias_fu_2494_top_27_V_we0),
    .top_27_V_d0(grp_CONV_1x1_bias_fu_2494_top_27_V_d0),
    .top_27_V_q0(FM_buf_acc_V_27_q0),
    .top_28_V_address0(grp_CONV_1x1_bias_fu_2494_top_28_V_address0),
    .top_28_V_ce0(grp_CONV_1x1_bias_fu_2494_top_28_V_ce0),
    .top_28_V_we0(grp_CONV_1x1_bias_fu_2494_top_28_V_we0),
    .top_28_V_d0(grp_CONV_1x1_bias_fu_2494_top_28_V_d0),
    .top_28_V_q0(FM_buf_acc_V_28_q0),
    .top_29_V_address0(grp_CONV_1x1_bias_fu_2494_top_29_V_address0),
    .top_29_V_ce0(grp_CONV_1x1_bias_fu_2494_top_29_V_ce0),
    .top_29_V_we0(grp_CONV_1x1_bias_fu_2494_top_29_V_we0),
    .top_29_V_d0(grp_CONV_1x1_bias_fu_2494_top_29_V_d0),
    .top_29_V_q0(FM_buf_acc_V_29_q0),
    .top_30_V_address0(grp_CONV_1x1_bias_fu_2494_top_30_V_address0),
    .top_30_V_ce0(grp_CONV_1x1_bias_fu_2494_top_30_V_ce0),
    .top_30_V_we0(grp_CONV_1x1_bias_fu_2494_top_30_V_we0),
    .top_30_V_d0(grp_CONV_1x1_bias_fu_2494_top_30_V_d0),
    .top_30_V_q0(FM_buf_acc_V_30_q0),
    .top_31_V_address0(grp_CONV_1x1_bias_fu_2494_top_31_V_address0),
    .top_31_V_ce0(grp_CONV_1x1_bias_fu_2494_top_31_V_ce0),
    .top_31_V_we0(grp_CONV_1x1_bias_fu_2494_top_31_V_we0),
    .top_31_V_d0(grp_CONV_1x1_bias_fu_2494_top_31_V_d0),
    .top_31_V_q0(FM_buf_acc_V_31_q0),
    .weights_V_offset(grp_CONV_1x1_bias_fu_2494_weights_V_offset),
    .bias_V_address0(grp_CONV_1x1_bias_fu_2494_bias_V_address0),
    .bias_V_ce0(grp_CONV_1x1_bias_fu_2494_bias_V_ce0),
    .bias_V_q0(bias_buf_V_0_q0),
    .bias_V94_address0(grp_CONV_1x1_bias_fu_2494_bias_V94_address0),
    .bias_V94_ce0(grp_CONV_1x1_bias_fu_2494_bias_V94_ce0),
    .bias_V94_q0(bias_buf_V_1_q0),
    .bias_V95_address0(grp_CONV_1x1_bias_fu_2494_bias_V95_address0),
    .bias_V95_ce0(grp_CONV_1x1_bias_fu_2494_bias_V95_ce0),
    .bias_V95_q0(bias_buf_V_2_q0),
    .bias_V96_address0(grp_CONV_1x1_bias_fu_2494_bias_V96_address0),
    .bias_V96_ce0(grp_CONV_1x1_bias_fu_2494_bias_V96_ce0),
    .bias_V96_q0(bias_buf_V_3_q0),
    .bias_V97_address0(grp_CONV_1x1_bias_fu_2494_bias_V97_address0),
    .bias_V97_ce0(grp_CONV_1x1_bias_fu_2494_bias_V97_ce0),
    .bias_V97_q0(bias_buf_V_4_q0),
    .bias_V98_address0(grp_CONV_1x1_bias_fu_2494_bias_V98_address0),
    .bias_V98_ce0(grp_CONV_1x1_bias_fu_2494_bias_V98_ce0),
    .bias_V98_q0(bias_buf_V_5_q0),
    .bias_V99_address0(grp_CONV_1x1_bias_fu_2494_bias_V99_address0),
    .bias_V99_ce0(grp_CONV_1x1_bias_fu_2494_bias_V99_ce0),
    .bias_V99_q0(bias_buf_V_6_q0),
    .bias_V100_address0(grp_CONV_1x1_bias_fu_2494_bias_V100_address0),
    .bias_V100_ce0(grp_CONV_1x1_bias_fu_2494_bias_V100_ce0),
    .bias_V100_q0(bias_buf_V_7_q0),
    .bias_V101_address0(grp_CONV_1x1_bias_fu_2494_bias_V101_address0),
    .bias_V101_ce0(grp_CONV_1x1_bias_fu_2494_bias_V101_ce0),
    .bias_V101_q0(bias_buf_V_8_q0),
    .bias_V102_address0(grp_CONV_1x1_bias_fu_2494_bias_V102_address0),
    .bias_V102_ce0(grp_CONV_1x1_bias_fu_2494_bias_V102_ce0),
    .bias_V102_q0(bias_buf_V_9_q0),
    .bias_V103_address0(grp_CONV_1x1_bias_fu_2494_bias_V103_address0),
    .bias_V103_ce0(grp_CONV_1x1_bias_fu_2494_bias_V103_ce0),
    .bias_V103_q0(bias_buf_V_10_q0),
    .bias_V104_address0(grp_CONV_1x1_bias_fu_2494_bias_V104_address0),
    .bias_V104_ce0(grp_CONV_1x1_bias_fu_2494_bias_V104_ce0),
    .bias_V104_q0(bias_buf_V_11_q0),
    .bias_V105_address0(grp_CONV_1x1_bias_fu_2494_bias_V105_address0),
    .bias_V105_ce0(grp_CONV_1x1_bias_fu_2494_bias_V105_ce0),
    .bias_V105_q0(bias_buf_V_12_q0),
    .bias_V106_address0(grp_CONV_1x1_bias_fu_2494_bias_V106_address0),
    .bias_V106_ce0(grp_CONV_1x1_bias_fu_2494_bias_V106_ce0),
    .bias_V106_q0(bias_buf_V_13_q0),
    .bias_V107_address0(grp_CONV_1x1_bias_fu_2494_bias_V107_address0),
    .bias_V107_ce0(grp_CONV_1x1_bias_fu_2494_bias_V107_ce0),
    .bias_V107_q0(bias_buf_V_14_q0),
    .bias_V108_address0(grp_CONV_1x1_bias_fu_2494_bias_V108_address0),
    .bias_V108_ce0(grp_CONV_1x1_bias_fu_2494_bias_V108_ce0),
    .bias_V108_q0(bias_buf_V_15_q0),
    .bias_V109_address0(grp_CONV_1x1_bias_fu_2494_bias_V109_address0),
    .bias_V109_ce0(grp_CONV_1x1_bias_fu_2494_bias_V109_ce0),
    .bias_V109_q0(bias_buf_V_16_q0),
    .bias_V110_address0(grp_CONV_1x1_bias_fu_2494_bias_V110_address0),
    .bias_V110_ce0(grp_CONV_1x1_bias_fu_2494_bias_V110_ce0),
    .bias_V110_q0(bias_buf_V_17_q0),
    .bias_V111_address0(grp_CONV_1x1_bias_fu_2494_bias_V111_address0),
    .bias_V111_ce0(grp_CONV_1x1_bias_fu_2494_bias_V111_ce0),
    .bias_V111_q0(bias_buf_V_18_q0),
    .bias_V112_address0(grp_CONV_1x1_bias_fu_2494_bias_V112_address0),
    .bias_V112_ce0(grp_CONV_1x1_bias_fu_2494_bias_V112_ce0),
    .bias_V112_q0(bias_buf_V_19_q0),
    .bias_V113_address0(grp_CONV_1x1_bias_fu_2494_bias_V113_address0),
    .bias_V113_ce0(grp_CONV_1x1_bias_fu_2494_bias_V113_ce0),
    .bias_V113_q0(bias_buf_V_20_q0),
    .bias_V114_address0(grp_CONV_1x1_bias_fu_2494_bias_V114_address0),
    .bias_V114_ce0(grp_CONV_1x1_bias_fu_2494_bias_V114_ce0),
    .bias_V114_q0(bias_buf_V_21_q0),
    .bias_V115_address0(grp_CONV_1x1_bias_fu_2494_bias_V115_address0),
    .bias_V115_ce0(grp_CONV_1x1_bias_fu_2494_bias_V115_ce0),
    .bias_V115_q0(bias_buf_V_22_q0),
    .bias_V116_address0(grp_CONV_1x1_bias_fu_2494_bias_V116_address0),
    .bias_V116_ce0(grp_CONV_1x1_bias_fu_2494_bias_V116_ce0),
    .bias_V116_q0(bias_buf_V_23_q0),
    .bias_V117_address0(grp_CONV_1x1_bias_fu_2494_bias_V117_address0),
    .bias_V117_ce0(grp_CONV_1x1_bias_fu_2494_bias_V117_ce0),
    .bias_V117_q0(bias_buf_V_24_q0),
    .bias_V118_address0(grp_CONV_1x1_bias_fu_2494_bias_V118_address0),
    .bias_V118_ce0(grp_CONV_1x1_bias_fu_2494_bias_V118_ce0),
    .bias_V118_q0(bias_buf_V_25_q0),
    .bias_V119_address0(grp_CONV_1x1_bias_fu_2494_bias_V119_address0),
    .bias_V119_ce0(grp_CONV_1x1_bias_fu_2494_bias_V119_ce0),
    .bias_V119_q0(bias_buf_V_26_q0),
    .bias_V120_address0(grp_CONV_1x1_bias_fu_2494_bias_V120_address0),
    .bias_V120_ce0(grp_CONV_1x1_bias_fu_2494_bias_V120_ce0),
    .bias_V120_q0(bias_buf_V_27_q0),
    .bias_V121_address0(grp_CONV_1x1_bias_fu_2494_bias_V121_address0),
    .bias_V121_ce0(grp_CONV_1x1_bias_fu_2494_bias_V121_ce0),
    .bias_V121_q0(bias_buf_V_28_q0),
    .bias_V122_address0(grp_CONV_1x1_bias_fu_2494_bias_V122_address0),
    .bias_V122_ce0(grp_CONV_1x1_bias_fu_2494_bias_V122_ce0),
    .bias_V122_q0(bias_buf_V_29_q0),
    .bias_V123_address0(grp_CONV_1x1_bias_fu_2494_bias_V123_address0),
    .bias_V123_ce0(grp_CONV_1x1_bias_fu_2494_bias_V123_ce0),
    .bias_V123_q0(bias_buf_V_30_q0),
    .bias_V124_address0(grp_CONV_1x1_bias_fu_2494_bias_V124_address0),
    .bias_V124_ce0(grp_CONV_1x1_bias_fu_2494_bias_V124_ce0),
    .bias_V124_q0(bias_buf_V_31_q0),
    .bias_V_offset(grp_CONV_1x1_bias_fu_2494_bias_V_offset),
    .skip(grp_CONV_1x1_bias_fu_2494_skip),
    .first_ci_flag(grp_CONV_1x1_bias_fu_2494_first_ci_flag),
    .weight_buf_1x1_V_0_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_0_address0),
    .weight_buf_1x1_V_0_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_0_ce0),
    .weight_buf_1x1_V_0_q0(weight_buf_1x1_V_0_q0),
    .weight_buf_1x1_V_1_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_1_address0),
    .weight_buf_1x1_V_1_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_1_ce0),
    .weight_buf_1x1_V_1_q0(weight_buf_1x1_V_1_q0),
    .weight_buf_1x1_V_2_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_2_address0),
    .weight_buf_1x1_V_2_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_2_ce0),
    .weight_buf_1x1_V_2_q0(weight_buf_1x1_V_2_q0),
    .weight_buf_1x1_V_3_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_3_address0),
    .weight_buf_1x1_V_3_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_3_ce0),
    .weight_buf_1x1_V_3_q0(weight_buf_1x1_V_3_q0),
    .weight_buf_1x1_V_4_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_4_address0),
    .weight_buf_1x1_V_4_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_4_ce0),
    .weight_buf_1x1_V_4_q0(weight_buf_1x1_V_4_q0),
    .weight_buf_1x1_V_5_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_5_address0),
    .weight_buf_1x1_V_5_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_5_ce0),
    .weight_buf_1x1_V_5_q0(weight_buf_1x1_V_5_q0),
    .weight_buf_1x1_V_6_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_6_address0),
    .weight_buf_1x1_V_6_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_6_ce0),
    .weight_buf_1x1_V_6_q0(weight_buf_1x1_V_6_q0),
    .weight_buf_1x1_V_7_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_7_address0),
    .weight_buf_1x1_V_7_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_7_ce0),
    .weight_buf_1x1_V_7_q0(weight_buf_1x1_V_7_q0),
    .weight_buf_1x1_V_8_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_8_address0),
    .weight_buf_1x1_V_8_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_8_ce0),
    .weight_buf_1x1_V_8_q0(weight_buf_1x1_V_8_q0),
    .weight_buf_1x1_V_9_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_9_address0),
    .weight_buf_1x1_V_9_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_9_ce0),
    .weight_buf_1x1_V_9_q0(weight_buf_1x1_V_9_q0),
    .weight_buf_1x1_V_10_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_10_address0),
    .weight_buf_1x1_V_10_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_10_ce0),
    .weight_buf_1x1_V_10_q0(weight_buf_1x1_V_10_q0),
    .weight_buf_1x1_V_11_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_11_address0),
    .weight_buf_1x1_V_11_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_11_ce0),
    .weight_buf_1x1_V_11_q0(weight_buf_1x1_V_11_q0),
    .weight_buf_1x1_V_12_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_12_address0),
    .weight_buf_1x1_V_12_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_12_ce0),
    .weight_buf_1x1_V_12_q0(weight_buf_1x1_V_12_q0),
    .weight_buf_1x1_V_13_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_13_address0),
    .weight_buf_1x1_V_13_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_13_ce0),
    .weight_buf_1x1_V_13_q0(weight_buf_1x1_V_13_q0),
    .weight_buf_1x1_V_14_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_14_address0),
    .weight_buf_1x1_V_14_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_14_ce0),
    .weight_buf_1x1_V_14_q0(weight_buf_1x1_V_14_q0),
    .weight_buf_1x1_V_15_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_15_address0),
    .weight_buf_1x1_V_15_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_15_ce0),
    .weight_buf_1x1_V_15_q0(weight_buf_1x1_V_15_q0),
    .weight_buf_1x1_V_16_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_16_address0),
    .weight_buf_1x1_V_16_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_16_ce0),
    .weight_buf_1x1_V_16_q0(weight_buf_1x1_V_16_q0),
    .weight_buf_1x1_V_17_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_17_address0),
    .weight_buf_1x1_V_17_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_17_ce0),
    .weight_buf_1x1_V_17_q0(weight_buf_1x1_V_17_q0),
    .weight_buf_1x1_V_18_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_18_address0),
    .weight_buf_1x1_V_18_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_18_ce0),
    .weight_buf_1x1_V_18_q0(weight_buf_1x1_V_18_q0),
    .weight_buf_1x1_V_19_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_19_address0),
    .weight_buf_1x1_V_19_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_19_ce0),
    .weight_buf_1x1_V_19_q0(weight_buf_1x1_V_19_q0),
    .weight_buf_1x1_V_20_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_20_address0),
    .weight_buf_1x1_V_20_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_20_ce0),
    .weight_buf_1x1_V_20_q0(weight_buf_1x1_V_20_q0),
    .weight_buf_1x1_V_21_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_21_address0),
    .weight_buf_1x1_V_21_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_21_ce0),
    .weight_buf_1x1_V_21_q0(weight_buf_1x1_V_21_q0),
    .weight_buf_1x1_V_22_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_22_address0),
    .weight_buf_1x1_V_22_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_22_ce0),
    .weight_buf_1x1_V_22_q0(weight_buf_1x1_V_22_q0),
    .weight_buf_1x1_V_23_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_23_address0),
    .weight_buf_1x1_V_23_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_23_ce0),
    .weight_buf_1x1_V_23_q0(weight_buf_1x1_V_23_q0),
    .weight_buf_1x1_V_24_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_24_address0),
    .weight_buf_1x1_V_24_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_24_ce0),
    .weight_buf_1x1_V_24_q0(weight_buf_1x1_V_24_q0),
    .weight_buf_1x1_V_25_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_25_address0),
    .weight_buf_1x1_V_25_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_25_ce0),
    .weight_buf_1x1_V_25_q0(weight_buf_1x1_V_25_q0),
    .weight_buf_1x1_V_26_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_26_address0),
    .weight_buf_1x1_V_26_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_26_ce0),
    .weight_buf_1x1_V_26_q0(weight_buf_1x1_V_26_q0),
    .weight_buf_1x1_V_27_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_27_address0),
    .weight_buf_1x1_V_27_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_27_ce0),
    .weight_buf_1x1_V_27_q0(weight_buf_1x1_V_27_q0),
    .weight_buf_1x1_V_28_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_28_address0),
    .weight_buf_1x1_V_28_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_28_ce0),
    .weight_buf_1x1_V_28_q0(weight_buf_1x1_V_28_q0),
    .weight_buf_1x1_V_29_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_29_address0),
    .weight_buf_1x1_V_29_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_29_ce0),
    .weight_buf_1x1_V_29_q0(weight_buf_1x1_V_29_q0),
    .weight_buf_1x1_V_30_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_30_address0),
    .weight_buf_1x1_V_30_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_30_ce0),
    .weight_buf_1x1_V_30_q0(weight_buf_1x1_V_30_q0),
    .weight_buf_1x1_V_31_address0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_31_address0),
    .weight_buf_1x1_V_31_ce0(grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_31_ce0),
    .weight_buf_1x1_V_31_q0(weight_buf_1x1_V_31_q0)
);

Relu_Max_Pooling grp_Relu_Max_Pooling_fu_3272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Relu_Max_Pooling_fu_3272_ap_start),
    .ap_done(grp_Relu_Max_Pooling_fu_3272_ap_done),
    .ap_idle(grp_Relu_Max_Pooling_fu_3272_ap_idle),
    .ap_ready(grp_Relu_Max_Pooling_fu_3272_ap_ready),
    .buf_in_0_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_address0),
    .buf_in_0_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_ce0),
    .buf_in_0_V_q0(FM_buf_acc_V_0_q0),
    .buf_in_0_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_address1),
    .buf_in_0_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_ce1),
    .buf_in_0_V_q1(FM_buf_acc_V_0_q1),
    .buf_in_1_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_address0),
    .buf_in_1_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_ce0),
    .buf_in_1_V_q0(FM_buf_acc_V_1_q0),
    .buf_in_1_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_address1),
    .buf_in_1_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_ce1),
    .buf_in_1_V_q1(FM_buf_acc_V_1_q1),
    .buf_in_2_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_address0),
    .buf_in_2_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_ce0),
    .buf_in_2_V_q0(FM_buf_acc_V_2_q0),
    .buf_in_2_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_address1),
    .buf_in_2_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_ce1),
    .buf_in_2_V_q1(FM_buf_acc_V_2_q1),
    .buf_in_3_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_address0),
    .buf_in_3_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_ce0),
    .buf_in_3_V_q0(FM_buf_acc_V_3_q0),
    .buf_in_3_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_address1),
    .buf_in_3_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_ce1),
    .buf_in_3_V_q1(FM_buf_acc_V_3_q1),
    .buf_in_4_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_address0),
    .buf_in_4_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_ce0),
    .buf_in_4_V_q0(FM_buf_acc_V_4_q0),
    .buf_in_4_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_address1),
    .buf_in_4_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_ce1),
    .buf_in_4_V_q1(FM_buf_acc_V_4_q1),
    .buf_in_5_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_address0),
    .buf_in_5_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_ce0),
    .buf_in_5_V_q0(FM_buf_acc_V_5_q0),
    .buf_in_5_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_address1),
    .buf_in_5_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_ce1),
    .buf_in_5_V_q1(FM_buf_acc_V_5_q1),
    .buf_in_6_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_address0),
    .buf_in_6_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_ce0),
    .buf_in_6_V_q0(FM_buf_acc_V_6_q0),
    .buf_in_6_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_address1),
    .buf_in_6_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_ce1),
    .buf_in_6_V_q1(FM_buf_acc_V_6_q1),
    .buf_in_7_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_address0),
    .buf_in_7_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_ce0),
    .buf_in_7_V_q0(FM_buf_acc_V_7_q0),
    .buf_in_7_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_address1),
    .buf_in_7_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_ce1),
    .buf_in_7_V_q1(FM_buf_acc_V_7_q1),
    .buf_in_8_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_address0),
    .buf_in_8_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_ce0),
    .buf_in_8_V_q0(FM_buf_acc_V_8_q0),
    .buf_in_8_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_address1),
    .buf_in_8_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_ce1),
    .buf_in_8_V_q1(FM_buf_acc_V_8_q1),
    .buf_in_9_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_address0),
    .buf_in_9_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_ce0),
    .buf_in_9_V_q0(FM_buf_acc_V_9_q0),
    .buf_in_9_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_address1),
    .buf_in_9_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_ce1),
    .buf_in_9_V_q1(FM_buf_acc_V_9_q1),
    .buf_in_10_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_address0),
    .buf_in_10_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_ce0),
    .buf_in_10_V_q0(FM_buf_acc_V_10_q0),
    .buf_in_10_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_address1),
    .buf_in_10_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_ce1),
    .buf_in_10_V_q1(FM_buf_acc_V_10_q1),
    .buf_in_11_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_address0),
    .buf_in_11_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_ce0),
    .buf_in_11_V_q0(FM_buf_acc_V_11_q0),
    .buf_in_11_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_address1),
    .buf_in_11_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_ce1),
    .buf_in_11_V_q1(FM_buf_acc_V_11_q1),
    .buf_in_12_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_address0),
    .buf_in_12_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_ce0),
    .buf_in_12_V_q0(FM_buf_acc_V_12_q0),
    .buf_in_12_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_address1),
    .buf_in_12_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_ce1),
    .buf_in_12_V_q1(FM_buf_acc_V_12_q1),
    .buf_in_13_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_address0),
    .buf_in_13_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_ce0),
    .buf_in_13_V_q0(FM_buf_acc_V_13_q0),
    .buf_in_13_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_address1),
    .buf_in_13_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_ce1),
    .buf_in_13_V_q1(FM_buf_acc_V_13_q1),
    .buf_in_14_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_address0),
    .buf_in_14_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_ce0),
    .buf_in_14_V_q0(FM_buf_acc_V_14_q0),
    .buf_in_14_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_address1),
    .buf_in_14_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_ce1),
    .buf_in_14_V_q1(FM_buf_acc_V_14_q1),
    .buf_in_15_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_address0),
    .buf_in_15_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_ce0),
    .buf_in_15_V_q0(FM_buf_acc_V_15_q0),
    .buf_in_15_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_address1),
    .buf_in_15_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_ce1),
    .buf_in_15_V_q1(FM_buf_acc_V_15_q1),
    .buf_in_16_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_address0),
    .buf_in_16_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_ce0),
    .buf_in_16_V_q0(FM_buf_acc_V_16_q0),
    .buf_in_16_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_address1),
    .buf_in_16_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_ce1),
    .buf_in_16_V_q1(FM_buf_acc_V_16_q1),
    .buf_in_17_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_address0),
    .buf_in_17_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_ce0),
    .buf_in_17_V_q0(FM_buf_acc_V_17_q0),
    .buf_in_17_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_address1),
    .buf_in_17_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_ce1),
    .buf_in_17_V_q1(FM_buf_acc_V_17_q1),
    .buf_in_18_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_address0),
    .buf_in_18_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_ce0),
    .buf_in_18_V_q0(FM_buf_acc_V_18_q0),
    .buf_in_18_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_address1),
    .buf_in_18_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_ce1),
    .buf_in_18_V_q1(FM_buf_acc_V_18_q1),
    .buf_in_19_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_address0),
    .buf_in_19_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_ce0),
    .buf_in_19_V_q0(FM_buf_acc_V_19_q0),
    .buf_in_19_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_address1),
    .buf_in_19_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_ce1),
    .buf_in_19_V_q1(FM_buf_acc_V_19_q1),
    .buf_in_20_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_address0),
    .buf_in_20_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_ce0),
    .buf_in_20_V_q0(FM_buf_acc_V_20_q0),
    .buf_in_20_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_address1),
    .buf_in_20_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_ce1),
    .buf_in_20_V_q1(FM_buf_acc_V_20_q1),
    .buf_in_21_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_address0),
    .buf_in_21_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_ce0),
    .buf_in_21_V_q0(FM_buf_acc_V_21_q0),
    .buf_in_21_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_address1),
    .buf_in_21_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_ce1),
    .buf_in_21_V_q1(FM_buf_acc_V_21_q1),
    .buf_in_22_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_address0),
    .buf_in_22_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_ce0),
    .buf_in_22_V_q0(FM_buf_acc_V_22_q0),
    .buf_in_22_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_address1),
    .buf_in_22_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_ce1),
    .buf_in_22_V_q1(FM_buf_acc_V_22_q1),
    .buf_in_23_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_address0),
    .buf_in_23_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_ce0),
    .buf_in_23_V_q0(FM_buf_acc_V_23_q0),
    .buf_in_23_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_address1),
    .buf_in_23_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_ce1),
    .buf_in_23_V_q1(FM_buf_acc_V_23_q1),
    .buf_in_24_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_address0),
    .buf_in_24_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_ce0),
    .buf_in_24_V_q0(FM_buf_acc_V_24_q0),
    .buf_in_24_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_address1),
    .buf_in_24_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_ce1),
    .buf_in_24_V_q1(FM_buf_acc_V_24_q1),
    .buf_in_25_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_address0),
    .buf_in_25_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_ce0),
    .buf_in_25_V_q0(FM_buf_acc_V_25_q0),
    .buf_in_25_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_address1),
    .buf_in_25_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_ce1),
    .buf_in_25_V_q1(FM_buf_acc_V_25_q1),
    .buf_in_26_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_address0),
    .buf_in_26_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_ce0),
    .buf_in_26_V_q0(FM_buf_acc_V_26_q0),
    .buf_in_26_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_address1),
    .buf_in_26_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_ce1),
    .buf_in_26_V_q1(FM_buf_acc_V_26_q1),
    .buf_in_27_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_address0),
    .buf_in_27_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_ce0),
    .buf_in_27_V_q0(FM_buf_acc_V_27_q0),
    .buf_in_27_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_address1),
    .buf_in_27_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_ce1),
    .buf_in_27_V_q1(FM_buf_acc_V_27_q1),
    .buf_in_28_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_address0),
    .buf_in_28_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_ce0),
    .buf_in_28_V_q0(FM_buf_acc_V_28_q0),
    .buf_in_28_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_address1),
    .buf_in_28_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_ce1),
    .buf_in_28_V_q1(FM_buf_acc_V_28_q1),
    .buf_in_29_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_address0),
    .buf_in_29_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_ce0),
    .buf_in_29_V_q0(FM_buf_acc_V_29_q0),
    .buf_in_29_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_address1),
    .buf_in_29_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_ce1),
    .buf_in_29_V_q1(FM_buf_acc_V_29_q1),
    .buf_in_30_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_address0),
    .buf_in_30_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_ce0),
    .buf_in_30_V_q0(FM_buf_acc_V_30_q0),
    .buf_in_30_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_address1),
    .buf_in_30_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_ce1),
    .buf_in_30_V_q1(FM_buf_acc_V_30_q1),
    .buf_in_31_V_address0(grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_address0),
    .buf_in_31_V_ce0(grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_ce0),
    .buf_in_31_V_q0(FM_buf_acc_V_31_q0),
    .buf_in_31_V_address1(grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_address1),
    .buf_in_31_V_ce1(grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_ce1),
    .buf_in_31_V_q1(FM_buf_acc_V_31_q1),
    .m_axi_ddr_buf_merge_V_AWVALID(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWVALID),
    .m_axi_ddr_buf_merge_V_AWREADY(DDR256_AWREADY),
    .m_axi_ddr_buf_merge_V_AWADDR(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWADDR),
    .m_axi_ddr_buf_merge_V_AWID(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWID),
    .m_axi_ddr_buf_merge_V_AWLEN(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWLEN),
    .m_axi_ddr_buf_merge_V_AWSIZE(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWSIZE),
    .m_axi_ddr_buf_merge_V_AWBURST(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWBURST),
    .m_axi_ddr_buf_merge_V_AWLOCK(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWLOCK),
    .m_axi_ddr_buf_merge_V_AWCACHE(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWCACHE),
    .m_axi_ddr_buf_merge_V_AWPROT(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWPROT),
    .m_axi_ddr_buf_merge_V_AWQOS(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWQOS),
    .m_axi_ddr_buf_merge_V_AWREGION(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWREGION),
    .m_axi_ddr_buf_merge_V_AWUSER(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWUSER),
    .m_axi_ddr_buf_merge_V_WVALID(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WVALID),
    .m_axi_ddr_buf_merge_V_WREADY(DDR256_WREADY),
    .m_axi_ddr_buf_merge_V_WDATA(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WDATA),
    .m_axi_ddr_buf_merge_V_WSTRB(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WSTRB),
    .m_axi_ddr_buf_merge_V_WLAST(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WLAST),
    .m_axi_ddr_buf_merge_V_WID(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WID),
    .m_axi_ddr_buf_merge_V_WUSER(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WUSER),
    .m_axi_ddr_buf_merge_V_ARVALID(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARVALID),
    .m_axi_ddr_buf_merge_V_ARREADY(1'b0),
    .m_axi_ddr_buf_merge_V_ARADDR(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARADDR),
    .m_axi_ddr_buf_merge_V_ARID(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARID),
    .m_axi_ddr_buf_merge_V_ARLEN(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARLEN),
    .m_axi_ddr_buf_merge_V_ARSIZE(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARSIZE),
    .m_axi_ddr_buf_merge_V_ARBURST(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARBURST),
    .m_axi_ddr_buf_merge_V_ARLOCK(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARLOCK),
    .m_axi_ddr_buf_merge_V_ARCACHE(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARCACHE),
    .m_axi_ddr_buf_merge_V_ARPROT(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARPROT),
    .m_axi_ddr_buf_merge_V_ARQOS(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARQOS),
    .m_axi_ddr_buf_merge_V_ARREGION(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARREGION),
    .m_axi_ddr_buf_merge_V_ARUSER(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_ARUSER),
    .m_axi_ddr_buf_merge_V_RVALID(1'b0),
    .m_axi_ddr_buf_merge_V_RREADY(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_RREADY),
    .m_axi_ddr_buf_merge_V_RDATA(256'd0),
    .m_axi_ddr_buf_merge_V_RLAST(1'b0),
    .m_axi_ddr_buf_merge_V_RID(1'd0),
    .m_axi_ddr_buf_merge_V_RUSER(1'd0),
    .m_axi_ddr_buf_merge_V_RRESP(2'd0),
    .m_axi_ddr_buf_merge_V_BVALID(DDR256_BVALID),
    .m_axi_ddr_buf_merge_V_BREADY(grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_BREADY),
    .m_axi_ddr_buf_merge_V_BRESP(DDR256_BRESP),
    .m_axi_ddr_buf_merge_V_BID(DDR256_BID),
    .m_axi_ddr_buf_merge_V_BUSER(DDR256_BUSER),
    .ddr_buf_merge_V_offset(DDR_buff_merge_V9_reg_6141),
    .buf_id(grp_Relu_Max_Pooling_fu_3272_buf_id),
    .ch(grp_Relu_Max_Pooling_fu_3272_ch),
    .col(grp_Relu_Max_Pooling_fu_3272_col),
    .row(grp_Relu_Max_Pooling_fu_3272_row),
    .offset_h(grp_Relu_Max_Pooling_fu_3272_offset_h),
    .offset_w(grp_Relu_Max_Pooling_fu_3272_offset_w),
    .layer(grp_Relu_Max_Pooling_fu_3272_layer)
);

compute_bounding_box grp_compute_bounding_box_fu_3455(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_bounding_box_fu_3455_ap_start),
    .ap_done(grp_compute_bounding_box_fu_3455_ap_done),
    .ap_idle(grp_compute_bounding_box_fu_3455_ap_idle),
    .ap_ready(grp_compute_bounding_box_fu_3455_ap_ready),
    .m_axi_predict_box_AWVALID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWVALID),
    .m_axi_predict_box_AWREADY(BUS32_AWREADY),
    .m_axi_predict_box_AWADDR(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWADDR),
    .m_axi_predict_box_AWID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWID),
    .m_axi_predict_box_AWLEN(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWLEN),
    .m_axi_predict_box_AWSIZE(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWSIZE),
    .m_axi_predict_box_AWBURST(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWBURST),
    .m_axi_predict_box_AWLOCK(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWLOCK),
    .m_axi_predict_box_AWCACHE(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWCACHE),
    .m_axi_predict_box_AWPROT(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWPROT),
    .m_axi_predict_box_AWQOS(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWQOS),
    .m_axi_predict_box_AWREGION(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWREGION),
    .m_axi_predict_box_AWUSER(grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWUSER),
    .m_axi_predict_box_WVALID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WVALID),
    .m_axi_predict_box_WREADY(BUS32_WREADY),
    .m_axi_predict_box_WDATA(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WDATA),
    .m_axi_predict_box_WSTRB(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WSTRB),
    .m_axi_predict_box_WLAST(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WLAST),
    .m_axi_predict_box_WID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WID),
    .m_axi_predict_box_WUSER(grp_compute_bounding_box_fu_3455_m_axi_predict_box_WUSER),
    .m_axi_predict_box_ARVALID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARVALID),
    .m_axi_predict_box_ARREADY(1'b0),
    .m_axi_predict_box_ARADDR(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARADDR),
    .m_axi_predict_box_ARID(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARID),
    .m_axi_predict_box_ARLEN(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARLEN),
    .m_axi_predict_box_ARSIZE(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARSIZE),
    .m_axi_predict_box_ARBURST(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARBURST),
    .m_axi_predict_box_ARLOCK(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARLOCK),
    .m_axi_predict_box_ARCACHE(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARCACHE),
    .m_axi_predict_box_ARPROT(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARPROT),
    .m_axi_predict_box_ARQOS(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARQOS),
    .m_axi_predict_box_ARREGION(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARREGION),
    .m_axi_predict_box_ARUSER(grp_compute_bounding_box_fu_3455_m_axi_predict_box_ARUSER),
    .m_axi_predict_box_RVALID(1'b0),
    .m_axi_predict_box_RREADY(grp_compute_bounding_box_fu_3455_m_axi_predict_box_RREADY),
    .m_axi_predict_box_RDATA(32'd0),
    .m_axi_predict_box_RLAST(1'b0),
    .m_axi_predict_box_RID(1'd0),
    .m_axi_predict_box_RUSER(1'd0),
    .m_axi_predict_box_RRESP(2'd0),
    .m_axi_predict_box_BVALID(BUS32_BVALID),
    .m_axi_predict_box_BREADY(grp_compute_bounding_box_fu_3455_m_axi_predict_box_BREADY),
    .m_axi_predict_box_BRESP(BUS32_BRESP),
    .m_axi_predict_box_BID(BUS32_BID),
    .m_axi_predict_box_BUSER(BUS32_BUSER),
    .predict_box_offset(predict_boxes1_reg_6136),
    .constant_offset(constant1_reg_6131),
    .FM_buf_acc_V_4_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_4_address0),
    .FM_buf_acc_V_4_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_4_ce0),
    .FM_buf_acc_V_4_q0(FM_buf_acc_V_4_q0),
    .FM_buf_acc_V_9_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_9_address0),
    .FM_buf_acc_V_9_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_9_ce0),
    .FM_buf_acc_V_9_q0(FM_buf_acc_V_9_q0),
    .FM_buf_acc_V_0_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_0_address0),
    .FM_buf_acc_V_0_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_0_ce0),
    .FM_buf_acc_V_0_q0(FM_buf_acc_V_0_q0),
    .FM_buf_acc_V_1_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_1_address0),
    .FM_buf_acc_V_1_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_1_ce0),
    .FM_buf_acc_V_1_q0(FM_buf_acc_V_1_q0),
    .FM_buf_acc_V_2_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_2_address0),
    .FM_buf_acc_V_2_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_2_ce0),
    .FM_buf_acc_V_2_q0(FM_buf_acc_V_2_q0),
    .FM_buf_acc_V_3_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_3_address0),
    .FM_buf_acc_V_3_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_3_ce0),
    .FM_buf_acc_V_3_q0(FM_buf_acc_V_3_q0),
    .FM_buf_acc_V_5_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_5_address0),
    .FM_buf_acc_V_5_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_5_ce0),
    .FM_buf_acc_V_5_q0(FM_buf_acc_V_5_q0),
    .FM_buf_acc_V_6_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_6_address0),
    .FM_buf_acc_V_6_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_6_ce0),
    .FM_buf_acc_V_6_q0(FM_buf_acc_V_6_q0),
    .FM_buf_acc_V_7_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_7_address0),
    .FM_buf_acc_V_7_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_7_ce0),
    .FM_buf_acc_V_7_q0(FM_buf_acc_V_7_q0),
    .FM_buf_acc_V_8_address0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_8_address0),
    .FM_buf_acc_V_8_ce0(grp_compute_bounding_box_fu_3455_FM_buf_acc_V_8_ce0),
    .FM_buf_acc_V_8_q0(FM_buf_acc_V_8_q0)
);

relu_copy_buf_to_DDR_1 grp_relu_copy_buf_to_DDR_1_fu_3483(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start),
    .ap_done(grp_relu_copy_buf_to_DDR_1_fu_3483_ap_done),
    .ap_idle(grp_relu_copy_buf_to_DDR_1_fu_3483_ap_idle),
    .ap_ready(grp_relu_copy_buf_to_DDR_1_fu_3483_ap_ready),
    .m_axi_dest_V_AWVALID(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWVALID),
    .m_axi_dest_V_AWREADY(DDR256_AWREADY),
    .m_axi_dest_V_AWADDR(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWADDR),
    .m_axi_dest_V_AWID(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWID),
    .m_axi_dest_V_AWLEN(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWLEN),
    .m_axi_dest_V_AWSIZE(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWSIZE),
    .m_axi_dest_V_AWBURST(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWBURST),
    .m_axi_dest_V_AWLOCK(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWLOCK),
    .m_axi_dest_V_AWCACHE(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWCACHE),
    .m_axi_dest_V_AWPROT(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWPROT),
    .m_axi_dest_V_AWQOS(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWQOS),
    .m_axi_dest_V_AWREGION(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWREGION),
    .m_axi_dest_V_AWUSER(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWUSER),
    .m_axi_dest_V_WVALID(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WVALID),
    .m_axi_dest_V_WREADY(DDR256_WREADY),
    .m_axi_dest_V_WDATA(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WDATA),
    .m_axi_dest_V_WSTRB(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WSTRB),
    .m_axi_dest_V_WLAST(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WLAST),
    .m_axi_dest_V_WID(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WID),
    .m_axi_dest_V_WUSER(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WUSER),
    .m_axi_dest_V_ARVALID(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARVALID),
    .m_axi_dest_V_ARREADY(1'b0),
    .m_axi_dest_V_ARADDR(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARADDR),
    .m_axi_dest_V_ARID(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARID),
    .m_axi_dest_V_ARLEN(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARLEN),
    .m_axi_dest_V_ARSIZE(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARSIZE),
    .m_axi_dest_V_ARBURST(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARBURST),
    .m_axi_dest_V_ARLOCK(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARLOCK),
    .m_axi_dest_V_ARCACHE(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARCACHE),
    .m_axi_dest_V_ARPROT(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARPROT),
    .m_axi_dest_V_ARQOS(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARQOS),
    .m_axi_dest_V_ARREGION(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARREGION),
    .m_axi_dest_V_ARUSER(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_ARUSER),
    .m_axi_dest_V_RVALID(1'b0),
    .m_axi_dest_V_RREADY(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_RREADY),
    .m_axi_dest_V_RDATA(256'd0),
    .m_axi_dest_V_RLAST(1'b0),
    .m_axi_dest_V_RID(1'd0),
    .m_axi_dest_V_RUSER(1'd0),
    .m_axi_dest_V_RRESP(2'd0),
    .m_axi_dest_V_BVALID(DDR256_BVALID),
    .m_axi_dest_V_BREADY(grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_BREADY),
    .m_axi_dest_V_BRESP(DDR256_BRESP),
    .m_axi_dest_V_BID(DDR256_BID),
    .m_axi_dest_V_BUSER(DDR256_BUSER),
    .dest_V_offset(DDR_buff_merge_V9_reg_6141),
    .buf_id(grp_relu_copy_buf_to_DDR_1_fu_3483_buf_id),
    .src_0_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_0_V_address0),
    .src_0_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_0_V_ce0),
    .src_0_V_q0(FM_buf_acc_V_0_q0),
    .src_1_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_1_V_address0),
    .src_1_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_1_V_ce0),
    .src_1_V_q0(FM_buf_acc_V_1_q0),
    .src_2_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_2_V_address0),
    .src_2_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_2_V_ce0),
    .src_2_V_q0(FM_buf_acc_V_2_q0),
    .src_3_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_3_V_address0),
    .src_3_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_3_V_ce0),
    .src_3_V_q0(FM_buf_acc_V_3_q0),
    .src_4_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_4_V_address0),
    .src_4_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_4_V_ce0),
    .src_4_V_q0(FM_buf_acc_V_4_q0),
    .src_5_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_5_V_address0),
    .src_5_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_5_V_ce0),
    .src_5_V_q0(FM_buf_acc_V_5_q0),
    .src_6_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_6_V_address0),
    .src_6_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_6_V_ce0),
    .src_6_V_q0(FM_buf_acc_V_6_q0),
    .src_7_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_7_V_address0),
    .src_7_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_7_V_ce0),
    .src_7_V_q0(FM_buf_acc_V_7_q0),
    .src_8_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_8_V_address0),
    .src_8_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_8_V_ce0),
    .src_8_V_q0(FM_buf_acc_V_8_q0),
    .src_9_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_9_V_address0),
    .src_9_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_9_V_ce0),
    .src_9_V_q0(FM_buf_acc_V_9_q0),
    .src_10_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_10_V_address0),
    .src_10_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_10_V_ce0),
    .src_10_V_q0(FM_buf_acc_V_10_q0),
    .src_11_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_11_V_address0),
    .src_11_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_11_V_ce0),
    .src_11_V_q0(FM_buf_acc_V_11_q0),
    .src_12_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_12_V_address0),
    .src_12_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_12_V_ce0),
    .src_12_V_q0(FM_buf_acc_V_12_q0),
    .src_13_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_13_V_address0),
    .src_13_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_13_V_ce0),
    .src_13_V_q0(FM_buf_acc_V_13_q0),
    .src_14_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_14_V_address0),
    .src_14_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_14_V_ce0),
    .src_14_V_q0(FM_buf_acc_V_14_q0),
    .src_15_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_15_V_address0),
    .src_15_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_15_V_ce0),
    .src_15_V_q0(FM_buf_acc_V_15_q0),
    .src_16_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_16_V_address0),
    .src_16_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_16_V_ce0),
    .src_16_V_q0(FM_buf_acc_V_16_q0),
    .src_17_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_17_V_address0),
    .src_17_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_17_V_ce0),
    .src_17_V_q0(FM_buf_acc_V_17_q0),
    .src_18_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_18_V_address0),
    .src_18_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_18_V_ce0),
    .src_18_V_q0(FM_buf_acc_V_18_q0),
    .src_19_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_19_V_address0),
    .src_19_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_19_V_ce0),
    .src_19_V_q0(FM_buf_acc_V_19_q0),
    .src_20_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_20_V_address0),
    .src_20_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_20_V_ce0),
    .src_20_V_q0(FM_buf_acc_V_20_q0),
    .src_21_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_21_V_address0),
    .src_21_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_21_V_ce0),
    .src_21_V_q0(FM_buf_acc_V_21_q0),
    .src_22_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_22_V_address0),
    .src_22_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_22_V_ce0),
    .src_22_V_q0(FM_buf_acc_V_22_q0),
    .src_23_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_23_V_address0),
    .src_23_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_23_V_ce0),
    .src_23_V_q0(FM_buf_acc_V_23_q0),
    .src_24_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_24_V_address0),
    .src_24_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_24_V_ce0),
    .src_24_V_q0(FM_buf_acc_V_24_q0),
    .src_25_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_25_V_address0),
    .src_25_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_25_V_ce0),
    .src_25_V_q0(FM_buf_acc_V_25_q0),
    .src_26_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_26_V_address0),
    .src_26_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_26_V_ce0),
    .src_26_V_q0(FM_buf_acc_V_26_q0),
    .src_27_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_27_V_address0),
    .src_27_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_27_V_ce0),
    .src_27_V_q0(FM_buf_acc_V_27_q0),
    .src_28_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_28_V_address0),
    .src_28_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_28_V_ce0),
    .src_28_V_q0(FM_buf_acc_V_28_q0),
    .src_29_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_29_V_address0),
    .src_29_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_29_V_ce0),
    .src_29_V_q0(FM_buf_acc_V_29_q0),
    .src_30_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_30_V_address0),
    .src_30_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_30_V_ce0),
    .src_30_V_q0(FM_buf_acc_V_30_q0),
    .src_31_V_address0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_31_V_address0),
    .src_31_V_ce0(grp_relu_copy_buf_to_DDR_1_fu_3483_src_31_V_ce0),
    .src_31_V_q0(FM_buf_acc_V_31_q0)
);

Relu_Convert_FIX grp_Relu_Convert_FIX_fu_3555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Relu_Convert_FIX_fu_3555_ap_start),
    .ap_done(grp_Relu_Convert_FIX_fu_3555_ap_done),
    .ap_idle(grp_Relu_Convert_FIX_fu_3555_ap_idle),
    .ap_ready(grp_Relu_Convert_FIX_fu_3555_ap_ready),
    .buf_acc_0_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_0_V_address0),
    .buf_acc_0_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_0_V_ce0),
    .buf_acc_0_V_q0(FM_buf_acc_V_0_q0),
    .buf_acc_1_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_1_V_address0),
    .buf_acc_1_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_1_V_ce0),
    .buf_acc_1_V_q0(FM_buf_acc_V_1_q0),
    .buf_acc_2_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_2_V_address0),
    .buf_acc_2_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_2_V_ce0),
    .buf_acc_2_V_q0(FM_buf_acc_V_2_q0),
    .buf_acc_3_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_3_V_address0),
    .buf_acc_3_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_3_V_ce0),
    .buf_acc_3_V_q0(FM_buf_acc_V_3_q0),
    .buf_acc_4_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_4_V_address0),
    .buf_acc_4_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_4_V_ce0),
    .buf_acc_4_V_q0(FM_buf_acc_V_4_q0),
    .buf_acc_5_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_5_V_address0),
    .buf_acc_5_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_5_V_ce0),
    .buf_acc_5_V_q0(FM_buf_acc_V_5_q0),
    .buf_acc_6_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_6_V_address0),
    .buf_acc_6_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_6_V_ce0),
    .buf_acc_6_V_q0(FM_buf_acc_V_6_q0),
    .buf_acc_7_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_7_V_address0),
    .buf_acc_7_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_7_V_ce0),
    .buf_acc_7_V_q0(FM_buf_acc_V_7_q0),
    .buf_acc_8_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_8_V_address0),
    .buf_acc_8_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_8_V_ce0),
    .buf_acc_8_V_q0(FM_buf_acc_V_8_q0),
    .buf_acc_9_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_9_V_address0),
    .buf_acc_9_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_9_V_ce0),
    .buf_acc_9_V_q0(FM_buf_acc_V_9_q0),
    .buf_acc_10_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_10_V_address0),
    .buf_acc_10_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_10_V_ce0),
    .buf_acc_10_V_q0(FM_buf_acc_V_10_q0),
    .buf_acc_11_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_11_V_address0),
    .buf_acc_11_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_11_V_ce0),
    .buf_acc_11_V_q0(FM_buf_acc_V_11_q0),
    .buf_acc_12_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_12_V_address0),
    .buf_acc_12_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_12_V_ce0),
    .buf_acc_12_V_q0(FM_buf_acc_V_12_q0),
    .buf_acc_13_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_13_V_address0),
    .buf_acc_13_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_13_V_ce0),
    .buf_acc_13_V_q0(FM_buf_acc_V_13_q0),
    .buf_acc_14_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_14_V_address0),
    .buf_acc_14_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_14_V_ce0),
    .buf_acc_14_V_q0(FM_buf_acc_V_14_q0),
    .buf_acc_15_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_15_V_address0),
    .buf_acc_15_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_15_V_ce0),
    .buf_acc_15_V_q0(FM_buf_acc_V_15_q0),
    .buf_acc_16_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_16_V_address0),
    .buf_acc_16_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_16_V_ce0),
    .buf_acc_16_V_q0(FM_buf_acc_V_16_q0),
    .buf_acc_17_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_17_V_address0),
    .buf_acc_17_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_17_V_ce0),
    .buf_acc_17_V_q0(FM_buf_acc_V_17_q0),
    .buf_acc_18_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_18_V_address0),
    .buf_acc_18_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_18_V_ce0),
    .buf_acc_18_V_q0(FM_buf_acc_V_18_q0),
    .buf_acc_19_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_19_V_address0),
    .buf_acc_19_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_19_V_ce0),
    .buf_acc_19_V_q0(FM_buf_acc_V_19_q0),
    .buf_acc_20_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_20_V_address0),
    .buf_acc_20_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_20_V_ce0),
    .buf_acc_20_V_q0(FM_buf_acc_V_20_q0),
    .buf_acc_21_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_21_V_address0),
    .buf_acc_21_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_21_V_ce0),
    .buf_acc_21_V_q0(FM_buf_acc_V_21_q0),
    .buf_acc_22_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_22_V_address0),
    .buf_acc_22_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_22_V_ce0),
    .buf_acc_22_V_q0(FM_buf_acc_V_22_q0),
    .buf_acc_23_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_23_V_address0),
    .buf_acc_23_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_23_V_ce0),
    .buf_acc_23_V_q0(FM_buf_acc_V_23_q0),
    .buf_acc_24_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_24_V_address0),
    .buf_acc_24_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_24_V_ce0),
    .buf_acc_24_V_q0(FM_buf_acc_V_24_q0),
    .buf_acc_25_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_25_V_address0),
    .buf_acc_25_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_25_V_ce0),
    .buf_acc_25_V_q0(FM_buf_acc_V_25_q0),
    .buf_acc_26_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_26_V_address0),
    .buf_acc_26_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_26_V_ce0),
    .buf_acc_26_V_q0(FM_buf_acc_V_26_q0),
    .buf_acc_27_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_27_V_address0),
    .buf_acc_27_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_27_V_ce0),
    .buf_acc_27_V_q0(FM_buf_acc_V_27_q0),
    .buf_acc_28_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_28_V_address0),
    .buf_acc_28_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_28_V_ce0),
    .buf_acc_28_V_q0(FM_buf_acc_V_28_q0),
    .buf_acc_29_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_29_V_address0),
    .buf_acc_29_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_29_V_ce0),
    .buf_acc_29_V_q0(FM_buf_acc_V_29_q0),
    .buf_acc_30_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_30_V_address0),
    .buf_acc_30_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_30_V_ce0),
    .buf_acc_30_V_q0(FM_buf_acc_V_30_q0),
    .buf_acc_31_V_address0(grp_Relu_Convert_FIX_fu_3555_buf_acc_31_V_address0),
    .buf_acc_31_V_ce0(grp_Relu_Convert_FIX_fu_3555_buf_acc_31_V_ce0),
    .buf_acc_31_V_q0(FM_buf_acc_V_31_q0),
    .FM_buf3_V_0_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_address0),
    .FM_buf3_V_0_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_ce0),
    .FM_buf3_V_0_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_we0),
    .FM_buf3_V_0_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_d0),
    .FM_buf3_V_1_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_address0),
    .FM_buf3_V_1_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_ce0),
    .FM_buf3_V_1_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_we0),
    .FM_buf3_V_1_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_d0),
    .FM_buf3_V_2_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_address0),
    .FM_buf3_V_2_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_ce0),
    .FM_buf3_V_2_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_we0),
    .FM_buf3_V_2_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_d0),
    .FM_buf3_V_3_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_address0),
    .FM_buf3_V_3_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_ce0),
    .FM_buf3_V_3_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_we0),
    .FM_buf3_V_3_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_d0),
    .FM_buf3_V_4_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_address0),
    .FM_buf3_V_4_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_ce0),
    .FM_buf3_V_4_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_we0),
    .FM_buf3_V_4_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_d0),
    .FM_buf3_V_5_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_address0),
    .FM_buf3_V_5_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_ce0),
    .FM_buf3_V_5_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_we0),
    .FM_buf3_V_5_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_d0),
    .FM_buf3_V_6_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_address0),
    .FM_buf3_V_6_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_ce0),
    .FM_buf3_V_6_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_we0),
    .FM_buf3_V_6_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_d0),
    .FM_buf3_V_7_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_address0),
    .FM_buf3_V_7_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_ce0),
    .FM_buf3_V_7_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_we0),
    .FM_buf3_V_7_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_d0),
    .FM_buf3_V_8_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_address0),
    .FM_buf3_V_8_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_ce0),
    .FM_buf3_V_8_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_we0),
    .FM_buf3_V_8_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_d0),
    .FM_buf3_V_9_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_address0),
    .FM_buf3_V_9_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_ce0),
    .FM_buf3_V_9_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_we0),
    .FM_buf3_V_9_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_d0),
    .FM_buf3_V_10_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_address0),
    .FM_buf3_V_10_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_ce0),
    .FM_buf3_V_10_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_we0),
    .FM_buf3_V_10_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_d0),
    .FM_buf3_V_11_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_address0),
    .FM_buf3_V_11_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_ce0),
    .FM_buf3_V_11_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_we0),
    .FM_buf3_V_11_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_d0),
    .FM_buf3_V_12_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_address0),
    .FM_buf3_V_12_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_ce0),
    .FM_buf3_V_12_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_we0),
    .FM_buf3_V_12_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_d0),
    .FM_buf3_V_13_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_address0),
    .FM_buf3_V_13_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_ce0),
    .FM_buf3_V_13_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_we0),
    .FM_buf3_V_13_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_d0),
    .FM_buf3_V_14_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_address0),
    .FM_buf3_V_14_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_ce0),
    .FM_buf3_V_14_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_we0),
    .FM_buf3_V_14_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_d0),
    .FM_buf3_V_15_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_address0),
    .FM_buf3_V_15_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_ce0),
    .FM_buf3_V_15_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_we0),
    .FM_buf3_V_15_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_d0),
    .FM_buf3_V_16_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_address0),
    .FM_buf3_V_16_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_ce0),
    .FM_buf3_V_16_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_we0),
    .FM_buf3_V_16_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_d0),
    .FM_buf3_V_17_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_address0),
    .FM_buf3_V_17_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_ce0),
    .FM_buf3_V_17_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_we0),
    .FM_buf3_V_17_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_d0),
    .FM_buf3_V_18_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_address0),
    .FM_buf3_V_18_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_ce0),
    .FM_buf3_V_18_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_we0),
    .FM_buf3_V_18_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_d0),
    .FM_buf3_V_19_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_address0),
    .FM_buf3_V_19_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_ce0),
    .FM_buf3_V_19_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_we0),
    .FM_buf3_V_19_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_d0),
    .FM_buf3_V_20_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_address0),
    .FM_buf3_V_20_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_ce0),
    .FM_buf3_V_20_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_we0),
    .FM_buf3_V_20_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_d0),
    .FM_buf3_V_21_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_address0),
    .FM_buf3_V_21_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_ce0),
    .FM_buf3_V_21_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_we0),
    .FM_buf3_V_21_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_d0),
    .FM_buf3_V_22_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_address0),
    .FM_buf3_V_22_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_ce0),
    .FM_buf3_V_22_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_we0),
    .FM_buf3_V_22_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_d0),
    .FM_buf3_V_23_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_address0),
    .FM_buf3_V_23_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_ce0),
    .FM_buf3_V_23_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_we0),
    .FM_buf3_V_23_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_d0),
    .FM_buf3_V_24_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_address0),
    .FM_buf3_V_24_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_ce0),
    .FM_buf3_V_24_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_we0),
    .FM_buf3_V_24_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_d0),
    .FM_buf3_V_25_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_address0),
    .FM_buf3_V_25_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_ce0),
    .FM_buf3_V_25_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_we0),
    .FM_buf3_V_25_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_d0),
    .FM_buf3_V_26_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_address0),
    .FM_buf3_V_26_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_ce0),
    .FM_buf3_V_26_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_we0),
    .FM_buf3_V_26_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_d0),
    .FM_buf3_V_27_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_address0),
    .FM_buf3_V_27_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_ce0),
    .FM_buf3_V_27_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_we0),
    .FM_buf3_V_27_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_d0),
    .FM_buf3_V_28_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_address0),
    .FM_buf3_V_28_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_ce0),
    .FM_buf3_V_28_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_we0),
    .FM_buf3_V_28_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_d0),
    .FM_buf3_V_29_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_address0),
    .FM_buf3_V_29_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_ce0),
    .FM_buf3_V_29_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_we0),
    .FM_buf3_V_29_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_d0),
    .FM_buf3_V_30_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_address0),
    .FM_buf3_V_30_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_ce0),
    .FM_buf3_V_30_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_we0),
    .FM_buf3_V_30_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_d0),
    .FM_buf3_V_31_address0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_address0),
    .FM_buf3_V_31_ce0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_ce0),
    .FM_buf3_V_31_we0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_we0),
    .FM_buf3_V_31_d0(grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_d0)
);

relu_copy_buf_to_DDR grp_relu_copy_buf_to_DDR_fu_3687(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_relu_copy_buf_to_DDR_fu_3687_ap_start),
    .ap_done(grp_relu_copy_buf_to_DDR_fu_3687_ap_done),
    .ap_idle(grp_relu_copy_buf_to_DDR_fu_3687_ap_idle),
    .ap_ready(grp_relu_copy_buf_to_DDR_fu_3687_ap_ready),
    .m_axi_dest_V_AWVALID(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWVALID),
    .m_axi_dest_V_AWREADY(DDR256_AWREADY),
    .m_axi_dest_V_AWADDR(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWADDR),
    .m_axi_dest_V_AWID(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWID),
    .m_axi_dest_V_AWLEN(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWLEN),
    .m_axi_dest_V_AWSIZE(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWSIZE),
    .m_axi_dest_V_AWBURST(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWBURST),
    .m_axi_dest_V_AWLOCK(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWLOCK),
    .m_axi_dest_V_AWCACHE(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWCACHE),
    .m_axi_dest_V_AWPROT(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWPROT),
    .m_axi_dest_V_AWQOS(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWQOS),
    .m_axi_dest_V_AWREGION(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWREGION),
    .m_axi_dest_V_AWUSER(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWUSER),
    .m_axi_dest_V_WVALID(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WVALID),
    .m_axi_dest_V_WREADY(DDR256_WREADY),
    .m_axi_dest_V_WDATA(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WDATA),
    .m_axi_dest_V_WSTRB(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WSTRB),
    .m_axi_dest_V_WLAST(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WLAST),
    .m_axi_dest_V_WID(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WID),
    .m_axi_dest_V_WUSER(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WUSER),
    .m_axi_dest_V_ARVALID(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARVALID),
    .m_axi_dest_V_ARREADY(1'b0),
    .m_axi_dest_V_ARADDR(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARADDR),
    .m_axi_dest_V_ARID(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARID),
    .m_axi_dest_V_ARLEN(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARLEN),
    .m_axi_dest_V_ARSIZE(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARSIZE),
    .m_axi_dest_V_ARBURST(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARBURST),
    .m_axi_dest_V_ARLOCK(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARLOCK),
    .m_axi_dest_V_ARCACHE(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARCACHE),
    .m_axi_dest_V_ARPROT(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARPROT),
    .m_axi_dest_V_ARQOS(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARQOS),
    .m_axi_dest_V_ARREGION(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARREGION),
    .m_axi_dest_V_ARUSER(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_ARUSER),
    .m_axi_dest_V_RVALID(1'b0),
    .m_axi_dest_V_RREADY(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_RREADY),
    .m_axi_dest_V_RDATA(256'd0),
    .m_axi_dest_V_RLAST(1'b0),
    .m_axi_dest_V_RID(1'd0),
    .m_axi_dest_V_RUSER(1'd0),
    .m_axi_dest_V_RRESP(2'd0),
    .m_axi_dest_V_BVALID(DDR256_BVALID),
    .m_axi_dest_V_BREADY(grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_BREADY),
    .m_axi_dest_V_BRESP(DDR256_BRESP),
    .m_axi_dest_V_BID(DDR256_BID),
    .m_axi_dest_V_BUSER(DDR256_BUSER),
    .dest_V_offset(DDR_buff_merge_V9_reg_6141),
    .buf_id(grp_relu_copy_buf_to_DDR_fu_3687_buf_id),
    .FM_buf2_V_0_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_0_address0),
    .FM_buf2_V_0_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_0_ce0),
    .FM_buf2_V_0_q0(FM_buf2_V_0_q0),
    .FM_buf2_V_1_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_1_address0),
    .FM_buf2_V_1_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_1_ce0),
    .FM_buf2_V_1_q0(FM_buf2_V_1_q0),
    .FM_buf2_V_2_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_2_address0),
    .FM_buf2_V_2_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_2_ce0),
    .FM_buf2_V_2_q0(FM_buf2_V_2_q0),
    .FM_buf2_V_3_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_3_address0),
    .FM_buf2_V_3_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_3_ce0),
    .FM_buf2_V_3_q0(FM_buf2_V_3_q0),
    .FM_buf2_V_4_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_4_address0),
    .FM_buf2_V_4_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_4_ce0),
    .FM_buf2_V_4_q0(FM_buf2_V_4_q0),
    .FM_buf2_V_5_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_5_address0),
    .FM_buf2_V_5_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_5_ce0),
    .FM_buf2_V_5_q0(FM_buf2_V_5_q0),
    .FM_buf2_V_6_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_6_address0),
    .FM_buf2_V_6_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_6_ce0),
    .FM_buf2_V_6_q0(FM_buf2_V_6_q0),
    .FM_buf2_V_7_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_7_address0),
    .FM_buf2_V_7_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_7_ce0),
    .FM_buf2_V_7_q0(FM_buf2_V_7_q0),
    .FM_buf2_V_8_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_8_address0),
    .FM_buf2_V_8_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_8_ce0),
    .FM_buf2_V_8_q0(FM_buf2_V_8_q0),
    .FM_buf2_V_9_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_9_address0),
    .FM_buf2_V_9_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_9_ce0),
    .FM_buf2_V_9_q0(FM_buf2_V_9_q0),
    .FM_buf2_V_10_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_10_address0),
    .FM_buf2_V_10_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_10_ce0),
    .FM_buf2_V_10_q0(FM_buf2_V_10_q0),
    .FM_buf2_V_11_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_11_address0),
    .FM_buf2_V_11_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_11_ce0),
    .FM_buf2_V_11_q0(FM_buf2_V_11_q0),
    .FM_buf2_V_12_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_12_address0),
    .FM_buf2_V_12_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_12_ce0),
    .FM_buf2_V_12_q0(FM_buf2_V_12_q0),
    .FM_buf2_V_13_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_13_address0),
    .FM_buf2_V_13_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_13_ce0),
    .FM_buf2_V_13_q0(FM_buf2_V_13_q0),
    .FM_buf2_V_14_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_14_address0),
    .FM_buf2_V_14_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_14_ce0),
    .FM_buf2_V_14_q0(FM_buf2_V_14_q0),
    .FM_buf2_V_15_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_15_address0),
    .FM_buf2_V_15_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_15_ce0),
    .FM_buf2_V_15_q0(FM_buf2_V_15_q0),
    .FM_buf2_V_16_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_16_address0),
    .FM_buf2_V_16_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_16_ce0),
    .FM_buf2_V_16_q0(FM_buf2_V_16_q0),
    .FM_buf2_V_17_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_17_address0),
    .FM_buf2_V_17_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_17_ce0),
    .FM_buf2_V_17_q0(FM_buf2_V_17_q0),
    .FM_buf2_V_18_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_18_address0),
    .FM_buf2_V_18_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_18_ce0),
    .FM_buf2_V_18_q0(FM_buf2_V_18_q0),
    .FM_buf2_V_19_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_19_address0),
    .FM_buf2_V_19_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_19_ce0),
    .FM_buf2_V_19_q0(FM_buf2_V_19_q0),
    .FM_buf2_V_20_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_20_address0),
    .FM_buf2_V_20_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_20_ce0),
    .FM_buf2_V_20_q0(FM_buf2_V_20_q0),
    .FM_buf2_V_21_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_21_address0),
    .FM_buf2_V_21_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_21_ce0),
    .FM_buf2_V_21_q0(FM_buf2_V_21_q0),
    .FM_buf2_V_22_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_22_address0),
    .FM_buf2_V_22_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_22_ce0),
    .FM_buf2_V_22_q0(FM_buf2_V_22_q0),
    .FM_buf2_V_23_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_23_address0),
    .FM_buf2_V_23_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_23_ce0),
    .FM_buf2_V_23_q0(FM_buf2_V_23_q0),
    .FM_buf2_V_24_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_24_address0),
    .FM_buf2_V_24_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_24_ce0),
    .FM_buf2_V_24_q0(FM_buf2_V_24_q0),
    .FM_buf2_V_25_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_25_address0),
    .FM_buf2_V_25_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_25_ce0),
    .FM_buf2_V_25_q0(FM_buf2_V_25_q0),
    .FM_buf2_V_26_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_26_address0),
    .FM_buf2_V_26_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_26_ce0),
    .FM_buf2_V_26_q0(FM_buf2_V_26_q0),
    .FM_buf2_V_27_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_27_address0),
    .FM_buf2_V_27_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_27_ce0),
    .FM_buf2_V_27_q0(FM_buf2_V_27_q0),
    .FM_buf2_V_28_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_28_address0),
    .FM_buf2_V_28_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_28_ce0),
    .FM_buf2_V_28_q0(FM_buf2_V_28_q0),
    .FM_buf2_V_29_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_29_address0),
    .FM_buf2_V_29_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_29_ce0),
    .FM_buf2_V_29_q0(FM_buf2_V_29_q0),
    .FM_buf2_V_30_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_30_address0),
    .FM_buf2_V_30_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_30_ce0),
    .FM_buf2_V_30_q0(FM_buf2_V_30_q0),
    .FM_buf2_V_31_address0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_31_address0),
    .FM_buf2_V_31_ce0(grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_31_ce0),
    .FM_buf2_V_31_q0(FM_buf2_V_31_q0)
);

local_buf_copy grp_local_buf_copy_fu_3759(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_local_buf_copy_fu_3759_ap_start),
    .ap_done(grp_local_buf_copy_fu_3759_ap_done),
    .ap_idle(grp_local_buf_copy_fu_3759_ap_idle),
    .ap_ready(grp_local_buf_copy_fu_3759_ap_ready),
    .src_0_V_address0(grp_local_buf_copy_fu_3759_src_0_V_address0),
    .src_0_V_ce0(grp_local_buf_copy_fu_3759_src_0_V_ce0),
    .src_0_V_q0(FM_buf_acc_V_0_q0),
    .src_1_V_address0(grp_local_buf_copy_fu_3759_src_1_V_address0),
    .src_1_V_ce0(grp_local_buf_copy_fu_3759_src_1_V_ce0),
    .src_1_V_q0(FM_buf_acc_V_1_q0),
    .src_2_V_address0(grp_local_buf_copy_fu_3759_src_2_V_address0),
    .src_2_V_ce0(grp_local_buf_copy_fu_3759_src_2_V_ce0),
    .src_2_V_q0(FM_buf_acc_V_2_q0),
    .src_3_V_address0(grp_local_buf_copy_fu_3759_src_3_V_address0),
    .src_3_V_ce0(grp_local_buf_copy_fu_3759_src_3_V_ce0),
    .src_3_V_q0(FM_buf_acc_V_3_q0),
    .src_4_V_address0(grp_local_buf_copy_fu_3759_src_4_V_address0),
    .src_4_V_ce0(grp_local_buf_copy_fu_3759_src_4_V_ce0),
    .src_4_V_q0(FM_buf_acc_V_4_q0),
    .src_5_V_address0(grp_local_buf_copy_fu_3759_src_5_V_address0),
    .src_5_V_ce0(grp_local_buf_copy_fu_3759_src_5_V_ce0),
    .src_5_V_q0(FM_buf_acc_V_5_q0),
    .src_6_V_address0(grp_local_buf_copy_fu_3759_src_6_V_address0),
    .src_6_V_ce0(grp_local_buf_copy_fu_3759_src_6_V_ce0),
    .src_6_V_q0(FM_buf_acc_V_6_q0),
    .src_7_V_address0(grp_local_buf_copy_fu_3759_src_7_V_address0),
    .src_7_V_ce0(grp_local_buf_copy_fu_3759_src_7_V_ce0),
    .src_7_V_q0(FM_buf_acc_V_7_q0),
    .src_8_V_address0(grp_local_buf_copy_fu_3759_src_8_V_address0),
    .src_8_V_ce0(grp_local_buf_copy_fu_3759_src_8_V_ce0),
    .src_8_V_q0(FM_buf_acc_V_8_q0),
    .src_9_V_address0(grp_local_buf_copy_fu_3759_src_9_V_address0),
    .src_9_V_ce0(grp_local_buf_copy_fu_3759_src_9_V_ce0),
    .src_9_V_q0(FM_buf_acc_V_9_q0),
    .FM_buf1_V_0_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_0_address0),
    .FM_buf1_V_0_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_0_ce0),
    .FM_buf1_V_0_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_0_we0),
    .FM_buf1_V_0_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_0_d0),
    .FM_buf1_V_0_q0(FM_buf1_V_0_q0),
    .FM_buf1_V_0_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_0_address1),
    .FM_buf1_V_0_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_0_ce1),
    .FM_buf1_V_0_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_0_we1),
    .FM_buf1_V_0_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_0_d1),
    .FM_buf1_V_0_q1(FM_buf1_V_0_q1),
    .FM_buf1_V_1_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_1_address0),
    .FM_buf1_V_1_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_1_ce0),
    .FM_buf1_V_1_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_1_we0),
    .FM_buf1_V_1_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_1_d0),
    .FM_buf1_V_1_q0(FM_buf1_V_1_q0),
    .FM_buf1_V_1_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_1_address1),
    .FM_buf1_V_1_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_1_ce1),
    .FM_buf1_V_1_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_1_we1),
    .FM_buf1_V_1_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_1_d1),
    .FM_buf1_V_1_q1(FM_buf1_V_1_q1),
    .FM_buf1_V_2_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_2_address0),
    .FM_buf1_V_2_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_2_ce0),
    .FM_buf1_V_2_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_2_we0),
    .FM_buf1_V_2_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_2_d0),
    .FM_buf1_V_2_q0(FM_buf1_V_2_q0),
    .FM_buf1_V_2_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_2_address1),
    .FM_buf1_V_2_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_2_ce1),
    .FM_buf1_V_2_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_2_we1),
    .FM_buf1_V_2_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_2_d1),
    .FM_buf1_V_2_q1(FM_buf1_V_2_q1),
    .FM_buf1_V_3_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_3_address0),
    .FM_buf1_V_3_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_3_ce0),
    .FM_buf1_V_3_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_3_we0),
    .FM_buf1_V_3_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_3_d0),
    .FM_buf1_V_3_q0(FM_buf1_V_3_q0),
    .FM_buf1_V_3_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_3_address1),
    .FM_buf1_V_3_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_3_ce1),
    .FM_buf1_V_3_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_3_we1),
    .FM_buf1_V_3_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_3_d1),
    .FM_buf1_V_3_q1(FM_buf1_V_3_q1),
    .FM_buf1_V_4_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_4_address0),
    .FM_buf1_V_4_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_4_ce0),
    .FM_buf1_V_4_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_4_we0),
    .FM_buf1_V_4_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_4_d0),
    .FM_buf1_V_4_q0(FM_buf1_V_4_q0),
    .FM_buf1_V_4_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_4_address1),
    .FM_buf1_V_4_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_4_ce1),
    .FM_buf1_V_4_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_4_we1),
    .FM_buf1_V_4_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_4_d1),
    .FM_buf1_V_4_q1(FM_buf1_V_4_q1),
    .FM_buf1_V_5_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_5_address0),
    .FM_buf1_V_5_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_5_ce0),
    .FM_buf1_V_5_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_5_we0),
    .FM_buf1_V_5_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_5_d0),
    .FM_buf1_V_5_q0(FM_buf1_V_5_q0),
    .FM_buf1_V_5_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_5_address1),
    .FM_buf1_V_5_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_5_ce1),
    .FM_buf1_V_5_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_5_we1),
    .FM_buf1_V_5_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_5_d1),
    .FM_buf1_V_5_q1(FM_buf1_V_5_q1),
    .FM_buf1_V_6_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_6_address0),
    .FM_buf1_V_6_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_6_ce0),
    .FM_buf1_V_6_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_6_we0),
    .FM_buf1_V_6_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_6_d0),
    .FM_buf1_V_6_q0(FM_buf1_V_6_q0),
    .FM_buf1_V_6_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_6_address1),
    .FM_buf1_V_6_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_6_ce1),
    .FM_buf1_V_6_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_6_we1),
    .FM_buf1_V_6_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_6_d1),
    .FM_buf1_V_6_q1(FM_buf1_V_6_q1),
    .FM_buf1_V_7_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_7_address0),
    .FM_buf1_V_7_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_7_ce0),
    .FM_buf1_V_7_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_7_we0),
    .FM_buf1_V_7_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_7_d0),
    .FM_buf1_V_7_q0(FM_buf1_V_7_q0),
    .FM_buf1_V_7_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_7_address1),
    .FM_buf1_V_7_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_7_ce1),
    .FM_buf1_V_7_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_7_we1),
    .FM_buf1_V_7_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_7_d1),
    .FM_buf1_V_7_q1(FM_buf1_V_7_q1),
    .FM_buf1_V_8_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_8_address0),
    .FM_buf1_V_8_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_8_ce0),
    .FM_buf1_V_8_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_8_we0),
    .FM_buf1_V_8_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_8_d0),
    .FM_buf1_V_8_q0(FM_buf1_V_8_q0),
    .FM_buf1_V_8_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_8_address1),
    .FM_buf1_V_8_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_8_ce1),
    .FM_buf1_V_8_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_8_we1),
    .FM_buf1_V_8_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_8_d1),
    .FM_buf1_V_8_q1(FM_buf1_V_8_q1),
    .FM_buf1_V_9_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_9_address0),
    .FM_buf1_V_9_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_9_ce0),
    .FM_buf1_V_9_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_9_we0),
    .FM_buf1_V_9_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_9_d0),
    .FM_buf1_V_9_q0(FM_buf1_V_9_q0),
    .FM_buf1_V_9_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_9_address1),
    .FM_buf1_V_9_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_9_ce1),
    .FM_buf1_V_9_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_9_we1),
    .FM_buf1_V_9_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_9_d1),
    .FM_buf1_V_9_q1(FM_buf1_V_9_q1),
    .FM_buf_acc_V_10_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_10_address0),
    .FM_buf_acc_V_10_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_10_ce0),
    .FM_buf_acc_V_10_q0(FM_buf_acc_V_10_q0),
    .FM_buf1_V_10_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_10_address0),
    .FM_buf1_V_10_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_10_ce0),
    .FM_buf1_V_10_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_10_we0),
    .FM_buf1_V_10_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_10_d0),
    .FM_buf1_V_10_q0(FM_buf1_V_10_q0),
    .FM_buf1_V_10_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_10_address1),
    .FM_buf1_V_10_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_10_ce1),
    .FM_buf1_V_10_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_10_we1),
    .FM_buf1_V_10_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_10_d1),
    .FM_buf1_V_10_q1(FM_buf1_V_10_q1),
    .FM_buf_acc_V_11_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_11_address0),
    .FM_buf_acc_V_11_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_11_ce0),
    .FM_buf_acc_V_11_q0(FM_buf_acc_V_11_q0),
    .FM_buf1_V_11_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_11_address0),
    .FM_buf1_V_11_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_11_ce0),
    .FM_buf1_V_11_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_11_we0),
    .FM_buf1_V_11_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_11_d0),
    .FM_buf1_V_11_q0(FM_buf1_V_11_q0),
    .FM_buf1_V_11_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_11_address1),
    .FM_buf1_V_11_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_11_ce1),
    .FM_buf1_V_11_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_11_we1),
    .FM_buf1_V_11_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_11_d1),
    .FM_buf1_V_11_q1(FM_buf1_V_11_q1),
    .FM_buf_acc_V_12_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_12_address0),
    .FM_buf_acc_V_12_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_12_ce0),
    .FM_buf_acc_V_12_q0(FM_buf_acc_V_12_q0),
    .FM_buf1_V_12_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_12_address0),
    .FM_buf1_V_12_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_12_ce0),
    .FM_buf1_V_12_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_12_we0),
    .FM_buf1_V_12_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_12_d0),
    .FM_buf1_V_12_q0(FM_buf1_V_12_q0),
    .FM_buf1_V_12_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_12_address1),
    .FM_buf1_V_12_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_12_ce1),
    .FM_buf1_V_12_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_12_we1),
    .FM_buf1_V_12_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_12_d1),
    .FM_buf1_V_12_q1(FM_buf1_V_12_q1),
    .FM_buf_acc_V_13_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_13_address0),
    .FM_buf_acc_V_13_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_13_ce0),
    .FM_buf_acc_V_13_q0(FM_buf_acc_V_13_q0),
    .FM_buf1_V_13_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_13_address0),
    .FM_buf1_V_13_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_13_ce0),
    .FM_buf1_V_13_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_13_we0),
    .FM_buf1_V_13_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_13_d0),
    .FM_buf1_V_13_q0(FM_buf1_V_13_q0),
    .FM_buf1_V_13_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_13_address1),
    .FM_buf1_V_13_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_13_ce1),
    .FM_buf1_V_13_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_13_we1),
    .FM_buf1_V_13_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_13_d1),
    .FM_buf1_V_13_q1(FM_buf1_V_13_q1),
    .FM_buf_acc_V_14_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_14_address0),
    .FM_buf_acc_V_14_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_14_ce0),
    .FM_buf_acc_V_14_q0(FM_buf_acc_V_14_q0),
    .FM_buf1_V_14_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_14_address0),
    .FM_buf1_V_14_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_14_ce0),
    .FM_buf1_V_14_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_14_we0),
    .FM_buf1_V_14_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_14_d0),
    .FM_buf1_V_14_q0(FM_buf1_V_14_q0),
    .FM_buf1_V_14_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_14_address1),
    .FM_buf1_V_14_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_14_ce1),
    .FM_buf1_V_14_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_14_we1),
    .FM_buf1_V_14_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_14_d1),
    .FM_buf1_V_14_q1(FM_buf1_V_14_q1),
    .FM_buf_acc_V_15_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_15_address0),
    .FM_buf_acc_V_15_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_15_ce0),
    .FM_buf_acc_V_15_q0(FM_buf_acc_V_15_q0),
    .FM_buf1_V_15_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_15_address0),
    .FM_buf1_V_15_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_15_ce0),
    .FM_buf1_V_15_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_15_we0),
    .FM_buf1_V_15_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_15_d0),
    .FM_buf1_V_15_q0(FM_buf1_V_15_q0),
    .FM_buf1_V_15_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_15_address1),
    .FM_buf1_V_15_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_15_ce1),
    .FM_buf1_V_15_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_15_we1),
    .FM_buf1_V_15_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_15_d1),
    .FM_buf1_V_15_q1(FM_buf1_V_15_q1),
    .FM_buf_acc_V_16_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_16_address0),
    .FM_buf_acc_V_16_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_16_ce0),
    .FM_buf_acc_V_16_q0(FM_buf_acc_V_16_q0),
    .FM_buf1_V_16_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_16_address0),
    .FM_buf1_V_16_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_16_ce0),
    .FM_buf1_V_16_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_16_we0),
    .FM_buf1_V_16_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_16_d0),
    .FM_buf1_V_16_q0(FM_buf1_V_16_q0),
    .FM_buf1_V_16_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_16_address1),
    .FM_buf1_V_16_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_16_ce1),
    .FM_buf1_V_16_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_16_we1),
    .FM_buf1_V_16_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_16_d1),
    .FM_buf1_V_16_q1(FM_buf1_V_16_q1),
    .FM_buf_acc_V_17_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_17_address0),
    .FM_buf_acc_V_17_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_17_ce0),
    .FM_buf_acc_V_17_q0(FM_buf_acc_V_17_q0),
    .FM_buf1_V_17_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_17_address0),
    .FM_buf1_V_17_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_17_ce0),
    .FM_buf1_V_17_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_17_we0),
    .FM_buf1_V_17_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_17_d0),
    .FM_buf1_V_17_q0(FM_buf1_V_17_q0),
    .FM_buf1_V_17_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_17_address1),
    .FM_buf1_V_17_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_17_ce1),
    .FM_buf1_V_17_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_17_we1),
    .FM_buf1_V_17_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_17_d1),
    .FM_buf1_V_17_q1(FM_buf1_V_17_q1),
    .FM_buf_acc_V_18_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_18_address0),
    .FM_buf_acc_V_18_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_18_ce0),
    .FM_buf_acc_V_18_q0(FM_buf_acc_V_18_q0),
    .FM_buf1_V_18_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_18_address0),
    .FM_buf1_V_18_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_18_ce0),
    .FM_buf1_V_18_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_18_we0),
    .FM_buf1_V_18_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_18_d0),
    .FM_buf1_V_18_q0(FM_buf1_V_18_q0),
    .FM_buf1_V_18_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_18_address1),
    .FM_buf1_V_18_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_18_ce1),
    .FM_buf1_V_18_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_18_we1),
    .FM_buf1_V_18_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_18_d1),
    .FM_buf1_V_18_q1(FM_buf1_V_18_q1),
    .FM_buf_acc_V_19_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_19_address0),
    .FM_buf_acc_V_19_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_19_ce0),
    .FM_buf_acc_V_19_q0(FM_buf_acc_V_19_q0),
    .FM_buf1_V_19_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_19_address0),
    .FM_buf1_V_19_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_19_ce0),
    .FM_buf1_V_19_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_19_we0),
    .FM_buf1_V_19_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_19_d0),
    .FM_buf1_V_19_q0(FM_buf1_V_19_q0),
    .FM_buf1_V_19_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_19_address1),
    .FM_buf1_V_19_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_19_ce1),
    .FM_buf1_V_19_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_19_we1),
    .FM_buf1_V_19_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_19_d1),
    .FM_buf1_V_19_q1(FM_buf1_V_19_q1),
    .FM_buf_acc_V_20_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_20_address0),
    .FM_buf_acc_V_20_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_20_ce0),
    .FM_buf_acc_V_20_q0(FM_buf_acc_V_20_q0),
    .FM_buf1_V_20_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_20_address0),
    .FM_buf1_V_20_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_20_ce0),
    .FM_buf1_V_20_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_20_we0),
    .FM_buf1_V_20_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_20_d0),
    .FM_buf1_V_20_q0(FM_buf1_V_20_q0),
    .FM_buf1_V_20_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_20_address1),
    .FM_buf1_V_20_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_20_ce1),
    .FM_buf1_V_20_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_20_we1),
    .FM_buf1_V_20_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_20_d1),
    .FM_buf1_V_20_q1(FM_buf1_V_20_q1),
    .FM_buf_acc_V_21_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_21_address0),
    .FM_buf_acc_V_21_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_21_ce0),
    .FM_buf_acc_V_21_q0(FM_buf_acc_V_21_q0),
    .FM_buf1_V_21_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_21_address0),
    .FM_buf1_V_21_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_21_ce0),
    .FM_buf1_V_21_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_21_we0),
    .FM_buf1_V_21_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_21_d0),
    .FM_buf1_V_21_q0(FM_buf1_V_21_q0),
    .FM_buf1_V_21_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_21_address1),
    .FM_buf1_V_21_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_21_ce1),
    .FM_buf1_V_21_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_21_we1),
    .FM_buf1_V_21_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_21_d1),
    .FM_buf1_V_21_q1(FM_buf1_V_21_q1),
    .FM_buf_acc_V_22_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_22_address0),
    .FM_buf_acc_V_22_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_22_ce0),
    .FM_buf_acc_V_22_q0(FM_buf_acc_V_22_q0),
    .FM_buf1_V_22_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_22_address0),
    .FM_buf1_V_22_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_22_ce0),
    .FM_buf1_V_22_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_22_we0),
    .FM_buf1_V_22_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_22_d0),
    .FM_buf1_V_22_q0(FM_buf1_V_22_q0),
    .FM_buf1_V_22_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_22_address1),
    .FM_buf1_V_22_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_22_ce1),
    .FM_buf1_V_22_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_22_we1),
    .FM_buf1_V_22_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_22_d1),
    .FM_buf1_V_22_q1(FM_buf1_V_22_q1),
    .FM_buf_acc_V_23_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_23_address0),
    .FM_buf_acc_V_23_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_23_ce0),
    .FM_buf_acc_V_23_q0(FM_buf_acc_V_23_q0),
    .FM_buf1_V_23_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_23_address0),
    .FM_buf1_V_23_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_23_ce0),
    .FM_buf1_V_23_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_23_we0),
    .FM_buf1_V_23_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_23_d0),
    .FM_buf1_V_23_q0(FM_buf1_V_23_q0),
    .FM_buf1_V_23_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_23_address1),
    .FM_buf1_V_23_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_23_ce1),
    .FM_buf1_V_23_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_23_we1),
    .FM_buf1_V_23_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_23_d1),
    .FM_buf1_V_23_q1(FM_buf1_V_23_q1),
    .FM_buf_acc_V_24_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_24_address0),
    .FM_buf_acc_V_24_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_24_ce0),
    .FM_buf_acc_V_24_q0(FM_buf_acc_V_24_q0),
    .FM_buf1_V_24_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_24_address0),
    .FM_buf1_V_24_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_24_ce0),
    .FM_buf1_V_24_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_24_we0),
    .FM_buf1_V_24_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_24_d0),
    .FM_buf1_V_24_q0(FM_buf1_V_24_q0),
    .FM_buf1_V_24_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_24_address1),
    .FM_buf1_V_24_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_24_ce1),
    .FM_buf1_V_24_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_24_we1),
    .FM_buf1_V_24_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_24_d1),
    .FM_buf1_V_24_q1(FM_buf1_V_24_q1),
    .FM_buf_acc_V_25_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_25_address0),
    .FM_buf_acc_V_25_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_25_ce0),
    .FM_buf_acc_V_25_q0(FM_buf_acc_V_25_q0),
    .FM_buf1_V_25_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_25_address0),
    .FM_buf1_V_25_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_25_ce0),
    .FM_buf1_V_25_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_25_we0),
    .FM_buf1_V_25_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_25_d0),
    .FM_buf1_V_25_q0(FM_buf1_V_25_q0),
    .FM_buf1_V_25_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_25_address1),
    .FM_buf1_V_25_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_25_ce1),
    .FM_buf1_V_25_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_25_we1),
    .FM_buf1_V_25_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_25_d1),
    .FM_buf1_V_25_q1(FM_buf1_V_25_q1),
    .FM_buf_acc_V_26_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_26_address0),
    .FM_buf_acc_V_26_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_26_ce0),
    .FM_buf_acc_V_26_q0(FM_buf_acc_V_26_q0),
    .FM_buf1_V_26_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_26_address0),
    .FM_buf1_V_26_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_26_ce0),
    .FM_buf1_V_26_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_26_we0),
    .FM_buf1_V_26_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_26_d0),
    .FM_buf1_V_26_q0(FM_buf1_V_26_q0),
    .FM_buf1_V_26_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_26_address1),
    .FM_buf1_V_26_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_26_ce1),
    .FM_buf1_V_26_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_26_we1),
    .FM_buf1_V_26_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_26_d1),
    .FM_buf1_V_26_q1(FM_buf1_V_26_q1),
    .FM_buf_acc_V_27_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_27_address0),
    .FM_buf_acc_V_27_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_27_ce0),
    .FM_buf_acc_V_27_q0(FM_buf_acc_V_27_q0),
    .FM_buf1_V_27_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_27_address0),
    .FM_buf1_V_27_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_27_ce0),
    .FM_buf1_V_27_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_27_we0),
    .FM_buf1_V_27_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_27_d0),
    .FM_buf1_V_27_q0(FM_buf1_V_27_q0),
    .FM_buf1_V_27_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_27_address1),
    .FM_buf1_V_27_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_27_ce1),
    .FM_buf1_V_27_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_27_we1),
    .FM_buf1_V_27_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_27_d1),
    .FM_buf1_V_27_q1(FM_buf1_V_27_q1),
    .FM_buf_acc_V_28_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_28_address0),
    .FM_buf_acc_V_28_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_28_ce0),
    .FM_buf_acc_V_28_q0(FM_buf_acc_V_28_q0),
    .FM_buf1_V_28_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_28_address0),
    .FM_buf1_V_28_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_28_ce0),
    .FM_buf1_V_28_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_28_we0),
    .FM_buf1_V_28_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_28_d0),
    .FM_buf1_V_28_q0(FM_buf1_V_28_q0),
    .FM_buf1_V_28_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_28_address1),
    .FM_buf1_V_28_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_28_ce1),
    .FM_buf1_V_28_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_28_we1),
    .FM_buf1_V_28_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_28_d1),
    .FM_buf1_V_28_q1(FM_buf1_V_28_q1),
    .FM_buf_acc_V_29_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_29_address0),
    .FM_buf_acc_V_29_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_29_ce0),
    .FM_buf_acc_V_29_q0(FM_buf_acc_V_29_q0),
    .FM_buf1_V_29_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_29_address0),
    .FM_buf1_V_29_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_29_ce0),
    .FM_buf1_V_29_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_29_we0),
    .FM_buf1_V_29_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_29_d0),
    .FM_buf1_V_29_q0(FM_buf1_V_29_q0),
    .FM_buf1_V_29_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_29_address1),
    .FM_buf1_V_29_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_29_ce1),
    .FM_buf1_V_29_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_29_we1),
    .FM_buf1_V_29_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_29_d1),
    .FM_buf1_V_29_q1(FM_buf1_V_29_q1),
    .FM_buf_acc_V_30_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_30_address0),
    .FM_buf_acc_V_30_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_30_ce0),
    .FM_buf_acc_V_30_q0(FM_buf_acc_V_30_q0),
    .FM_buf1_V_30_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_30_address0),
    .FM_buf1_V_30_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_30_ce0),
    .FM_buf1_V_30_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_30_we0),
    .FM_buf1_V_30_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_30_d0),
    .FM_buf1_V_30_q0(FM_buf1_V_30_q0),
    .FM_buf1_V_30_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_30_address1),
    .FM_buf1_V_30_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_30_ce1),
    .FM_buf1_V_30_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_30_we1),
    .FM_buf1_V_30_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_30_d1),
    .FM_buf1_V_30_q1(FM_buf1_V_30_q1),
    .FM_buf_acc_V_31_address0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_31_address0),
    .FM_buf_acc_V_31_ce0(grp_local_buf_copy_fu_3759_FM_buf_acc_V_31_ce0),
    .FM_buf_acc_V_31_q0(FM_buf_acc_V_31_q0),
    .FM_buf1_V_31_address0(grp_local_buf_copy_fu_3759_FM_buf1_V_31_address0),
    .FM_buf1_V_31_ce0(grp_local_buf_copy_fu_3759_FM_buf1_V_31_ce0),
    .FM_buf1_V_31_we0(grp_local_buf_copy_fu_3759_FM_buf1_V_31_we0),
    .FM_buf1_V_31_d0(grp_local_buf_copy_fu_3759_FM_buf1_V_31_d0),
    .FM_buf1_V_31_q0(FM_buf1_V_31_q0),
    .FM_buf1_V_31_address1(grp_local_buf_copy_fu_3759_FM_buf1_V_31_address1),
    .FM_buf1_V_31_ce1(grp_local_buf_copy_fu_3759_FM_buf1_V_31_ce1),
    .FM_buf1_V_31_we1(grp_local_buf_copy_fu_3759_FM_buf1_V_31_we1),
    .FM_buf1_V_31_d1(grp_local_buf_copy_fu_3759_FM_buf1_V_31_d1),
    .FM_buf1_V_31_q1(FM_buf1_V_31_q1)
);

load_and_reorg grp_load_and_reorg_fu_3891(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_and_reorg_fu_3891_ap_start),
    .ap_done(grp_load_and_reorg_fu_3891_ap_done),
    .ap_idle(grp_load_and_reorg_fu_3891_ap_idle),
    .ap_ready(grp_load_and_reorg_fu_3891_ap_ready),
    .m_axi_buf_1_V_AWVALID(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWVALID),
    .m_axi_buf_1_V_AWREADY(1'b0),
    .m_axi_buf_1_V_AWADDR(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWADDR),
    .m_axi_buf_1_V_AWID(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWID),
    .m_axi_buf_1_V_AWLEN(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWLEN),
    .m_axi_buf_1_V_AWSIZE(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWSIZE),
    .m_axi_buf_1_V_AWBURST(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWBURST),
    .m_axi_buf_1_V_AWLOCK(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWLOCK),
    .m_axi_buf_1_V_AWCACHE(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWCACHE),
    .m_axi_buf_1_V_AWPROT(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWPROT),
    .m_axi_buf_1_V_AWQOS(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWQOS),
    .m_axi_buf_1_V_AWREGION(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWREGION),
    .m_axi_buf_1_V_AWUSER(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_AWUSER),
    .m_axi_buf_1_V_WVALID(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WVALID),
    .m_axi_buf_1_V_WREADY(1'b0),
    .m_axi_buf_1_V_WDATA(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WDATA),
    .m_axi_buf_1_V_WSTRB(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WSTRB),
    .m_axi_buf_1_V_WLAST(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WLAST),
    .m_axi_buf_1_V_WID(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WID),
    .m_axi_buf_1_V_WUSER(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_WUSER),
    .m_axi_buf_1_V_ARVALID(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARVALID),
    .m_axi_buf_1_V_ARREADY(DDR256_ARREADY),
    .m_axi_buf_1_V_ARADDR(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARADDR),
    .m_axi_buf_1_V_ARID(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARID),
    .m_axi_buf_1_V_ARLEN(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARLEN),
    .m_axi_buf_1_V_ARSIZE(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARSIZE),
    .m_axi_buf_1_V_ARBURST(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARBURST),
    .m_axi_buf_1_V_ARLOCK(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARLOCK),
    .m_axi_buf_1_V_ARCACHE(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARCACHE),
    .m_axi_buf_1_V_ARPROT(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARPROT),
    .m_axi_buf_1_V_ARQOS(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARQOS),
    .m_axi_buf_1_V_ARREGION(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARREGION),
    .m_axi_buf_1_V_ARUSER(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARUSER),
    .m_axi_buf_1_V_RVALID(DDR256_RVALID),
    .m_axi_buf_1_V_RREADY(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_RREADY),
    .m_axi_buf_1_V_RDATA(DDR256_RDATA),
    .m_axi_buf_1_V_RLAST(DDR256_RLAST),
    .m_axi_buf_1_V_RID(DDR256_RID),
    .m_axi_buf_1_V_RUSER(DDR256_RUSER),
    .m_axi_buf_1_V_RRESP(DDR256_RRESP),
    .m_axi_buf_1_V_BVALID(1'b0),
    .m_axi_buf_1_V_BREADY(grp_load_and_reorg_fu_3891_m_axi_buf_1_V_BREADY),
    .m_axi_buf_1_V_BRESP(2'd0),
    .m_axi_buf_1_V_BID(1'd0),
    .m_axi_buf_1_V_BUSER(1'd0),
    .buf_1_V_offset(DDR_buff_merge_V9_reg_6141),
    .buf_id_1(add_ln1151_reg_6802),
    .buf_id_2(add_ln1151_1_reg_6807),
    .buf_id_3(or_ln_reg_6817),
    .buf_id_4(add_ln1151_2_reg_6812),
    .buf_out_1_0_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_0_V_address0),
    .buf_out_1_0_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_0_V_ce0),
    .buf_out_1_0_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_0_V_we0),
    .buf_out_1_0_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_0_V_d0),
    .buf_out_1_1_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_1_V_address0),
    .buf_out_1_1_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_1_V_ce0),
    .buf_out_1_1_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_1_V_we0),
    .buf_out_1_1_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_1_V_d0),
    .buf_out_1_2_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_2_V_address0),
    .buf_out_1_2_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_2_V_ce0),
    .buf_out_1_2_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_2_V_we0),
    .buf_out_1_2_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_2_V_d0),
    .buf_out_1_3_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_3_V_address0),
    .buf_out_1_3_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_3_V_ce0),
    .buf_out_1_3_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_3_V_we0),
    .buf_out_1_3_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_3_V_d0),
    .buf_out_1_4_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_4_V_address0),
    .buf_out_1_4_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_4_V_ce0),
    .buf_out_1_4_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_4_V_we0),
    .buf_out_1_4_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_4_V_d0),
    .buf_out_1_5_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_5_V_address0),
    .buf_out_1_5_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_5_V_ce0),
    .buf_out_1_5_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_5_V_we0),
    .buf_out_1_5_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_5_V_d0),
    .buf_out_1_6_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_6_V_address0),
    .buf_out_1_6_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_6_V_ce0),
    .buf_out_1_6_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_6_V_we0),
    .buf_out_1_6_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_6_V_d0),
    .buf_out_1_7_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_7_V_address0),
    .buf_out_1_7_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_7_V_ce0),
    .buf_out_1_7_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_7_V_we0),
    .buf_out_1_7_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_7_V_d0),
    .buf_out_1_8_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_8_V_address0),
    .buf_out_1_8_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_8_V_ce0),
    .buf_out_1_8_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_8_V_we0),
    .buf_out_1_8_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_8_V_d0),
    .buf_out_1_9_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_9_V_address0),
    .buf_out_1_9_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_9_V_ce0),
    .buf_out_1_9_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_9_V_we0),
    .buf_out_1_9_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_9_V_d0),
    .buf_out_1_10_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_10_V_address0),
    .buf_out_1_10_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_10_V_ce0),
    .buf_out_1_10_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_10_V_we0),
    .buf_out_1_10_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_10_V_d0),
    .buf_out_1_11_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_11_V_address0),
    .buf_out_1_11_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_11_V_ce0),
    .buf_out_1_11_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_11_V_we0),
    .buf_out_1_11_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_11_V_d0),
    .buf_out_1_12_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_12_V_address0),
    .buf_out_1_12_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_12_V_ce0),
    .buf_out_1_12_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_12_V_we0),
    .buf_out_1_12_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_12_V_d0),
    .buf_out_1_13_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_13_V_address0),
    .buf_out_1_13_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_13_V_ce0),
    .buf_out_1_13_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_13_V_we0),
    .buf_out_1_13_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_13_V_d0),
    .buf_out_1_14_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_14_V_address0),
    .buf_out_1_14_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_14_V_ce0),
    .buf_out_1_14_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_14_V_we0),
    .buf_out_1_14_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_14_V_d0),
    .buf_out_1_15_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_15_V_address0),
    .buf_out_1_15_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_15_V_ce0),
    .buf_out_1_15_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_15_V_we0),
    .buf_out_1_15_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_15_V_d0),
    .buf_out_1_16_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_16_V_address0),
    .buf_out_1_16_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_16_V_ce0),
    .buf_out_1_16_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_16_V_we0),
    .buf_out_1_16_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_16_V_d0),
    .buf_out_1_17_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_17_V_address0),
    .buf_out_1_17_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_17_V_ce0),
    .buf_out_1_17_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_17_V_we0),
    .buf_out_1_17_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_17_V_d0),
    .buf_out_1_18_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_18_V_address0),
    .buf_out_1_18_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_18_V_ce0),
    .buf_out_1_18_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_18_V_we0),
    .buf_out_1_18_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_18_V_d0),
    .buf_out_1_19_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_19_V_address0),
    .buf_out_1_19_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_19_V_ce0),
    .buf_out_1_19_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_19_V_we0),
    .buf_out_1_19_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_19_V_d0),
    .buf_out_1_20_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_20_V_address0),
    .buf_out_1_20_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_20_V_ce0),
    .buf_out_1_20_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_20_V_we0),
    .buf_out_1_20_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_20_V_d0),
    .buf_out_1_21_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_21_V_address0),
    .buf_out_1_21_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_21_V_ce0),
    .buf_out_1_21_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_21_V_we0),
    .buf_out_1_21_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_21_V_d0),
    .buf_out_1_22_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_22_V_address0),
    .buf_out_1_22_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_22_V_ce0),
    .buf_out_1_22_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_22_V_we0),
    .buf_out_1_22_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_22_V_d0),
    .buf_out_1_23_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_23_V_address0),
    .buf_out_1_23_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_23_V_ce0),
    .buf_out_1_23_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_23_V_we0),
    .buf_out_1_23_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_23_V_d0),
    .buf_out_1_24_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_24_V_address0),
    .buf_out_1_24_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_24_V_ce0),
    .buf_out_1_24_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_24_V_we0),
    .buf_out_1_24_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_24_V_d0),
    .buf_out_1_25_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_25_V_address0),
    .buf_out_1_25_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_25_V_ce0),
    .buf_out_1_25_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_25_V_we0),
    .buf_out_1_25_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_25_V_d0),
    .buf_out_1_26_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_26_V_address0),
    .buf_out_1_26_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_26_V_ce0),
    .buf_out_1_26_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_26_V_we0),
    .buf_out_1_26_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_26_V_d0),
    .buf_out_1_27_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_27_V_address0),
    .buf_out_1_27_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_27_V_ce0),
    .buf_out_1_27_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_27_V_we0),
    .buf_out_1_27_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_27_V_d0),
    .buf_out_1_28_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_28_V_address0),
    .buf_out_1_28_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_28_V_ce0),
    .buf_out_1_28_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_28_V_we0),
    .buf_out_1_28_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_28_V_d0),
    .buf_out_1_29_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_29_V_address0),
    .buf_out_1_29_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_29_V_ce0),
    .buf_out_1_29_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_29_V_we0),
    .buf_out_1_29_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_29_V_d0),
    .buf_out_1_30_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_30_V_address0),
    .buf_out_1_30_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_30_V_ce0),
    .buf_out_1_30_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_30_V_we0),
    .buf_out_1_30_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_30_V_d0),
    .buf_out_1_31_V_address0(grp_load_and_reorg_fu_3891_buf_out_1_31_V_address0),
    .buf_out_1_31_V_ce0(grp_load_and_reorg_fu_3891_buf_out_1_31_V_ce0),
    .buf_out_1_31_V_we0(grp_load_and_reorg_fu_3891_buf_out_1_31_V_we0),
    .buf_out_1_31_V_d0(grp_load_and_reorg_fu_3891_buf_out_1_31_V_d0),
    .buf_out_2_0_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_0_V_address0),
    .buf_out_2_0_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_0_V_ce0),
    .buf_out_2_0_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_0_V_we0),
    .buf_out_2_0_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_0_V_d0),
    .buf_out_2_1_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_1_V_address0),
    .buf_out_2_1_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_1_V_ce0),
    .buf_out_2_1_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_1_V_we0),
    .buf_out_2_1_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_1_V_d0),
    .buf_out_2_2_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_2_V_address0),
    .buf_out_2_2_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_2_V_ce0),
    .buf_out_2_2_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_2_V_we0),
    .buf_out_2_2_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_2_V_d0),
    .buf_out_2_3_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_3_V_address0),
    .buf_out_2_3_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_3_V_ce0),
    .buf_out_2_3_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_3_V_we0),
    .buf_out_2_3_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_3_V_d0),
    .buf_out_2_4_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_4_V_address0),
    .buf_out_2_4_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_4_V_ce0),
    .buf_out_2_4_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_4_V_we0),
    .buf_out_2_4_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_4_V_d0),
    .buf_out_2_5_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_5_V_address0),
    .buf_out_2_5_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_5_V_ce0),
    .buf_out_2_5_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_5_V_we0),
    .buf_out_2_5_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_5_V_d0),
    .buf_out_2_6_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_6_V_address0),
    .buf_out_2_6_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_6_V_ce0),
    .buf_out_2_6_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_6_V_we0),
    .buf_out_2_6_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_6_V_d0),
    .buf_out_2_7_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_7_V_address0),
    .buf_out_2_7_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_7_V_ce0),
    .buf_out_2_7_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_7_V_we0),
    .buf_out_2_7_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_7_V_d0),
    .buf_out_2_8_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_8_V_address0),
    .buf_out_2_8_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_8_V_ce0),
    .buf_out_2_8_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_8_V_we0),
    .buf_out_2_8_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_8_V_d0),
    .buf_out_2_9_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_9_V_address0),
    .buf_out_2_9_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_9_V_ce0),
    .buf_out_2_9_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_9_V_we0),
    .buf_out_2_9_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_9_V_d0),
    .buf_out_2_10_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_10_V_address0),
    .buf_out_2_10_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_10_V_ce0),
    .buf_out_2_10_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_10_V_we0),
    .buf_out_2_10_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_10_V_d0),
    .buf_out_2_11_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_11_V_address0),
    .buf_out_2_11_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_11_V_ce0),
    .buf_out_2_11_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_11_V_we0),
    .buf_out_2_11_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_11_V_d0),
    .buf_out_2_12_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_12_V_address0),
    .buf_out_2_12_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_12_V_ce0),
    .buf_out_2_12_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_12_V_we0),
    .buf_out_2_12_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_12_V_d0),
    .buf_out_2_13_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_13_V_address0),
    .buf_out_2_13_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_13_V_ce0),
    .buf_out_2_13_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_13_V_we0),
    .buf_out_2_13_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_13_V_d0),
    .buf_out_2_14_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_14_V_address0),
    .buf_out_2_14_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_14_V_ce0),
    .buf_out_2_14_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_14_V_we0),
    .buf_out_2_14_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_14_V_d0),
    .buf_out_2_15_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_15_V_address0),
    .buf_out_2_15_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_15_V_ce0),
    .buf_out_2_15_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_15_V_we0),
    .buf_out_2_15_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_15_V_d0),
    .buf_out_2_16_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_16_V_address0),
    .buf_out_2_16_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_16_V_ce0),
    .buf_out_2_16_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_16_V_we0),
    .buf_out_2_16_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_16_V_d0),
    .buf_out_2_17_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_17_V_address0),
    .buf_out_2_17_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_17_V_ce0),
    .buf_out_2_17_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_17_V_we0),
    .buf_out_2_17_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_17_V_d0),
    .buf_out_2_18_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_18_V_address0),
    .buf_out_2_18_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_18_V_ce0),
    .buf_out_2_18_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_18_V_we0),
    .buf_out_2_18_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_18_V_d0),
    .buf_out_2_19_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_19_V_address0),
    .buf_out_2_19_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_19_V_ce0),
    .buf_out_2_19_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_19_V_we0),
    .buf_out_2_19_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_19_V_d0),
    .buf_out_2_20_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_20_V_address0),
    .buf_out_2_20_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_20_V_ce0),
    .buf_out_2_20_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_20_V_we0),
    .buf_out_2_20_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_20_V_d0),
    .buf_out_2_21_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_21_V_address0),
    .buf_out_2_21_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_21_V_ce0),
    .buf_out_2_21_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_21_V_we0),
    .buf_out_2_21_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_21_V_d0),
    .buf_out_2_22_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_22_V_address0),
    .buf_out_2_22_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_22_V_ce0),
    .buf_out_2_22_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_22_V_we0),
    .buf_out_2_22_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_22_V_d0),
    .buf_out_2_23_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_23_V_address0),
    .buf_out_2_23_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_23_V_ce0),
    .buf_out_2_23_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_23_V_we0),
    .buf_out_2_23_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_23_V_d0),
    .buf_out_2_24_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_24_V_address0),
    .buf_out_2_24_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_24_V_ce0),
    .buf_out_2_24_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_24_V_we0),
    .buf_out_2_24_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_24_V_d0),
    .buf_out_2_25_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_25_V_address0),
    .buf_out_2_25_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_25_V_ce0),
    .buf_out_2_25_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_25_V_we0),
    .buf_out_2_25_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_25_V_d0),
    .buf_out_2_26_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_26_V_address0),
    .buf_out_2_26_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_26_V_ce0),
    .buf_out_2_26_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_26_V_we0),
    .buf_out_2_26_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_26_V_d0),
    .buf_out_2_27_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_27_V_address0),
    .buf_out_2_27_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_27_V_ce0),
    .buf_out_2_27_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_27_V_we0),
    .buf_out_2_27_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_27_V_d0),
    .buf_out_2_28_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_28_V_address0),
    .buf_out_2_28_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_28_V_ce0),
    .buf_out_2_28_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_28_V_we0),
    .buf_out_2_28_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_28_V_d0),
    .buf_out_2_29_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_29_V_address0),
    .buf_out_2_29_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_29_V_ce0),
    .buf_out_2_29_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_29_V_we0),
    .buf_out_2_29_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_29_V_d0),
    .buf_out_2_30_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_30_V_address0),
    .buf_out_2_30_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_30_V_ce0),
    .buf_out_2_30_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_30_V_we0),
    .buf_out_2_30_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_30_V_d0),
    .buf_out_2_31_V_address0(grp_load_and_reorg_fu_3891_buf_out_2_31_V_address0),
    .buf_out_2_31_V_ce0(grp_load_and_reorg_fu_3891_buf_out_2_31_V_ce0),
    .buf_out_2_31_V_we0(grp_load_and_reorg_fu_3891_buf_out_2_31_V_we0),
    .buf_out_2_31_V_d0(grp_load_and_reorg_fu_3891_buf_out_2_31_V_d0),
    .buf_out_4_0_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_0_V_address0),
    .buf_out_4_0_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_0_V_ce0),
    .buf_out_4_0_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_0_V_we0),
    .buf_out_4_0_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_0_V_d0),
    .buf_out_4_1_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_1_V_address0),
    .buf_out_4_1_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_1_V_ce0),
    .buf_out_4_1_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_1_V_we0),
    .buf_out_4_1_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_1_V_d0),
    .buf_out_4_2_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_2_V_address0),
    .buf_out_4_2_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_2_V_ce0),
    .buf_out_4_2_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_2_V_we0),
    .buf_out_4_2_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_2_V_d0),
    .buf_out_4_3_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_3_V_address0),
    .buf_out_4_3_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_3_V_ce0),
    .buf_out_4_3_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_3_V_we0),
    .buf_out_4_3_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_3_V_d0),
    .buf_out_4_4_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_4_V_address0),
    .buf_out_4_4_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_4_V_ce0),
    .buf_out_4_4_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_4_V_we0),
    .buf_out_4_4_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_4_V_d0),
    .buf_out_4_5_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_5_V_address0),
    .buf_out_4_5_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_5_V_ce0),
    .buf_out_4_5_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_5_V_we0),
    .buf_out_4_5_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_5_V_d0),
    .buf_out_4_6_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_6_V_address0),
    .buf_out_4_6_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_6_V_ce0),
    .buf_out_4_6_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_6_V_we0),
    .buf_out_4_6_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_6_V_d0),
    .buf_out_4_7_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_7_V_address0),
    .buf_out_4_7_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_7_V_ce0),
    .buf_out_4_7_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_7_V_we0),
    .buf_out_4_7_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_7_V_d0),
    .buf_out_4_8_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_8_V_address0),
    .buf_out_4_8_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_8_V_ce0),
    .buf_out_4_8_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_8_V_we0),
    .buf_out_4_8_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_8_V_d0),
    .buf_out_4_9_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_9_V_address0),
    .buf_out_4_9_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_9_V_ce0),
    .buf_out_4_9_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_9_V_we0),
    .buf_out_4_9_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_9_V_d0),
    .buf_out_4_10_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_10_V_address0),
    .buf_out_4_10_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_10_V_ce0),
    .buf_out_4_10_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_10_V_we0),
    .buf_out_4_10_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_10_V_d0),
    .buf_out_4_11_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_11_V_address0),
    .buf_out_4_11_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_11_V_ce0),
    .buf_out_4_11_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_11_V_we0),
    .buf_out_4_11_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_11_V_d0),
    .buf_out_4_12_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_12_V_address0),
    .buf_out_4_12_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_12_V_ce0),
    .buf_out_4_12_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_12_V_we0),
    .buf_out_4_12_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_12_V_d0),
    .buf_out_4_13_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_13_V_address0),
    .buf_out_4_13_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_13_V_ce0),
    .buf_out_4_13_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_13_V_we0),
    .buf_out_4_13_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_13_V_d0),
    .buf_out_4_14_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_14_V_address0),
    .buf_out_4_14_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_14_V_ce0),
    .buf_out_4_14_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_14_V_we0),
    .buf_out_4_14_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_14_V_d0),
    .buf_out_4_15_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_15_V_address0),
    .buf_out_4_15_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_15_V_ce0),
    .buf_out_4_15_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_15_V_we0),
    .buf_out_4_15_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_15_V_d0),
    .buf_out_4_16_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_16_V_address0),
    .buf_out_4_16_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_16_V_ce0),
    .buf_out_4_16_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_16_V_we0),
    .buf_out_4_16_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_16_V_d0),
    .buf_out_4_17_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_17_V_address0),
    .buf_out_4_17_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_17_V_ce0),
    .buf_out_4_17_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_17_V_we0),
    .buf_out_4_17_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_17_V_d0),
    .buf_out_4_18_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_18_V_address0),
    .buf_out_4_18_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_18_V_ce0),
    .buf_out_4_18_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_18_V_we0),
    .buf_out_4_18_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_18_V_d0),
    .buf_out_4_19_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_19_V_address0),
    .buf_out_4_19_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_19_V_ce0),
    .buf_out_4_19_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_19_V_we0),
    .buf_out_4_19_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_19_V_d0),
    .buf_out_4_20_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_20_V_address0),
    .buf_out_4_20_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_20_V_ce0),
    .buf_out_4_20_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_20_V_we0),
    .buf_out_4_20_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_20_V_d0),
    .buf_out_4_21_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_21_V_address0),
    .buf_out_4_21_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_21_V_ce0),
    .buf_out_4_21_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_21_V_we0),
    .buf_out_4_21_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_21_V_d0),
    .buf_out_4_22_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_22_V_address0),
    .buf_out_4_22_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_22_V_ce0),
    .buf_out_4_22_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_22_V_we0),
    .buf_out_4_22_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_22_V_d0),
    .buf_out_4_23_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_23_V_address0),
    .buf_out_4_23_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_23_V_ce0),
    .buf_out_4_23_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_23_V_we0),
    .buf_out_4_23_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_23_V_d0),
    .buf_out_4_24_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_24_V_address0),
    .buf_out_4_24_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_24_V_ce0),
    .buf_out_4_24_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_24_V_we0),
    .buf_out_4_24_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_24_V_d0),
    .buf_out_4_25_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_25_V_address0),
    .buf_out_4_25_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_25_V_ce0),
    .buf_out_4_25_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_25_V_we0),
    .buf_out_4_25_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_25_V_d0),
    .buf_out_4_26_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_26_V_address0),
    .buf_out_4_26_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_26_V_ce0),
    .buf_out_4_26_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_26_V_we0),
    .buf_out_4_26_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_26_V_d0),
    .buf_out_4_27_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_27_V_address0),
    .buf_out_4_27_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_27_V_ce0),
    .buf_out_4_27_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_27_V_we0),
    .buf_out_4_27_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_27_V_d0),
    .buf_out_4_28_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_28_V_address0),
    .buf_out_4_28_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_28_V_ce0),
    .buf_out_4_28_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_28_V_we0),
    .buf_out_4_28_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_28_V_d0),
    .buf_out_4_29_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_29_V_address0),
    .buf_out_4_29_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_29_V_ce0),
    .buf_out_4_29_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_29_V_we0),
    .buf_out_4_29_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_29_V_d0),
    .buf_out_4_30_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_30_V_address0),
    .buf_out_4_30_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_30_V_ce0),
    .buf_out_4_30_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_30_V_we0),
    .buf_out_4_30_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_30_V_d0),
    .buf_out_4_31_V_address0(grp_load_and_reorg_fu_3891_buf_out_4_31_V_address0),
    .buf_out_4_31_V_ce0(grp_load_and_reorg_fu_3891_buf_out_4_31_V_ce0),
    .buf_out_4_31_V_we0(grp_load_and_reorg_fu_3891_buf_out_4_31_V_we0),
    .buf_out_4_31_V_d0(grp_load_and_reorg_fu_3891_buf_out_4_31_V_d0),
    .FM_buf4_V_0_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_0_address0),
    .FM_buf4_V_0_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_0_ce0),
    .FM_buf4_V_0_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_0_we0),
    .FM_buf4_V_0_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_0_d0),
    .FM_buf4_V_4_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_4_address0),
    .FM_buf4_V_4_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_4_ce0),
    .FM_buf4_V_4_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_4_we0),
    .FM_buf4_V_4_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_4_d0),
    .FM_buf4_V_8_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_8_address0),
    .FM_buf4_V_8_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_8_ce0),
    .FM_buf4_V_8_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_8_we0),
    .FM_buf4_V_8_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_8_d0),
    .FM_buf4_V_12_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_12_address0),
    .FM_buf4_V_12_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_12_ce0),
    .FM_buf4_V_12_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_12_we0),
    .FM_buf4_V_12_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_12_d0),
    .FM_buf4_V_16_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_16_address0),
    .FM_buf4_V_16_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_16_ce0),
    .FM_buf4_V_16_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_16_we0),
    .FM_buf4_V_16_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_16_d0),
    .FM_buf4_V_20_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_20_address0),
    .FM_buf4_V_20_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_20_ce0),
    .FM_buf4_V_20_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_20_we0),
    .FM_buf4_V_20_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_20_d0),
    .FM_buf4_V_24_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_24_address0),
    .FM_buf4_V_24_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_24_ce0),
    .FM_buf4_V_24_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_24_we0),
    .FM_buf4_V_24_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_24_d0),
    .FM_buf4_V_28_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_28_address0),
    .FM_buf4_V_28_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_28_ce0),
    .FM_buf4_V_28_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_28_we0),
    .FM_buf4_V_28_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_28_d0),
    .FM_buf4_V_1_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_1_address0),
    .FM_buf4_V_1_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_1_ce0),
    .FM_buf4_V_1_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_1_we0),
    .FM_buf4_V_1_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_1_d0),
    .FM_buf4_V_5_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_5_address0),
    .FM_buf4_V_5_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_5_ce0),
    .FM_buf4_V_5_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_5_we0),
    .FM_buf4_V_5_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_5_d0),
    .FM_buf4_V_9_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_9_address0),
    .FM_buf4_V_9_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_9_ce0),
    .FM_buf4_V_9_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_9_we0),
    .FM_buf4_V_9_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_9_d0),
    .FM_buf4_V_13_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_13_address0),
    .FM_buf4_V_13_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_13_ce0),
    .FM_buf4_V_13_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_13_we0),
    .FM_buf4_V_13_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_13_d0),
    .FM_buf4_V_17_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_17_address0),
    .FM_buf4_V_17_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_17_ce0),
    .FM_buf4_V_17_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_17_we0),
    .FM_buf4_V_17_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_17_d0),
    .FM_buf4_V_21_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_21_address0),
    .FM_buf4_V_21_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_21_ce0),
    .FM_buf4_V_21_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_21_we0),
    .FM_buf4_V_21_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_21_d0),
    .FM_buf4_V_25_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_25_address0),
    .FM_buf4_V_25_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_25_ce0),
    .FM_buf4_V_25_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_25_we0),
    .FM_buf4_V_25_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_25_d0),
    .FM_buf4_V_29_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_29_address0),
    .FM_buf4_V_29_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_29_ce0),
    .FM_buf4_V_29_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_29_we0),
    .FM_buf4_V_29_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_29_d0),
    .FM_buf4_V_2_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_2_address0),
    .FM_buf4_V_2_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_2_ce0),
    .FM_buf4_V_2_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_2_we0),
    .FM_buf4_V_2_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_2_d0),
    .FM_buf4_V_6_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_6_address0),
    .FM_buf4_V_6_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_6_ce0),
    .FM_buf4_V_6_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_6_we0),
    .FM_buf4_V_6_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_6_d0),
    .FM_buf4_V_10_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_10_address0),
    .FM_buf4_V_10_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_10_ce0),
    .FM_buf4_V_10_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_10_we0),
    .FM_buf4_V_10_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_10_d0),
    .FM_buf4_V_14_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_14_address0),
    .FM_buf4_V_14_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_14_ce0),
    .FM_buf4_V_14_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_14_we0),
    .FM_buf4_V_14_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_14_d0),
    .FM_buf4_V_18_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_18_address0),
    .FM_buf4_V_18_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_18_ce0),
    .FM_buf4_V_18_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_18_we0),
    .FM_buf4_V_18_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_18_d0),
    .FM_buf4_V_22_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_22_address0),
    .FM_buf4_V_22_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_22_ce0),
    .FM_buf4_V_22_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_22_we0),
    .FM_buf4_V_22_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_22_d0),
    .FM_buf4_V_26_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_26_address0),
    .FM_buf4_V_26_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_26_ce0),
    .FM_buf4_V_26_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_26_we0),
    .FM_buf4_V_26_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_26_d0),
    .FM_buf4_V_30_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_30_address0),
    .FM_buf4_V_30_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_30_ce0),
    .FM_buf4_V_30_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_30_we0),
    .FM_buf4_V_30_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_30_d0),
    .FM_buf4_V_3_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_3_address0),
    .FM_buf4_V_3_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_3_ce0),
    .FM_buf4_V_3_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_3_we0),
    .FM_buf4_V_3_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_3_d0),
    .FM_buf4_V_7_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_7_address0),
    .FM_buf4_V_7_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_7_ce0),
    .FM_buf4_V_7_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_7_we0),
    .FM_buf4_V_7_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_7_d0),
    .FM_buf4_V_11_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_11_address0),
    .FM_buf4_V_11_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_11_ce0),
    .FM_buf4_V_11_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_11_we0),
    .FM_buf4_V_11_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_11_d0),
    .FM_buf4_V_15_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_15_address0),
    .FM_buf4_V_15_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_15_ce0),
    .FM_buf4_V_15_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_15_we0),
    .FM_buf4_V_15_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_15_d0),
    .FM_buf4_V_19_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_19_address0),
    .FM_buf4_V_19_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_19_ce0),
    .FM_buf4_V_19_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_19_we0),
    .FM_buf4_V_19_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_19_d0),
    .FM_buf4_V_23_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_23_address0),
    .FM_buf4_V_23_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_23_ce0),
    .FM_buf4_V_23_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_23_we0),
    .FM_buf4_V_23_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_23_d0),
    .FM_buf4_V_27_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_27_address0),
    .FM_buf4_V_27_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_27_ce0),
    .FM_buf4_V_27_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_27_we0),
    .FM_buf4_V_27_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_27_d0),
    .FM_buf4_V_31_address0(grp_load_and_reorg_fu_3891_FM_buf4_V_31_address0),
    .FM_buf4_V_31_ce0(grp_load_and_reorg_fu_3891_FM_buf4_V_31_ce0),
    .FM_buf4_V_31_we0(grp_load_and_reorg_fu_3891_FM_buf4_V_31_we0),
    .FM_buf4_V_31_d0(grp_load_and_reorg_fu_3891_FM_buf4_V_31_d0)
);

load_dw1_pool_from_D grp_load_dw1_pool_from_D_fu_4158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_dw1_pool_from_D_fu_4158_ap_start),
    .ap_done(grp_load_dw1_pool_from_D_fu_4158_ap_done),
    .ap_idle(grp_load_dw1_pool_from_D_fu_4158_ap_idle),
    .ap_ready(grp_load_dw1_pool_from_D_fu_4158_ap_ready),
    .m_axi_ddr_dw1_pool_burst_V_AWVALID(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWVALID),
    .m_axi_ddr_dw1_pool_burst_V_AWREADY(1'b0),
    .m_axi_ddr_dw1_pool_burst_V_AWADDR(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWADDR),
    .m_axi_ddr_dw1_pool_burst_V_AWID(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWID),
    .m_axi_ddr_dw1_pool_burst_V_AWLEN(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWLEN),
    .m_axi_ddr_dw1_pool_burst_V_AWSIZE(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWSIZE),
    .m_axi_ddr_dw1_pool_burst_V_AWBURST(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWBURST),
    .m_axi_ddr_dw1_pool_burst_V_AWLOCK(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWLOCK),
    .m_axi_ddr_dw1_pool_burst_V_AWCACHE(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWCACHE),
    .m_axi_ddr_dw1_pool_burst_V_AWPROT(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWPROT),
    .m_axi_ddr_dw1_pool_burst_V_AWQOS(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWQOS),
    .m_axi_ddr_dw1_pool_burst_V_AWREGION(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWREGION),
    .m_axi_ddr_dw1_pool_burst_V_AWUSER(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_AWUSER),
    .m_axi_ddr_dw1_pool_burst_V_WVALID(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WVALID),
    .m_axi_ddr_dw1_pool_burst_V_WREADY(1'b0),
    .m_axi_ddr_dw1_pool_burst_V_WDATA(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WDATA),
    .m_axi_ddr_dw1_pool_burst_V_WSTRB(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WSTRB),
    .m_axi_ddr_dw1_pool_burst_V_WLAST(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WLAST),
    .m_axi_ddr_dw1_pool_burst_V_WID(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WID),
    .m_axi_ddr_dw1_pool_burst_V_WUSER(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_WUSER),
    .m_axi_ddr_dw1_pool_burst_V_ARVALID(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARVALID),
    .m_axi_ddr_dw1_pool_burst_V_ARREADY(DDR256_ARREADY),
    .m_axi_ddr_dw1_pool_burst_V_ARADDR(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARADDR),
    .m_axi_ddr_dw1_pool_burst_V_ARID(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARID),
    .m_axi_ddr_dw1_pool_burst_V_ARLEN(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARLEN),
    .m_axi_ddr_dw1_pool_burst_V_ARSIZE(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARSIZE),
    .m_axi_ddr_dw1_pool_burst_V_ARBURST(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARBURST),
    .m_axi_ddr_dw1_pool_burst_V_ARLOCK(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARLOCK),
    .m_axi_ddr_dw1_pool_burst_V_ARCACHE(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARCACHE),
    .m_axi_ddr_dw1_pool_burst_V_ARPROT(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARPROT),
    .m_axi_ddr_dw1_pool_burst_V_ARQOS(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARQOS),
    .m_axi_ddr_dw1_pool_burst_V_ARREGION(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARREGION),
    .m_axi_ddr_dw1_pool_burst_V_ARUSER(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARUSER),
    .m_axi_ddr_dw1_pool_burst_V_RVALID(DDR256_RVALID),
    .m_axi_ddr_dw1_pool_burst_V_RREADY(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_RREADY),
    .m_axi_ddr_dw1_pool_burst_V_RDATA(DDR256_RDATA),
    .m_axi_ddr_dw1_pool_burst_V_RLAST(DDR256_RLAST),
    .m_axi_ddr_dw1_pool_burst_V_RID(DDR256_RID),
    .m_axi_ddr_dw1_pool_burst_V_RUSER(DDR256_RUSER),
    .m_axi_ddr_dw1_pool_burst_V_RRESP(DDR256_RRESP),
    .m_axi_ddr_dw1_pool_burst_V_BVALID(1'b0),
    .m_axi_ddr_dw1_pool_burst_V_BREADY(grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_BREADY),
    .m_axi_ddr_dw1_pool_burst_V_BRESP(2'd0),
    .m_axi_ddr_dw1_pool_burst_V_BID(1'd0),
    .m_axi_ddr_dw1_pool_burst_V_BUSER(1'd0),
    .ddr_dw1_pool_burst_V_offset(DDR_buff_merge_V9_reg_6141),
    .buf_0_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_0_V_address0),
    .buf_0_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_0_V_ce0),
    .buf_0_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_0_V_we0),
    .buf_0_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_0_V_d0),
    .buf_1_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_1_V_address0),
    .buf_1_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_1_V_ce0),
    .buf_1_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_1_V_we0),
    .buf_1_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_1_V_d0),
    .buf_2_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_2_V_address0),
    .buf_2_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_2_V_ce0),
    .buf_2_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_2_V_we0),
    .buf_2_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_2_V_d0),
    .buf_3_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_3_V_address0),
    .buf_3_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_3_V_ce0),
    .buf_3_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_3_V_we0),
    .buf_3_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_3_V_d0),
    .buf_4_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_4_V_address0),
    .buf_4_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_4_V_ce0),
    .buf_4_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_4_V_we0),
    .buf_4_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_4_V_d0),
    .buf_5_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_5_V_address0),
    .buf_5_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_5_V_ce0),
    .buf_5_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_5_V_we0),
    .buf_5_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_5_V_d0),
    .buf_6_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_6_V_address0),
    .buf_6_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_6_V_ce0),
    .buf_6_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_6_V_we0),
    .buf_6_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_6_V_d0),
    .buf_7_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_7_V_address0),
    .buf_7_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_7_V_ce0),
    .buf_7_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_7_V_we0),
    .buf_7_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_7_V_d0),
    .buf_8_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_8_V_address0),
    .buf_8_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_8_V_ce0),
    .buf_8_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_8_V_we0),
    .buf_8_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_8_V_d0),
    .buf_9_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_9_V_address0),
    .buf_9_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_9_V_ce0),
    .buf_9_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_9_V_we0),
    .buf_9_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_9_V_d0),
    .buf_10_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_10_V_address0),
    .buf_10_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_10_V_ce0),
    .buf_10_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_10_V_we0),
    .buf_10_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_10_V_d0),
    .buf_11_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_11_V_address0),
    .buf_11_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_11_V_ce0),
    .buf_11_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_11_V_we0),
    .buf_11_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_11_V_d0),
    .buf_12_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_12_V_address0),
    .buf_12_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_12_V_ce0),
    .buf_12_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_12_V_we0),
    .buf_12_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_12_V_d0),
    .buf_13_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_13_V_address0),
    .buf_13_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_13_V_ce0),
    .buf_13_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_13_V_we0),
    .buf_13_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_13_V_d0),
    .buf_14_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_14_V_address0),
    .buf_14_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_14_V_ce0),
    .buf_14_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_14_V_we0),
    .buf_14_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_14_V_d0),
    .buf_15_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_15_V_address0),
    .buf_15_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_15_V_ce0),
    .buf_15_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_15_V_we0),
    .buf_15_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_15_V_d0),
    .buf_16_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_16_V_address0),
    .buf_16_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_16_V_ce0),
    .buf_16_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_16_V_we0),
    .buf_16_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_16_V_d0),
    .buf_17_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_17_V_address0),
    .buf_17_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_17_V_ce0),
    .buf_17_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_17_V_we0),
    .buf_17_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_17_V_d0),
    .buf_18_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_18_V_address0),
    .buf_18_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_18_V_ce0),
    .buf_18_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_18_V_we0),
    .buf_18_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_18_V_d0),
    .buf_19_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_19_V_address0),
    .buf_19_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_19_V_ce0),
    .buf_19_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_19_V_we0),
    .buf_19_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_19_V_d0),
    .buf_20_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_20_V_address0),
    .buf_20_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_20_V_ce0),
    .buf_20_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_20_V_we0),
    .buf_20_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_20_V_d0),
    .buf_21_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_21_V_address0),
    .buf_21_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_21_V_ce0),
    .buf_21_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_21_V_we0),
    .buf_21_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_21_V_d0),
    .buf_22_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_22_V_address0),
    .buf_22_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_22_V_ce0),
    .buf_22_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_22_V_we0),
    .buf_22_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_22_V_d0),
    .buf_23_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_23_V_address0),
    .buf_23_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_23_V_ce0),
    .buf_23_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_23_V_we0),
    .buf_23_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_23_V_d0),
    .buf_24_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_24_V_address0),
    .buf_24_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_24_V_ce0),
    .buf_24_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_24_V_we0),
    .buf_24_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_24_V_d0),
    .buf_25_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_25_V_address0),
    .buf_25_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_25_V_ce0),
    .buf_25_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_25_V_we0),
    .buf_25_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_25_V_d0),
    .buf_26_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_26_V_address0),
    .buf_26_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_26_V_ce0),
    .buf_26_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_26_V_we0),
    .buf_26_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_26_V_d0),
    .buf_27_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_27_V_address0),
    .buf_27_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_27_V_ce0),
    .buf_27_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_27_V_we0),
    .buf_27_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_27_V_d0),
    .buf_28_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_28_V_address0),
    .buf_28_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_28_V_ce0),
    .buf_28_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_28_V_we0),
    .buf_28_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_28_V_d0),
    .buf_29_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_29_V_address0),
    .buf_29_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_29_V_ce0),
    .buf_29_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_29_V_we0),
    .buf_29_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_29_V_d0),
    .buf_30_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_30_V_address0),
    .buf_30_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_30_V_ce0),
    .buf_30_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_30_V_we0),
    .buf_30_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_30_V_d0),
    .buf_31_V_address0(grp_load_dw1_pool_from_D_fu_4158_buf_31_V_address0),
    .buf_31_V_ce0(grp_load_dw1_pool_from_D_fu_4158_buf_31_V_ce0),
    .buf_31_V_we0(grp_load_dw1_pool_from_D_fu_4158_buf_31_V_we0),
    .buf_31_V_d0(grp_load_dw1_pool_from_D_fu_4158_buf_31_V_d0),
    .ch_offset(grp_load_dw1_pool_from_D_fu_4158_ch_offset),
    .col(col2_0_reg_1424),
    .row(row1_0_reg_1412),
    .offset_h(tmp_391_reg_6299),
    .offset_w(tmp_390_reg_6276)
);

load_dw2_pool_from_D grp_load_dw2_pool_from_D_fu_4271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_dw2_pool_from_D_fu_4271_ap_start),
    .ap_done(grp_load_dw2_pool_from_D_fu_4271_ap_done),
    .ap_idle(grp_load_dw2_pool_from_D_fu_4271_ap_idle),
    .ap_ready(grp_load_dw2_pool_from_D_fu_4271_ap_ready),
    .m_axi_ddr_dw2_pool_burst_V_AWVALID(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWVALID),
    .m_axi_ddr_dw2_pool_burst_V_AWREADY(1'b0),
    .m_axi_ddr_dw2_pool_burst_V_AWADDR(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWADDR),
    .m_axi_ddr_dw2_pool_burst_V_AWID(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWID),
    .m_axi_ddr_dw2_pool_burst_V_AWLEN(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWLEN),
    .m_axi_ddr_dw2_pool_burst_V_AWSIZE(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWSIZE),
    .m_axi_ddr_dw2_pool_burst_V_AWBURST(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWBURST),
    .m_axi_ddr_dw2_pool_burst_V_AWLOCK(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWLOCK),
    .m_axi_ddr_dw2_pool_burst_V_AWCACHE(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWCACHE),
    .m_axi_ddr_dw2_pool_burst_V_AWPROT(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWPROT),
    .m_axi_ddr_dw2_pool_burst_V_AWQOS(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWQOS),
    .m_axi_ddr_dw2_pool_burst_V_AWREGION(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWREGION),
    .m_axi_ddr_dw2_pool_burst_V_AWUSER(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_AWUSER),
    .m_axi_ddr_dw2_pool_burst_V_WVALID(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WVALID),
    .m_axi_ddr_dw2_pool_burst_V_WREADY(1'b0),
    .m_axi_ddr_dw2_pool_burst_V_WDATA(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WDATA),
    .m_axi_ddr_dw2_pool_burst_V_WSTRB(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WSTRB),
    .m_axi_ddr_dw2_pool_burst_V_WLAST(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WLAST),
    .m_axi_ddr_dw2_pool_burst_V_WID(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WID),
    .m_axi_ddr_dw2_pool_burst_V_WUSER(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_WUSER),
    .m_axi_ddr_dw2_pool_burst_V_ARVALID(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARVALID),
    .m_axi_ddr_dw2_pool_burst_V_ARREADY(DDR256_ARREADY),
    .m_axi_ddr_dw2_pool_burst_V_ARADDR(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARADDR),
    .m_axi_ddr_dw2_pool_burst_V_ARID(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARID),
    .m_axi_ddr_dw2_pool_burst_V_ARLEN(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARLEN),
    .m_axi_ddr_dw2_pool_burst_V_ARSIZE(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARSIZE),
    .m_axi_ddr_dw2_pool_burst_V_ARBURST(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARBURST),
    .m_axi_ddr_dw2_pool_burst_V_ARLOCK(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARLOCK),
    .m_axi_ddr_dw2_pool_burst_V_ARCACHE(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARCACHE),
    .m_axi_ddr_dw2_pool_burst_V_ARPROT(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARPROT),
    .m_axi_ddr_dw2_pool_burst_V_ARQOS(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARQOS),
    .m_axi_ddr_dw2_pool_burst_V_ARREGION(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARREGION),
    .m_axi_ddr_dw2_pool_burst_V_ARUSER(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARUSER),
    .m_axi_ddr_dw2_pool_burst_V_RVALID(DDR256_RVALID),
    .m_axi_ddr_dw2_pool_burst_V_RREADY(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_RREADY),
    .m_axi_ddr_dw2_pool_burst_V_RDATA(DDR256_RDATA),
    .m_axi_ddr_dw2_pool_burst_V_RLAST(DDR256_RLAST),
    .m_axi_ddr_dw2_pool_burst_V_RID(DDR256_RID),
    .m_axi_ddr_dw2_pool_burst_V_RUSER(DDR256_RUSER),
    .m_axi_ddr_dw2_pool_burst_V_RRESP(DDR256_RRESP),
    .m_axi_ddr_dw2_pool_burst_V_BVALID(1'b0),
    .m_axi_ddr_dw2_pool_burst_V_BREADY(grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_BREADY),
    .m_axi_ddr_dw2_pool_burst_V_BRESP(2'd0),
    .m_axi_ddr_dw2_pool_burst_V_BID(1'd0),
    .m_axi_ddr_dw2_pool_burst_V_BUSER(1'd0),
    .ddr_dw2_pool_burst_V_offset(DDR_buff_merge_V9_reg_6141),
    .buf_0_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_0_V_address0),
    .buf_0_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_0_V_ce0),
    .buf_0_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_0_V_we0),
    .buf_0_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_0_V_d0),
    .buf_1_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_1_V_address0),
    .buf_1_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_1_V_ce0),
    .buf_1_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_1_V_we0),
    .buf_1_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_1_V_d0),
    .buf_2_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_2_V_address0),
    .buf_2_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_2_V_ce0),
    .buf_2_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_2_V_we0),
    .buf_2_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_2_V_d0),
    .buf_3_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_3_V_address0),
    .buf_3_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_3_V_ce0),
    .buf_3_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_3_V_we0),
    .buf_3_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_3_V_d0),
    .buf_4_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_4_V_address0),
    .buf_4_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_4_V_ce0),
    .buf_4_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_4_V_we0),
    .buf_4_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_4_V_d0),
    .buf_5_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_5_V_address0),
    .buf_5_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_5_V_ce0),
    .buf_5_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_5_V_we0),
    .buf_5_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_5_V_d0),
    .buf_6_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_6_V_address0),
    .buf_6_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_6_V_ce0),
    .buf_6_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_6_V_we0),
    .buf_6_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_6_V_d0),
    .buf_7_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_7_V_address0),
    .buf_7_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_7_V_ce0),
    .buf_7_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_7_V_we0),
    .buf_7_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_7_V_d0),
    .buf_8_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_8_V_address0),
    .buf_8_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_8_V_ce0),
    .buf_8_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_8_V_we0),
    .buf_8_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_8_V_d0),
    .buf_9_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_9_V_address0),
    .buf_9_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_9_V_ce0),
    .buf_9_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_9_V_we0),
    .buf_9_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_9_V_d0),
    .buf_10_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_10_V_address0),
    .buf_10_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_10_V_ce0),
    .buf_10_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_10_V_we0),
    .buf_10_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_10_V_d0),
    .buf_11_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_11_V_address0),
    .buf_11_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_11_V_ce0),
    .buf_11_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_11_V_we0),
    .buf_11_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_11_V_d0),
    .buf_12_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_12_V_address0),
    .buf_12_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_12_V_ce0),
    .buf_12_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_12_V_we0),
    .buf_12_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_12_V_d0),
    .buf_13_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_13_V_address0),
    .buf_13_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_13_V_ce0),
    .buf_13_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_13_V_we0),
    .buf_13_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_13_V_d0),
    .buf_14_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_14_V_address0),
    .buf_14_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_14_V_ce0),
    .buf_14_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_14_V_we0),
    .buf_14_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_14_V_d0),
    .buf_15_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_15_V_address0),
    .buf_15_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_15_V_ce0),
    .buf_15_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_15_V_we0),
    .buf_15_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_15_V_d0),
    .buf_16_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_16_V_address0),
    .buf_16_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_16_V_ce0),
    .buf_16_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_16_V_we0),
    .buf_16_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_16_V_d0),
    .buf_17_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_17_V_address0),
    .buf_17_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_17_V_ce0),
    .buf_17_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_17_V_we0),
    .buf_17_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_17_V_d0),
    .buf_18_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_18_V_address0),
    .buf_18_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_18_V_ce0),
    .buf_18_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_18_V_we0),
    .buf_18_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_18_V_d0),
    .buf_19_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_19_V_address0),
    .buf_19_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_19_V_ce0),
    .buf_19_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_19_V_we0),
    .buf_19_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_19_V_d0),
    .buf_20_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_20_V_address0),
    .buf_20_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_20_V_ce0),
    .buf_20_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_20_V_we0),
    .buf_20_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_20_V_d0),
    .buf_21_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_21_V_address0),
    .buf_21_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_21_V_ce0),
    .buf_21_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_21_V_we0),
    .buf_21_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_21_V_d0),
    .buf_22_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_22_V_address0),
    .buf_22_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_22_V_ce0),
    .buf_22_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_22_V_we0),
    .buf_22_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_22_V_d0),
    .buf_23_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_23_V_address0),
    .buf_23_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_23_V_ce0),
    .buf_23_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_23_V_we0),
    .buf_23_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_23_V_d0),
    .buf_24_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_24_V_address0),
    .buf_24_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_24_V_ce0),
    .buf_24_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_24_V_we0),
    .buf_24_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_24_V_d0),
    .buf_25_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_25_V_address0),
    .buf_25_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_25_V_ce0),
    .buf_25_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_25_V_we0),
    .buf_25_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_25_V_d0),
    .buf_26_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_26_V_address0),
    .buf_26_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_26_V_ce0),
    .buf_26_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_26_V_we0),
    .buf_26_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_26_V_d0),
    .buf_27_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_27_V_address0),
    .buf_27_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_27_V_ce0),
    .buf_27_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_27_V_we0),
    .buf_27_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_27_V_d0),
    .buf_28_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_28_V_address0),
    .buf_28_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_28_V_ce0),
    .buf_28_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_28_V_we0),
    .buf_28_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_28_V_d0),
    .buf_29_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_29_V_address0),
    .buf_29_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_29_V_ce0),
    .buf_29_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_29_V_we0),
    .buf_29_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_29_V_d0),
    .buf_30_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_30_V_address0),
    .buf_30_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_30_V_ce0),
    .buf_30_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_30_V_we0),
    .buf_30_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_30_V_d0),
    .buf_31_V_address0(grp_load_dw2_pool_from_D_fu_4271_buf_31_V_address0),
    .buf_31_V_ce0(grp_load_dw2_pool_from_D_fu_4271_buf_31_V_ce0),
    .buf_31_V_we0(grp_load_dw2_pool_from_D_fu_4271_buf_31_V_we0),
    .buf_31_V_d0(grp_load_dw2_pool_from_D_fu_4271_buf_31_V_d0),
    .ch_offset(grp_load_dw2_pool_from_D_fu_4271_ch_offset),
    .col(col5_0_reg_1460),
    .row(row4_0_reg_1448),
    .offset_h(col5_0_reg_1460),
    .offset_w(row4_0_reg_1448)
);

load_buf_from_DDR grp_load_buf_from_DDR_fu_4356(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_buf_from_DDR_fu_4356_ap_start),
    .ap_done(grp_load_buf_from_DDR_fu_4356_ap_done),
    .ap_idle(grp_load_buf_from_DDR_fu_4356_ap_idle),
    .ap_ready(grp_load_buf_from_DDR_fu_4356_ap_ready),
    .dest_0_V_address0(grp_load_buf_from_DDR_fu_4356_dest_0_V_address0),
    .dest_0_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_0_V_ce0),
    .dest_0_V_we0(grp_load_buf_from_DDR_fu_4356_dest_0_V_we0),
    .dest_0_V_d0(grp_load_buf_from_DDR_fu_4356_dest_0_V_d0),
    .dest_1_V_address0(grp_load_buf_from_DDR_fu_4356_dest_1_V_address0),
    .dest_1_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_1_V_ce0),
    .dest_1_V_we0(grp_load_buf_from_DDR_fu_4356_dest_1_V_we0),
    .dest_1_V_d0(grp_load_buf_from_DDR_fu_4356_dest_1_V_d0),
    .dest_2_V_address0(grp_load_buf_from_DDR_fu_4356_dest_2_V_address0),
    .dest_2_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_2_V_ce0),
    .dest_2_V_we0(grp_load_buf_from_DDR_fu_4356_dest_2_V_we0),
    .dest_2_V_d0(grp_load_buf_from_DDR_fu_4356_dest_2_V_d0),
    .dest_3_V_address0(grp_load_buf_from_DDR_fu_4356_dest_3_V_address0),
    .dest_3_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_3_V_ce0),
    .dest_3_V_we0(grp_load_buf_from_DDR_fu_4356_dest_3_V_we0),
    .dest_3_V_d0(grp_load_buf_from_DDR_fu_4356_dest_3_V_d0),
    .dest_4_V_address0(grp_load_buf_from_DDR_fu_4356_dest_4_V_address0),
    .dest_4_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_4_V_ce0),
    .dest_4_V_we0(grp_load_buf_from_DDR_fu_4356_dest_4_V_we0),
    .dest_4_V_d0(grp_load_buf_from_DDR_fu_4356_dest_4_V_d0),
    .dest_5_V_address0(grp_load_buf_from_DDR_fu_4356_dest_5_V_address0),
    .dest_5_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_5_V_ce0),
    .dest_5_V_we0(grp_load_buf_from_DDR_fu_4356_dest_5_V_we0),
    .dest_5_V_d0(grp_load_buf_from_DDR_fu_4356_dest_5_V_d0),
    .dest_6_V_address0(grp_load_buf_from_DDR_fu_4356_dest_6_V_address0),
    .dest_6_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_6_V_ce0),
    .dest_6_V_we0(grp_load_buf_from_DDR_fu_4356_dest_6_V_we0),
    .dest_6_V_d0(grp_load_buf_from_DDR_fu_4356_dest_6_V_d0),
    .dest_7_V_address0(grp_load_buf_from_DDR_fu_4356_dest_7_V_address0),
    .dest_7_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_7_V_ce0),
    .dest_7_V_we0(grp_load_buf_from_DDR_fu_4356_dest_7_V_we0),
    .dest_7_V_d0(grp_load_buf_from_DDR_fu_4356_dest_7_V_d0),
    .dest_8_V_address0(grp_load_buf_from_DDR_fu_4356_dest_8_V_address0),
    .dest_8_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_8_V_ce0),
    .dest_8_V_we0(grp_load_buf_from_DDR_fu_4356_dest_8_V_we0),
    .dest_8_V_d0(grp_load_buf_from_DDR_fu_4356_dest_8_V_d0),
    .dest_9_V_address0(grp_load_buf_from_DDR_fu_4356_dest_9_V_address0),
    .dest_9_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_9_V_ce0),
    .dest_9_V_we0(grp_load_buf_from_DDR_fu_4356_dest_9_V_we0),
    .dest_9_V_d0(grp_load_buf_from_DDR_fu_4356_dest_9_V_d0),
    .dest_10_V_address0(grp_load_buf_from_DDR_fu_4356_dest_10_V_address0),
    .dest_10_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_10_V_ce0),
    .dest_10_V_we0(grp_load_buf_from_DDR_fu_4356_dest_10_V_we0),
    .dest_10_V_d0(grp_load_buf_from_DDR_fu_4356_dest_10_V_d0),
    .dest_11_V_address0(grp_load_buf_from_DDR_fu_4356_dest_11_V_address0),
    .dest_11_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_11_V_ce0),
    .dest_11_V_we0(grp_load_buf_from_DDR_fu_4356_dest_11_V_we0),
    .dest_11_V_d0(grp_load_buf_from_DDR_fu_4356_dest_11_V_d0),
    .dest_12_V_address0(grp_load_buf_from_DDR_fu_4356_dest_12_V_address0),
    .dest_12_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_12_V_ce0),
    .dest_12_V_we0(grp_load_buf_from_DDR_fu_4356_dest_12_V_we0),
    .dest_12_V_d0(grp_load_buf_from_DDR_fu_4356_dest_12_V_d0),
    .dest_13_V_address0(grp_load_buf_from_DDR_fu_4356_dest_13_V_address0),
    .dest_13_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_13_V_ce0),
    .dest_13_V_we0(grp_load_buf_from_DDR_fu_4356_dest_13_V_we0),
    .dest_13_V_d0(grp_load_buf_from_DDR_fu_4356_dest_13_V_d0),
    .dest_14_V_address0(grp_load_buf_from_DDR_fu_4356_dest_14_V_address0),
    .dest_14_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_14_V_ce0),
    .dest_14_V_we0(grp_load_buf_from_DDR_fu_4356_dest_14_V_we0),
    .dest_14_V_d0(grp_load_buf_from_DDR_fu_4356_dest_14_V_d0),
    .dest_15_V_address0(grp_load_buf_from_DDR_fu_4356_dest_15_V_address0),
    .dest_15_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_15_V_ce0),
    .dest_15_V_we0(grp_load_buf_from_DDR_fu_4356_dest_15_V_we0),
    .dest_15_V_d0(grp_load_buf_from_DDR_fu_4356_dest_15_V_d0),
    .dest_16_V_address0(grp_load_buf_from_DDR_fu_4356_dest_16_V_address0),
    .dest_16_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_16_V_ce0),
    .dest_16_V_we0(grp_load_buf_from_DDR_fu_4356_dest_16_V_we0),
    .dest_16_V_d0(grp_load_buf_from_DDR_fu_4356_dest_16_V_d0),
    .dest_17_V_address0(grp_load_buf_from_DDR_fu_4356_dest_17_V_address0),
    .dest_17_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_17_V_ce0),
    .dest_17_V_we0(grp_load_buf_from_DDR_fu_4356_dest_17_V_we0),
    .dest_17_V_d0(grp_load_buf_from_DDR_fu_4356_dest_17_V_d0),
    .dest_18_V_address0(grp_load_buf_from_DDR_fu_4356_dest_18_V_address0),
    .dest_18_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_18_V_ce0),
    .dest_18_V_we0(grp_load_buf_from_DDR_fu_4356_dest_18_V_we0),
    .dest_18_V_d0(grp_load_buf_from_DDR_fu_4356_dest_18_V_d0),
    .dest_19_V_address0(grp_load_buf_from_DDR_fu_4356_dest_19_V_address0),
    .dest_19_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_19_V_ce0),
    .dest_19_V_we0(grp_load_buf_from_DDR_fu_4356_dest_19_V_we0),
    .dest_19_V_d0(grp_load_buf_from_DDR_fu_4356_dest_19_V_d0),
    .dest_20_V_address0(grp_load_buf_from_DDR_fu_4356_dest_20_V_address0),
    .dest_20_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_20_V_ce0),
    .dest_20_V_we0(grp_load_buf_from_DDR_fu_4356_dest_20_V_we0),
    .dest_20_V_d0(grp_load_buf_from_DDR_fu_4356_dest_20_V_d0),
    .dest_21_V_address0(grp_load_buf_from_DDR_fu_4356_dest_21_V_address0),
    .dest_21_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_21_V_ce0),
    .dest_21_V_we0(grp_load_buf_from_DDR_fu_4356_dest_21_V_we0),
    .dest_21_V_d0(grp_load_buf_from_DDR_fu_4356_dest_21_V_d0),
    .dest_22_V_address0(grp_load_buf_from_DDR_fu_4356_dest_22_V_address0),
    .dest_22_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_22_V_ce0),
    .dest_22_V_we0(grp_load_buf_from_DDR_fu_4356_dest_22_V_we0),
    .dest_22_V_d0(grp_load_buf_from_DDR_fu_4356_dest_22_V_d0),
    .dest_23_V_address0(grp_load_buf_from_DDR_fu_4356_dest_23_V_address0),
    .dest_23_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_23_V_ce0),
    .dest_23_V_we0(grp_load_buf_from_DDR_fu_4356_dest_23_V_we0),
    .dest_23_V_d0(grp_load_buf_from_DDR_fu_4356_dest_23_V_d0),
    .dest_24_V_address0(grp_load_buf_from_DDR_fu_4356_dest_24_V_address0),
    .dest_24_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_24_V_ce0),
    .dest_24_V_we0(grp_load_buf_from_DDR_fu_4356_dest_24_V_we0),
    .dest_24_V_d0(grp_load_buf_from_DDR_fu_4356_dest_24_V_d0),
    .dest_25_V_address0(grp_load_buf_from_DDR_fu_4356_dest_25_V_address0),
    .dest_25_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_25_V_ce0),
    .dest_25_V_we0(grp_load_buf_from_DDR_fu_4356_dest_25_V_we0),
    .dest_25_V_d0(grp_load_buf_from_DDR_fu_4356_dest_25_V_d0),
    .dest_26_V_address0(grp_load_buf_from_DDR_fu_4356_dest_26_V_address0),
    .dest_26_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_26_V_ce0),
    .dest_26_V_we0(grp_load_buf_from_DDR_fu_4356_dest_26_V_we0),
    .dest_26_V_d0(grp_load_buf_from_DDR_fu_4356_dest_26_V_d0),
    .dest_27_V_address0(grp_load_buf_from_DDR_fu_4356_dest_27_V_address0),
    .dest_27_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_27_V_ce0),
    .dest_27_V_we0(grp_load_buf_from_DDR_fu_4356_dest_27_V_we0),
    .dest_27_V_d0(grp_load_buf_from_DDR_fu_4356_dest_27_V_d0),
    .dest_28_V_address0(grp_load_buf_from_DDR_fu_4356_dest_28_V_address0),
    .dest_28_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_28_V_ce0),
    .dest_28_V_we0(grp_load_buf_from_DDR_fu_4356_dest_28_V_we0),
    .dest_28_V_d0(grp_load_buf_from_DDR_fu_4356_dest_28_V_d0),
    .dest_29_V_address0(grp_load_buf_from_DDR_fu_4356_dest_29_V_address0),
    .dest_29_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_29_V_ce0),
    .dest_29_V_we0(grp_load_buf_from_DDR_fu_4356_dest_29_V_we0),
    .dest_29_V_d0(grp_load_buf_from_DDR_fu_4356_dest_29_V_d0),
    .dest_30_V_address0(grp_load_buf_from_DDR_fu_4356_dest_30_V_address0),
    .dest_30_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_30_V_ce0),
    .dest_30_V_we0(grp_load_buf_from_DDR_fu_4356_dest_30_V_we0),
    .dest_30_V_d0(grp_load_buf_from_DDR_fu_4356_dest_30_V_d0),
    .dest_31_V_address0(grp_load_buf_from_DDR_fu_4356_dest_31_V_address0),
    .dest_31_V_ce0(grp_load_buf_from_DDR_fu_4356_dest_31_V_ce0),
    .dest_31_V_we0(grp_load_buf_from_DDR_fu_4356_dest_31_V_we0),
    .dest_31_V_d0(grp_load_buf_from_DDR_fu_4356_dest_31_V_d0),
    .m_axi_src_V_AWVALID(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWVALID),
    .m_axi_src_V_AWREADY(1'b0),
    .m_axi_src_V_AWADDR(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWADDR),
    .m_axi_src_V_AWID(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWID),
    .m_axi_src_V_AWLEN(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWLEN),
    .m_axi_src_V_AWSIZE(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWSIZE),
    .m_axi_src_V_AWBURST(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWBURST),
    .m_axi_src_V_AWLOCK(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWLOCK),
    .m_axi_src_V_AWCACHE(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWCACHE),
    .m_axi_src_V_AWPROT(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWPROT),
    .m_axi_src_V_AWQOS(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWQOS),
    .m_axi_src_V_AWREGION(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWREGION),
    .m_axi_src_V_AWUSER(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_AWUSER),
    .m_axi_src_V_WVALID(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WVALID),
    .m_axi_src_V_WREADY(1'b0),
    .m_axi_src_V_WDATA(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WDATA),
    .m_axi_src_V_WSTRB(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WSTRB),
    .m_axi_src_V_WLAST(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WLAST),
    .m_axi_src_V_WID(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WID),
    .m_axi_src_V_WUSER(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_WUSER),
    .m_axi_src_V_ARVALID(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARVALID),
    .m_axi_src_V_ARREADY(DDR256_ARREADY),
    .m_axi_src_V_ARADDR(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARADDR),
    .m_axi_src_V_ARID(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARID),
    .m_axi_src_V_ARLEN(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARLEN),
    .m_axi_src_V_ARSIZE(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARSIZE),
    .m_axi_src_V_ARBURST(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARBURST),
    .m_axi_src_V_ARLOCK(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARLOCK),
    .m_axi_src_V_ARCACHE(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARCACHE),
    .m_axi_src_V_ARPROT(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARPROT),
    .m_axi_src_V_ARQOS(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARQOS),
    .m_axi_src_V_ARREGION(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARREGION),
    .m_axi_src_V_ARUSER(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARUSER),
    .m_axi_src_V_RVALID(DDR256_RVALID),
    .m_axi_src_V_RREADY(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_RREADY),
    .m_axi_src_V_RDATA(DDR256_RDATA),
    .m_axi_src_V_RLAST(DDR256_RLAST),
    .m_axi_src_V_RID(DDR256_RID),
    .m_axi_src_V_RUSER(DDR256_RUSER),
    .m_axi_src_V_RRESP(DDR256_RRESP),
    .m_axi_src_V_BVALID(1'b0),
    .m_axi_src_V_BREADY(grp_load_buf_from_DDR_fu_4356_m_axi_src_V_BREADY),
    .m_axi_src_V_BRESP(2'd0),
    .m_axi_src_V_BID(1'd0),
    .m_axi_src_V_BUSER(1'd0),
    .src_V_offset(DDR_buff_merge_V9_reg_6141),
    .buf_id(grp_load_buf_from_DDR_fu_4356_buf_id)
);

load_weight_3x3_from grp_load_weight_3x3_from_fu_4496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_weight_3x3_from_fu_4496_ap_start),
    .ap_done(grp_load_weight_3x3_from_fu_4496_ap_done),
    .ap_idle(grp_load_weight_3x3_from_fu_4496_ap_idle),
    .ap_ready(grp_load_weight_3x3_from_fu_4496_ap_ready),
    .dest_V_offset_offset(grp_load_weight_3x3_from_fu_4496_dest_V_offset_offset),
    .m_axi_src_V_AWVALID(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWVALID),
    .m_axi_src_V_AWREADY(1'b0),
    .m_axi_src_V_AWADDR(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWADDR),
    .m_axi_src_V_AWID(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWID),
    .m_axi_src_V_AWLEN(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWLEN),
    .m_axi_src_V_AWSIZE(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWSIZE),
    .m_axi_src_V_AWBURST(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWBURST),
    .m_axi_src_V_AWLOCK(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWLOCK),
    .m_axi_src_V_AWCACHE(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWCACHE),
    .m_axi_src_V_AWPROT(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWPROT),
    .m_axi_src_V_AWQOS(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWQOS),
    .m_axi_src_V_AWREGION(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWREGION),
    .m_axi_src_V_AWUSER(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_AWUSER),
    .m_axi_src_V_WVALID(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WVALID),
    .m_axi_src_V_WREADY(1'b0),
    .m_axi_src_V_WDATA(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WDATA),
    .m_axi_src_V_WSTRB(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WSTRB),
    .m_axi_src_V_WLAST(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WLAST),
    .m_axi_src_V_WID(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WID),
    .m_axi_src_V_WUSER(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_WUSER),
    .m_axi_src_V_ARVALID(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARVALID),
    .m_axi_src_V_ARREADY(BUS512_ARREADY),
    .m_axi_src_V_ARADDR(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARADDR),
    .m_axi_src_V_ARID(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARID),
    .m_axi_src_V_ARLEN(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARLEN),
    .m_axi_src_V_ARSIZE(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARSIZE),
    .m_axi_src_V_ARBURST(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARBURST),
    .m_axi_src_V_ARLOCK(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARLOCK),
    .m_axi_src_V_ARCACHE(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARCACHE),
    .m_axi_src_V_ARPROT(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARPROT),
    .m_axi_src_V_ARQOS(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARQOS),
    .m_axi_src_V_ARREGION(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARREGION),
    .m_axi_src_V_ARUSER(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARUSER),
    .m_axi_src_V_RVALID(BUS512_RVALID),
    .m_axi_src_V_RREADY(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_RREADY),
    .m_axi_src_V_RDATA(BUS512_RDATA),
    .m_axi_src_V_RLAST(BUS512_RLAST),
    .m_axi_src_V_RID(BUS512_RID),
    .m_axi_src_V_RUSER(BUS512_RUSER),
    .m_axi_src_V_RRESP(BUS512_RRESP),
    .m_axi_src_V_BVALID(1'b0),
    .m_axi_src_V_BREADY(grp_load_weight_3x3_from_fu_4496_m_axi_src_V_BREADY),
    .m_axi_src_V_BRESP(2'd0),
    .m_axi_src_V_BID(1'd0),
    .m_axi_src_V_BUSER(1'd0),
    .src_V_offset(conv_weight_3x3_all_s_reg_6158),
    .src_V_offset1(grp_load_weight_3x3_from_fu_4496_src_V_offset1),
    .weight_buf_3x3_V_0_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_address0),
    .weight_buf_3x3_V_0_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_ce0),
    .weight_buf_3x3_V_0_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_we0),
    .weight_buf_3x3_V_0_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_d0),
    .weight_buf_3x3_V_1_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_address0),
    .weight_buf_3x3_V_1_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_ce0),
    .weight_buf_3x3_V_1_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_we0),
    .weight_buf_3x3_V_1_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_d0),
    .weight_buf_3x3_V_2_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_address0),
    .weight_buf_3x3_V_2_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_ce0),
    .weight_buf_3x3_V_2_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_we0),
    .weight_buf_3x3_V_2_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_d0),
    .weight_buf_3x3_V_3_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_address0),
    .weight_buf_3x3_V_3_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_ce0),
    .weight_buf_3x3_V_3_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_we0),
    .weight_buf_3x3_V_3_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_d0),
    .weight_buf_3x3_V_4_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_address0),
    .weight_buf_3x3_V_4_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_ce0),
    .weight_buf_3x3_V_4_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_we0),
    .weight_buf_3x3_V_4_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_d0),
    .weight_buf_3x3_V_5_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_address0),
    .weight_buf_3x3_V_5_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_ce0),
    .weight_buf_3x3_V_5_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_we0),
    .weight_buf_3x3_V_5_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_d0),
    .weight_buf_3x3_V_6_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_address0),
    .weight_buf_3x3_V_6_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_ce0),
    .weight_buf_3x3_V_6_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_we0),
    .weight_buf_3x3_V_6_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_d0),
    .weight_buf_3x3_V_7_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_address0),
    .weight_buf_3x3_V_7_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_ce0),
    .weight_buf_3x3_V_7_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_we0),
    .weight_buf_3x3_V_7_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_d0),
    .weight_buf_3x3_V_8_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_address0),
    .weight_buf_3x3_V_8_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_ce0),
    .weight_buf_3x3_V_8_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_we0),
    .weight_buf_3x3_V_8_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_d0),
    .weight_buf_3x3_V_9_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_address0),
    .weight_buf_3x3_V_9_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_ce0),
    .weight_buf_3x3_V_9_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_we0),
    .weight_buf_3x3_V_9_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_d0),
    .weight_buf_3x3_V_10_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_address0),
    .weight_buf_3x3_V_10_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_ce0),
    .weight_buf_3x3_V_10_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_we0),
    .weight_buf_3x3_V_10_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_d0),
    .weight_buf_3x3_V_11_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_address0),
    .weight_buf_3x3_V_11_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_ce0),
    .weight_buf_3x3_V_11_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_we0),
    .weight_buf_3x3_V_11_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_d0),
    .weight_buf_3x3_V_12_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_address0),
    .weight_buf_3x3_V_12_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_ce0),
    .weight_buf_3x3_V_12_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_we0),
    .weight_buf_3x3_V_12_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_d0),
    .weight_buf_3x3_V_13_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_address0),
    .weight_buf_3x3_V_13_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_ce0),
    .weight_buf_3x3_V_13_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_we0),
    .weight_buf_3x3_V_13_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_d0),
    .weight_buf_3x3_V_14_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_address0),
    .weight_buf_3x3_V_14_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_ce0),
    .weight_buf_3x3_V_14_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_we0),
    .weight_buf_3x3_V_14_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_d0),
    .weight_buf_3x3_V_15_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_address0),
    .weight_buf_3x3_V_15_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_ce0),
    .weight_buf_3x3_V_15_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_we0),
    .weight_buf_3x3_V_15_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_d0),
    .weight_buf_3x3_V_16_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_address0),
    .weight_buf_3x3_V_16_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_ce0),
    .weight_buf_3x3_V_16_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_we0),
    .weight_buf_3x3_V_16_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_d0),
    .weight_buf_3x3_V_17_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_address0),
    .weight_buf_3x3_V_17_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_ce0),
    .weight_buf_3x3_V_17_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_we0),
    .weight_buf_3x3_V_17_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_d0),
    .weight_buf_3x3_V_18_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_address0),
    .weight_buf_3x3_V_18_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_ce0),
    .weight_buf_3x3_V_18_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_we0),
    .weight_buf_3x3_V_18_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_d0),
    .weight_buf_3x3_V_19_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_address0),
    .weight_buf_3x3_V_19_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_ce0),
    .weight_buf_3x3_V_19_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_we0),
    .weight_buf_3x3_V_19_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_d0),
    .weight_buf_3x3_V_20_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_address0),
    .weight_buf_3x3_V_20_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_ce0),
    .weight_buf_3x3_V_20_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_we0),
    .weight_buf_3x3_V_20_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_d0),
    .weight_buf_3x3_V_21_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_address0),
    .weight_buf_3x3_V_21_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_ce0),
    .weight_buf_3x3_V_21_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_we0),
    .weight_buf_3x3_V_21_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_d0),
    .weight_buf_3x3_V_22_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_address0),
    .weight_buf_3x3_V_22_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_ce0),
    .weight_buf_3x3_V_22_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_we0),
    .weight_buf_3x3_V_22_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_d0),
    .weight_buf_3x3_V_23_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_address0),
    .weight_buf_3x3_V_23_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_ce0),
    .weight_buf_3x3_V_23_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_we0),
    .weight_buf_3x3_V_23_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_d0),
    .weight_buf_3x3_V_24_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_address0),
    .weight_buf_3x3_V_24_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_ce0),
    .weight_buf_3x3_V_24_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_we0),
    .weight_buf_3x3_V_24_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_d0),
    .weight_buf_3x3_V_25_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_address0),
    .weight_buf_3x3_V_25_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_ce0),
    .weight_buf_3x3_V_25_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_we0),
    .weight_buf_3x3_V_25_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_d0),
    .weight_buf_3x3_V_26_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_address0),
    .weight_buf_3x3_V_26_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_ce0),
    .weight_buf_3x3_V_26_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_we0),
    .weight_buf_3x3_V_26_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_d0),
    .weight_buf_3x3_V_27_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_address0),
    .weight_buf_3x3_V_27_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_ce0),
    .weight_buf_3x3_V_27_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_we0),
    .weight_buf_3x3_V_27_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_d0),
    .weight_buf_3x3_V_28_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_address0),
    .weight_buf_3x3_V_28_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_ce0),
    .weight_buf_3x3_V_28_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_we0),
    .weight_buf_3x3_V_28_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_d0),
    .weight_buf_3x3_V_29_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_address0),
    .weight_buf_3x3_V_29_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_ce0),
    .weight_buf_3x3_V_29_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_we0),
    .weight_buf_3x3_V_29_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_d0),
    .weight_buf_3x3_V_30_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_address0),
    .weight_buf_3x3_V_30_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_ce0),
    .weight_buf_3x3_V_30_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_we0),
    .weight_buf_3x3_V_30_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_d0),
    .weight_buf_3x3_V_31_address0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_address0),
    .weight_buf_3x3_V_31_ce0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_ce0),
    .weight_buf_3x3_V_31_we0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_we0),
    .weight_buf_3x3_V_31_d0(grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_d0)
);

load_weight_1x1_from grp_load_weight_1x1_from_fu_4579(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_weight_1x1_from_fu_4579_ap_start),
    .ap_done(grp_load_weight_1x1_from_fu_4579_ap_done),
    .ap_idle(grp_load_weight_1x1_from_fu_4579_ap_idle),
    .ap_ready(grp_load_weight_1x1_from_fu_4579_ap_ready),
    .dest_V_offset_offset(grp_load_weight_1x1_from_fu_4579_dest_V_offset_offset),
    .m_axi_src_V_AWVALID(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWVALID),
    .m_axi_src_V_AWREADY(1'b0),
    .m_axi_src_V_AWADDR(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWADDR),
    .m_axi_src_V_AWID(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWID),
    .m_axi_src_V_AWLEN(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWLEN),
    .m_axi_src_V_AWSIZE(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWSIZE),
    .m_axi_src_V_AWBURST(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWBURST),
    .m_axi_src_V_AWLOCK(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWLOCK),
    .m_axi_src_V_AWCACHE(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWCACHE),
    .m_axi_src_V_AWPROT(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWPROT),
    .m_axi_src_V_AWQOS(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWQOS),
    .m_axi_src_V_AWREGION(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWREGION),
    .m_axi_src_V_AWUSER(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_AWUSER),
    .m_axi_src_V_WVALID(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WVALID),
    .m_axi_src_V_WREADY(1'b0),
    .m_axi_src_V_WDATA(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WDATA),
    .m_axi_src_V_WSTRB(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WSTRB),
    .m_axi_src_V_WLAST(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WLAST),
    .m_axi_src_V_WID(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WID),
    .m_axi_src_V_WUSER(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_WUSER),
    .m_axi_src_V_ARVALID(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARVALID),
    .m_axi_src_V_ARREADY(BUS512_ARREADY),
    .m_axi_src_V_ARADDR(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARADDR),
    .m_axi_src_V_ARID(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARID),
    .m_axi_src_V_ARLEN(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARLEN),
    .m_axi_src_V_ARSIZE(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARSIZE),
    .m_axi_src_V_ARBURST(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARBURST),
    .m_axi_src_V_ARLOCK(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARLOCK),
    .m_axi_src_V_ARCACHE(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARCACHE),
    .m_axi_src_V_ARPROT(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARPROT),
    .m_axi_src_V_ARQOS(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARQOS),
    .m_axi_src_V_ARREGION(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARREGION),
    .m_axi_src_V_ARUSER(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARUSER),
    .m_axi_src_V_RVALID(BUS512_RVALID),
    .m_axi_src_V_RREADY(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_RREADY),
    .m_axi_src_V_RDATA(BUS512_RDATA),
    .m_axi_src_V_RLAST(BUS512_RLAST),
    .m_axi_src_V_RID(BUS512_RID),
    .m_axi_src_V_RUSER(BUS512_RUSER),
    .m_axi_src_V_RRESP(BUS512_RRESP),
    .m_axi_src_V_BVALID(1'b0),
    .m_axi_src_V_BREADY(grp_load_weight_1x1_from_fu_4579_m_axi_src_V_BREADY),
    .m_axi_src_V_BRESP(2'd0),
    .m_axi_src_V_BID(1'd0),
    .m_axi_src_V_BUSER(1'd0),
    .src_V_offset(conv_weight_1x1_all_s_reg_6163),
    .src_V_offset1(grp_load_weight_1x1_from_fu_4579_src_V_offset1),
    .weight_buf_1x1_V_0_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_address0),
    .weight_buf_1x1_V_0_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_ce0),
    .weight_buf_1x1_V_0_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_we0),
    .weight_buf_1x1_V_0_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_d0),
    .weight_buf_1x1_V_1_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_address0),
    .weight_buf_1x1_V_1_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_ce0),
    .weight_buf_1x1_V_1_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_we0),
    .weight_buf_1x1_V_1_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_d0),
    .weight_buf_1x1_V_2_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_address0),
    .weight_buf_1x1_V_2_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_ce0),
    .weight_buf_1x1_V_2_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_we0),
    .weight_buf_1x1_V_2_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_d0),
    .weight_buf_1x1_V_3_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_address0),
    .weight_buf_1x1_V_3_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_ce0),
    .weight_buf_1x1_V_3_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_we0),
    .weight_buf_1x1_V_3_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_d0),
    .weight_buf_1x1_V_4_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_address0),
    .weight_buf_1x1_V_4_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_ce0),
    .weight_buf_1x1_V_4_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_we0),
    .weight_buf_1x1_V_4_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_d0),
    .weight_buf_1x1_V_5_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_address0),
    .weight_buf_1x1_V_5_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_ce0),
    .weight_buf_1x1_V_5_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_we0),
    .weight_buf_1x1_V_5_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_d0),
    .weight_buf_1x1_V_6_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_address0),
    .weight_buf_1x1_V_6_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_ce0),
    .weight_buf_1x1_V_6_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_we0),
    .weight_buf_1x1_V_6_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_d0),
    .weight_buf_1x1_V_7_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_address0),
    .weight_buf_1x1_V_7_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_ce0),
    .weight_buf_1x1_V_7_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_we0),
    .weight_buf_1x1_V_7_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_d0),
    .weight_buf_1x1_V_8_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_address0),
    .weight_buf_1x1_V_8_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_ce0),
    .weight_buf_1x1_V_8_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_we0),
    .weight_buf_1x1_V_8_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_d0),
    .weight_buf_1x1_V_9_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_address0),
    .weight_buf_1x1_V_9_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_ce0),
    .weight_buf_1x1_V_9_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_we0),
    .weight_buf_1x1_V_9_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_d0),
    .weight_buf_1x1_V_10_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_address0),
    .weight_buf_1x1_V_10_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_ce0),
    .weight_buf_1x1_V_10_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_we0),
    .weight_buf_1x1_V_10_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_d0),
    .weight_buf_1x1_V_11_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_address0),
    .weight_buf_1x1_V_11_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_ce0),
    .weight_buf_1x1_V_11_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_we0),
    .weight_buf_1x1_V_11_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_d0),
    .weight_buf_1x1_V_12_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_address0),
    .weight_buf_1x1_V_12_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_ce0),
    .weight_buf_1x1_V_12_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_we0),
    .weight_buf_1x1_V_12_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_d0),
    .weight_buf_1x1_V_13_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_address0),
    .weight_buf_1x1_V_13_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_ce0),
    .weight_buf_1x1_V_13_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_we0),
    .weight_buf_1x1_V_13_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_d0),
    .weight_buf_1x1_V_14_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_address0),
    .weight_buf_1x1_V_14_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_ce0),
    .weight_buf_1x1_V_14_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_we0),
    .weight_buf_1x1_V_14_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_d0),
    .weight_buf_1x1_V_15_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_address0),
    .weight_buf_1x1_V_15_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_ce0),
    .weight_buf_1x1_V_15_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_we0),
    .weight_buf_1x1_V_15_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_d0),
    .weight_buf_1x1_V_16_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_address0),
    .weight_buf_1x1_V_16_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_ce0),
    .weight_buf_1x1_V_16_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_we0),
    .weight_buf_1x1_V_16_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_d0),
    .weight_buf_1x1_V_17_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_address0),
    .weight_buf_1x1_V_17_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_ce0),
    .weight_buf_1x1_V_17_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_we0),
    .weight_buf_1x1_V_17_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_d0),
    .weight_buf_1x1_V_18_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_address0),
    .weight_buf_1x1_V_18_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_ce0),
    .weight_buf_1x1_V_18_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_we0),
    .weight_buf_1x1_V_18_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_d0),
    .weight_buf_1x1_V_19_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_address0),
    .weight_buf_1x1_V_19_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_ce0),
    .weight_buf_1x1_V_19_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_we0),
    .weight_buf_1x1_V_19_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_d0),
    .weight_buf_1x1_V_20_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_address0),
    .weight_buf_1x1_V_20_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_ce0),
    .weight_buf_1x1_V_20_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_we0),
    .weight_buf_1x1_V_20_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_d0),
    .weight_buf_1x1_V_21_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_address0),
    .weight_buf_1x1_V_21_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_ce0),
    .weight_buf_1x1_V_21_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_we0),
    .weight_buf_1x1_V_21_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_d0),
    .weight_buf_1x1_V_22_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_address0),
    .weight_buf_1x1_V_22_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_ce0),
    .weight_buf_1x1_V_22_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_we0),
    .weight_buf_1x1_V_22_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_d0),
    .weight_buf_1x1_V_23_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_address0),
    .weight_buf_1x1_V_23_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_ce0),
    .weight_buf_1x1_V_23_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_we0),
    .weight_buf_1x1_V_23_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_d0),
    .weight_buf_1x1_V_24_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_address0),
    .weight_buf_1x1_V_24_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_ce0),
    .weight_buf_1x1_V_24_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_we0),
    .weight_buf_1x1_V_24_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_d0),
    .weight_buf_1x1_V_25_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_address0),
    .weight_buf_1x1_V_25_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_ce0),
    .weight_buf_1x1_V_25_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_we0),
    .weight_buf_1x1_V_25_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_d0),
    .weight_buf_1x1_V_26_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_address0),
    .weight_buf_1x1_V_26_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_ce0),
    .weight_buf_1x1_V_26_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_we0),
    .weight_buf_1x1_V_26_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_d0),
    .weight_buf_1x1_V_27_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_address0),
    .weight_buf_1x1_V_27_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_ce0),
    .weight_buf_1x1_V_27_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_we0),
    .weight_buf_1x1_V_27_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_d0),
    .weight_buf_1x1_V_28_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_address0),
    .weight_buf_1x1_V_28_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_ce0),
    .weight_buf_1x1_V_28_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_we0),
    .weight_buf_1x1_V_28_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_d0),
    .weight_buf_1x1_V_29_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_address0),
    .weight_buf_1x1_V_29_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_ce0),
    .weight_buf_1x1_V_29_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_we0),
    .weight_buf_1x1_V_29_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_d0),
    .weight_buf_1x1_V_30_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_address0),
    .weight_buf_1x1_V_30_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_ce0),
    .weight_buf_1x1_V_30_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_we0),
    .weight_buf_1x1_V_30_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_d0),
    .weight_buf_1x1_V_31_address0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_address0),
    .weight_buf_1x1_V_31_ce0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_ce0),
    .weight_buf_1x1_V_31_we0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_we0),
    .weight_buf_1x1_V_31_d0(grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_d0)
);

load_bias_from_axi grp_load_bias_from_axi_fu_4657(
    .ap_start(grp_load_bias_from_axi_fu_4657_ap_start),
    .ap_ready(grp_load_bias_from_axi_fu_4657_ap_ready),
    .dest_V_address0(grp_load_bias_from_axi_fu_4657_dest_V_address0),
    .dest_V_ce0(grp_load_bias_from_axi_fu_4657_dest_V_ce0),
    .dest_V_we0(grp_load_bias_from_axi_fu_4657_dest_V_we0),
    .dest_V_d0(grp_load_bias_from_axi_fu_4657_dest_V_d0),
    .dest_V1_address0(grp_load_bias_from_axi_fu_4657_dest_V1_address0),
    .dest_V1_ce0(grp_load_bias_from_axi_fu_4657_dest_V1_ce0),
    .dest_V1_we0(grp_load_bias_from_axi_fu_4657_dest_V1_we0),
    .dest_V1_d0(grp_load_bias_from_axi_fu_4657_dest_V1_d0),
    .dest_V2_address0(grp_load_bias_from_axi_fu_4657_dest_V2_address0),
    .dest_V2_ce0(grp_load_bias_from_axi_fu_4657_dest_V2_ce0),
    .dest_V2_we0(grp_load_bias_from_axi_fu_4657_dest_V2_we0),
    .dest_V2_d0(grp_load_bias_from_axi_fu_4657_dest_V2_d0),
    .dest_V3_address0(grp_load_bias_from_axi_fu_4657_dest_V3_address0),
    .dest_V3_ce0(grp_load_bias_from_axi_fu_4657_dest_V3_ce0),
    .dest_V3_we0(grp_load_bias_from_axi_fu_4657_dest_V3_we0),
    .dest_V3_d0(grp_load_bias_from_axi_fu_4657_dest_V3_d0),
    .dest_V4_address0(grp_load_bias_from_axi_fu_4657_dest_V4_address0),
    .dest_V4_ce0(grp_load_bias_from_axi_fu_4657_dest_V4_ce0),
    .dest_V4_we0(grp_load_bias_from_axi_fu_4657_dest_V4_we0),
    .dest_V4_d0(grp_load_bias_from_axi_fu_4657_dest_V4_d0),
    .dest_V5_address0(grp_load_bias_from_axi_fu_4657_dest_V5_address0),
    .dest_V5_ce0(grp_load_bias_from_axi_fu_4657_dest_V5_ce0),
    .dest_V5_we0(grp_load_bias_from_axi_fu_4657_dest_V5_we0),
    .dest_V5_d0(grp_load_bias_from_axi_fu_4657_dest_V5_d0),
    .dest_V6_address0(grp_load_bias_from_axi_fu_4657_dest_V6_address0),
    .dest_V6_ce0(grp_load_bias_from_axi_fu_4657_dest_V6_ce0),
    .dest_V6_we0(grp_load_bias_from_axi_fu_4657_dest_V6_we0),
    .dest_V6_d0(grp_load_bias_from_axi_fu_4657_dest_V6_d0),
    .dest_V7_address0(grp_load_bias_from_axi_fu_4657_dest_V7_address0),
    .dest_V7_ce0(grp_load_bias_from_axi_fu_4657_dest_V7_ce0),
    .dest_V7_we0(grp_load_bias_from_axi_fu_4657_dest_V7_we0),
    .dest_V7_d0(grp_load_bias_from_axi_fu_4657_dest_V7_d0),
    .dest_V8_address0(grp_load_bias_from_axi_fu_4657_dest_V8_address0),
    .dest_V8_ce0(grp_load_bias_from_axi_fu_4657_dest_V8_ce0),
    .dest_V8_we0(grp_load_bias_from_axi_fu_4657_dest_V8_we0),
    .dest_V8_d0(grp_load_bias_from_axi_fu_4657_dest_V8_d0),
    .dest_V9_address0(grp_load_bias_from_axi_fu_4657_dest_V9_address0),
    .dest_V9_ce0(grp_load_bias_from_axi_fu_4657_dest_V9_ce0),
    .dest_V9_we0(grp_load_bias_from_axi_fu_4657_dest_V9_we0),
    .dest_V9_d0(grp_load_bias_from_axi_fu_4657_dest_V9_d0),
    .dest_V10_address0(grp_load_bias_from_axi_fu_4657_dest_V10_address0),
    .dest_V10_ce0(grp_load_bias_from_axi_fu_4657_dest_V10_ce0),
    .dest_V10_we0(grp_load_bias_from_axi_fu_4657_dest_V10_we0),
    .dest_V10_d0(grp_load_bias_from_axi_fu_4657_dest_V10_d0),
    .dest_V11_address0(grp_load_bias_from_axi_fu_4657_dest_V11_address0),
    .dest_V11_ce0(grp_load_bias_from_axi_fu_4657_dest_V11_ce0),
    .dest_V11_we0(grp_load_bias_from_axi_fu_4657_dest_V11_we0),
    .dest_V11_d0(grp_load_bias_from_axi_fu_4657_dest_V11_d0),
    .dest_V12_address0(grp_load_bias_from_axi_fu_4657_dest_V12_address0),
    .dest_V12_ce0(grp_load_bias_from_axi_fu_4657_dest_V12_ce0),
    .dest_V12_we0(grp_load_bias_from_axi_fu_4657_dest_V12_we0),
    .dest_V12_d0(grp_load_bias_from_axi_fu_4657_dest_V12_d0),
    .dest_V13_address0(grp_load_bias_from_axi_fu_4657_dest_V13_address0),
    .dest_V13_ce0(grp_load_bias_from_axi_fu_4657_dest_V13_ce0),
    .dest_V13_we0(grp_load_bias_from_axi_fu_4657_dest_V13_we0),
    .dest_V13_d0(grp_load_bias_from_axi_fu_4657_dest_V13_d0),
    .dest_V14_address0(grp_load_bias_from_axi_fu_4657_dest_V14_address0),
    .dest_V14_ce0(grp_load_bias_from_axi_fu_4657_dest_V14_ce0),
    .dest_V14_we0(grp_load_bias_from_axi_fu_4657_dest_V14_we0),
    .dest_V14_d0(grp_load_bias_from_axi_fu_4657_dest_V14_d0),
    .dest_V15_address0(grp_load_bias_from_axi_fu_4657_dest_V15_address0),
    .dest_V15_ce0(grp_load_bias_from_axi_fu_4657_dest_V15_ce0),
    .dest_V15_we0(grp_load_bias_from_axi_fu_4657_dest_V15_we0),
    .dest_V15_d0(grp_load_bias_from_axi_fu_4657_dest_V15_d0),
    .dest_V16_address0(grp_load_bias_from_axi_fu_4657_dest_V16_address0),
    .dest_V16_ce0(grp_load_bias_from_axi_fu_4657_dest_V16_ce0),
    .dest_V16_we0(grp_load_bias_from_axi_fu_4657_dest_V16_we0),
    .dest_V16_d0(grp_load_bias_from_axi_fu_4657_dest_V16_d0),
    .dest_V17_address0(grp_load_bias_from_axi_fu_4657_dest_V17_address0),
    .dest_V17_ce0(grp_load_bias_from_axi_fu_4657_dest_V17_ce0),
    .dest_V17_we0(grp_load_bias_from_axi_fu_4657_dest_V17_we0),
    .dest_V17_d0(grp_load_bias_from_axi_fu_4657_dest_V17_d0),
    .dest_V18_address0(grp_load_bias_from_axi_fu_4657_dest_V18_address0),
    .dest_V18_ce0(grp_load_bias_from_axi_fu_4657_dest_V18_ce0),
    .dest_V18_we0(grp_load_bias_from_axi_fu_4657_dest_V18_we0),
    .dest_V18_d0(grp_load_bias_from_axi_fu_4657_dest_V18_d0),
    .dest_V19_address0(grp_load_bias_from_axi_fu_4657_dest_V19_address0),
    .dest_V19_ce0(grp_load_bias_from_axi_fu_4657_dest_V19_ce0),
    .dest_V19_we0(grp_load_bias_from_axi_fu_4657_dest_V19_we0),
    .dest_V19_d0(grp_load_bias_from_axi_fu_4657_dest_V19_d0),
    .dest_V20_address0(grp_load_bias_from_axi_fu_4657_dest_V20_address0),
    .dest_V20_ce0(grp_load_bias_from_axi_fu_4657_dest_V20_ce0),
    .dest_V20_we0(grp_load_bias_from_axi_fu_4657_dest_V20_we0),
    .dest_V20_d0(grp_load_bias_from_axi_fu_4657_dest_V20_d0),
    .dest_V21_address0(grp_load_bias_from_axi_fu_4657_dest_V21_address0),
    .dest_V21_ce0(grp_load_bias_from_axi_fu_4657_dest_V21_ce0),
    .dest_V21_we0(grp_load_bias_from_axi_fu_4657_dest_V21_we0),
    .dest_V21_d0(grp_load_bias_from_axi_fu_4657_dest_V21_d0),
    .dest_V22_address0(grp_load_bias_from_axi_fu_4657_dest_V22_address0),
    .dest_V22_ce0(grp_load_bias_from_axi_fu_4657_dest_V22_ce0),
    .dest_V22_we0(grp_load_bias_from_axi_fu_4657_dest_V22_we0),
    .dest_V22_d0(grp_load_bias_from_axi_fu_4657_dest_V22_d0),
    .dest_V23_address0(grp_load_bias_from_axi_fu_4657_dest_V23_address0),
    .dest_V23_ce0(grp_load_bias_from_axi_fu_4657_dest_V23_ce0),
    .dest_V23_we0(grp_load_bias_from_axi_fu_4657_dest_V23_we0),
    .dest_V23_d0(grp_load_bias_from_axi_fu_4657_dest_V23_d0),
    .dest_V24_address0(grp_load_bias_from_axi_fu_4657_dest_V24_address0),
    .dest_V24_ce0(grp_load_bias_from_axi_fu_4657_dest_V24_ce0),
    .dest_V24_we0(grp_load_bias_from_axi_fu_4657_dest_V24_we0),
    .dest_V24_d0(grp_load_bias_from_axi_fu_4657_dest_V24_d0),
    .dest_V25_address0(grp_load_bias_from_axi_fu_4657_dest_V25_address0),
    .dest_V25_ce0(grp_load_bias_from_axi_fu_4657_dest_V25_ce0),
    .dest_V25_we0(grp_load_bias_from_axi_fu_4657_dest_V25_we0),
    .dest_V25_d0(grp_load_bias_from_axi_fu_4657_dest_V25_d0),
    .dest_V26_address0(grp_load_bias_from_axi_fu_4657_dest_V26_address0),
    .dest_V26_ce0(grp_load_bias_from_axi_fu_4657_dest_V26_ce0),
    .dest_V26_we0(grp_load_bias_from_axi_fu_4657_dest_V26_we0),
    .dest_V26_d0(grp_load_bias_from_axi_fu_4657_dest_V26_d0),
    .dest_V27_address0(grp_load_bias_from_axi_fu_4657_dest_V27_address0),
    .dest_V27_ce0(grp_load_bias_from_axi_fu_4657_dest_V27_ce0),
    .dest_V27_we0(grp_load_bias_from_axi_fu_4657_dest_V27_we0),
    .dest_V27_d0(grp_load_bias_from_axi_fu_4657_dest_V27_d0),
    .dest_V28_address0(grp_load_bias_from_axi_fu_4657_dest_V28_address0),
    .dest_V28_ce0(grp_load_bias_from_axi_fu_4657_dest_V28_ce0),
    .dest_V28_we0(grp_load_bias_from_axi_fu_4657_dest_V28_we0),
    .dest_V28_d0(grp_load_bias_from_axi_fu_4657_dest_V28_d0),
    .dest_V29_address0(grp_load_bias_from_axi_fu_4657_dest_V29_address0),
    .dest_V29_ce0(grp_load_bias_from_axi_fu_4657_dest_V29_ce0),
    .dest_V29_we0(grp_load_bias_from_axi_fu_4657_dest_V29_we0),
    .dest_V29_d0(grp_load_bias_from_axi_fu_4657_dest_V29_d0),
    .dest_V30_address0(grp_load_bias_from_axi_fu_4657_dest_V30_address0),
    .dest_V30_ce0(grp_load_bias_from_axi_fu_4657_dest_V30_ce0),
    .dest_V30_we0(grp_load_bias_from_axi_fu_4657_dest_V30_we0),
    .dest_V30_d0(grp_load_bias_from_axi_fu_4657_dest_V30_d0),
    .dest_V31_address0(grp_load_bias_from_axi_fu_4657_dest_V31_address0),
    .dest_V31_ce0(grp_load_bias_from_axi_fu_4657_dest_V31_ce0),
    .dest_V31_we0(grp_load_bias_from_axi_fu_4657_dest_V31_we0),
    .dest_V31_d0(grp_load_bias_from_axi_fu_4657_dest_V31_d0),
    .dest_V_offset(grp_load_bias_from_axi_fu_4657_dest_V_offset),
    .src_V(grp_load_bias_from_axi_fu_4657_src_V)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CONV_1x1_bias_fu_2494_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state273) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state57) | ((icmp_ln890_fu_4916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)))) begin
            grp_CONV_1x1_bias_fu_2494_ap_start_reg <= 1'b1;
        end else if ((grp_CONV_1x1_bias_fu_2494_ap_ready == 1'b1)) begin
            grp_CONV_1x1_bias_fu_2494_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_DW_CONV_3x3_bias_fu_1650_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state248) | (1'b1 == ap_CS_fsm_state235) | (1'b1 == ap_CS_fsm_state222) | (1'b1 == ap_CS_fsm_state209) | (1'b1 == ap_CS_fsm_state193) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | ((trunc_ln879_fu_4886_p1 == 1'd1) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((trunc_ln879_fu_4886_p1 == 1'd0) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
            grp_DW_CONV_3x3_bias_fu_1650_ap_start_reg <= 1'b1;
        end else if ((grp_DW_CONV_3x3_bias_fu_1650_ap_ready == 1'b1)) begin
            grp_DW_CONV_3x3_bias_fu_1650_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Relu_Convert_FIX_fu_3555_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state191)))) begin
            grp_Relu_Convert_FIX_fu_3555_ap_start_reg <= 1'b1;
        end else if ((grp_Relu_Convert_FIX_fu_3555_ap_ready == 1'b1)) begin
            grp_Relu_Convert_FIX_fu_3555_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Relu_Max_Pooling_fu_3272_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state24))) begin
            grp_Relu_Max_Pooling_fu_3272_ap_start_reg <= 1'b1;
        end else if ((grp_Relu_Max_Pooling_fu_3272_ap_ready == 1'b1)) begin
            grp_Relu_Max_Pooling_fu_3272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_bounding_box_fu_3455_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1225_fu_6089_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state270))) begin
            grp_compute_bounding_box_fu_3455_ap_start_reg <= 1'b1;
        end else if ((grp_compute_bounding_box_fu_3455_ap_ready == 1'b1)) begin
            grp_compute_bounding_box_fu_3455_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_and_reorg_fu_3891_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state198)) begin
            grp_load_and_reorg_fu_3891_ap_start_reg <= 1'b1;
        end else if ((grp_load_and_reorg_fu_3891_ap_ready == 1'b1)) begin
            grp_load_and_reorg_fu_3891_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_buf_from_DDR_fu_4356_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state271) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state260)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state174)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state144)))) begin
            grp_load_buf_from_DDR_fu_4356_ap_start_reg <= 1'b1;
        end else if ((grp_load_buf_from_DDR_fu_4356_ap_ready == 1'b1)) begin
            grp_load_buf_from_DDR_fu_4356_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_dw1_pool_from_D_fu_4158_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
            grp_load_dw1_pool_from_D_fu_4158_ap_start_reg <= 1'b1;
        end else if ((grp_load_dw1_pool_from_D_fu_4158_ap_ready == 1'b1)) begin
            grp_load_dw1_pool_from_D_fu_4158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_dw2_pool_from_D_fu_4271_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
            grp_load_dw2_pool_from_D_fu_4271_ap_start_reg <= 1'b1;
        end else if ((grp_load_dw2_pool_from_D_fu_4271_ap_ready == 1'b1)) begin
            grp_load_dw2_pool_from_D_fu_4271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_image_chunk_nor_fu_1590_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln876_fu_4862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((trunc_ln879_fu_4886_p1 == 1'd1) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((trunc_ln879_fu_4886_p1 == 1'd0) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
            grp_load_image_chunk_nor_fu_1590_ap_start_reg <= 1'b1;
        end else if ((grp_load_image_chunk_nor_fu_1590_ap_ready == 1'b1)) begin
            grp_load_image_chunk_nor_fu_1590_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_weight_1x1_from_fu_4579_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
            grp_load_weight_1x1_from_fu_4579_ap_start_reg <= 1'b1;
        end else if ((grp_load_weight_1x1_from_fu_4579_ap_ready == 1'b1)) begin
            grp_load_weight_1x1_from_fu_4579_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_weight_3x3_from_fu_4496_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
            grp_load_weight_3x3_from_fu_4496_ap_start_reg <= 1'b1;
        end else if ((grp_load_weight_3x3_from_fu_4496_ap_ready == 1'b1)) begin
            grp_load_weight_3x3_from_fu_4496_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_local_buf_copy_fu_3759_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state211)) begin
            grp_local_buf_copy_fu_3759_ap_start_reg <= 1'b1;
        end else if ((grp_local_buf_copy_fu_3759_ap_ready == 1'b1)) begin
            grp_local_buf_copy_fu_3759_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state182))) begin
            grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start_reg <= 1'b1;
        end else if ((grp_relu_copy_buf_to_DDR_1_fu_3483_ap_ready == 1'b1)) begin
            grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_relu_copy_buf_to_DDR_fu_3687_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
            grp_relu_copy_buf_to_DDR_fu_3687_ap_start_reg <= 1'b1;
        end else if ((grp_relu_copy_buf_to_DDR_fu_3687_ap_ready == 1'b1)) begin
            grp_relu_copy_buf_to_DDR_fu_3687_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1093_fu_5551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state166))) begin
        c10_0_reg_1543 <= 5'd0;
    end else if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state251))) begin
        c10_0_reg_1543 <= c_1_reg_6889;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state135))) begin
        c_0_reg_1484 <= c_reg_6510;
    end else if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state119))) begin
        c_0_reg_1484 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state266_on_subcall_done) & (1'b1 == ap_CS_fsm_state266))) begin
        ci12_0_reg_1567 <= ci_2_reg_6972;
    end else if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state261))) begin
        ci12_0_reg_1567 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        ci14_0_0_reg_1579 <= 2'd0;
    end else if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state274))) begin
        ci14_0_0_reg_1579 <= add_ln1225_reg_7010;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state180_on_subcall_done) & (1'b1 == ap_CS_fsm_state180))) begin
        ci9_0_reg_1531 <= ci_1_reg_6716;
    end else if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state175))) begin
        ci9_0_reg_1531 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state150_on_subcall_done) & (1'b1 == ap_CS_fsm_state150))) begin
        ci_0_reg_1507 <= ci_reg_6603;
    end else if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state145))) begin
        ci_0_reg_1507 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1143_fu_5731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state197))) begin
        co11_0_reg_1555 <= 2'd0;
    end else if (((grp_relu_copy_buf_to_DDR_1_fu_3483_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state269))) begin
        co11_0_reg_1555 <= co_5_reg_6939;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Relu_Max_Pooling_fu_3272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
        co3_0_reg_1436 <= co_reg_6323;
    end else if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
        co3_0_reg_1436 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Relu_Max_Pooling_fu_3272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state118))) begin
        co6_0_reg_1472 <= co_2_reg_6425;
    end else if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        co6_0_reg_1472 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1015_fu_5304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state120))) begin
        co7_0_reg_1495 <= 4'd0;
    end else if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state165))) begin
        co7_0_reg_1495 <= co_3_reg_6565;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1040_fu_5377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state136))) begin
        co8_0_reg_1519 <= 5'd0;
    end else if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
        co8_0_reg_1519 <= co_4_reg_6678;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Relu_Max_Pooling_fu_3272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        co_0_reg_1400 <= co_1_reg_6237;
    end else if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
        co_0_reg_1400 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln925_fu_5018_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        col2_0_reg_1424 <= col_reg_6294;
    end else if (((icmp_ln916_fu_4958_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        col2_0_reg_1424 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln977_fu_5187_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state94))) begin
        col5_0_reg_1460 <= col_2_reg_6396;
    end else if (((icmp_ln964_fu_5097_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        col5_0_reg_1460 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_4916_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        col_0_reg_1388 <= col_1_reg_6223;
    end else if (((grp_load_image_chunk_nor_fu_1590_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        col_0_reg_1388 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln917_fu_4986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        row1_0_reg_1412 <= row_1_reg_6271;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        row1_0_reg_1412 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln965_fu_5113_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
        row4_0_reg_1448 <= row_2_reg_6383;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        row4_0_reg_1448 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_fu_4890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        row_0_reg_1376 <= row_reg_6200;
    end else if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        row_0_reg_1376 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state220))) begin
        BUS512_addr_10_read_reg_6864 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state233))) begin
        BUS512_addr_11_read_reg_6900 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state246))) begin
        BUS512_addr_12_read_reg_6921 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state191))) begin
        BUS512_addr_13_read_reg_6767 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state260))) begin
        BUS512_addr_14_read_reg_6955 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state129))) begin
        BUS512_addr_3_read_reg_6531 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state54))) begin
        BUS512_addr_4_read_reg_6339 <= BUS512_RDATA;
        add_ln928_reg_6349[2 : 1] <= add_ln928_fu_5063_p2[2 : 1];
        shl_ln1_reg_6344[2 : 1] <= shl_ln1_fu_5055_p3[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state144))) begin
        BUS512_addr_5_read_reg_6581 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state102))) begin
        BUS512_addr_6_read_reg_6441 <= BUS512_RDATA;
        add_ln981_reg_6452 <= add_ln981_fu_5241_p2;
        add_ln990_2_reg_6457 <= add_ln990_2_fu_5260_p2;
        sub_ln981_reg_6446 <= sub_ln981_fu_5236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state174))) begin
        BUS512_addr_7_read_reg_6694 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state160))) begin
        BUS512_addr_8_read_reg_6649 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state207))) begin
        BUS512_addr_9_read_reg_6838 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        DDR_buff_merge_V9_reg_6141 <= {{DDR_buff_merge_V[31:5]}};
        bias_all_V7_reg_6152 <= {{bias_all_V[31:6]}};
        constant1_reg_6131 <= {{constant_r[31:2]}};
        conv_weight_1x1_all_s_reg_6163 <= {{conv_weight_1x1_all_V[31:6]}};
        conv_weight_3x3_all_s_reg_6158 <= {{conv_weight_3x3_all_V[31:6]}};
        image_in_raw_pad1_reg_6168 <= {{image_in_raw_pad[31:2]}};
        predict_boxes1_reg_6136 <= {{predict_boxes[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state121))) begin
        add_ln1017_1_reg_6520 <= add_ln1017_1_fu_5336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state132_on_subcall_done) & (1'b1 == ap_CS_fsm_state132))) begin
        add_ln1028_reg_6541 <= add_ln1028_fu_5360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1040_fu_5377_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state136))) begin
        add_ln1042_1_reg_6570 <= add_ln1042_1_fu_5399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1045_fu_5456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state146))) begin
        add_ln1046_1_reg_6608 <= add_ln1046_1_fu_5482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state152_on_subcall_done) & (1'b1 == ap_CS_fsm_state152))) begin
        add_ln1061_1_reg_6638 <= add_ln1061_1_fu_5519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state163))) begin
        add_ln1064_reg_6654 <= add_ln1064_fu_5534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1093_fu_5551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state166))) begin
        add_ln1095_1_reg_6683 <= add_ln1095_1_fu_5573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1097_fu_5630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state176))) begin
        add_ln1098_1_reg_6721 <= add_ln1098_1_fu_5656_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1097_fu_5630_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state176))) begin
        add_ln1111_reg_6726 <= add_ln1111_fu_5661_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state183_on_subcall_done) & (1'b1 == ap_CS_fsm_state183))) begin
        add_ln1119_1_reg_6756 <= add_ln1119_1_fu_5703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state194))) begin
        add_ln1122_reg_6772 <= add_ln1122_fu_5718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1143_fu_5731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state197))) begin
        add_ln1151_1_reg_6807 <= add_ln1151_1_fu_5761_p2;
        add_ln1151_2_reg_6812 <= add_ln1151_2_fu_5767_p2;
        add_ln1151_reg_6802 <= add_ln1151_fu_5755_p2;
        trunc_ln_reg_6797 <= {{c10_0_reg_1543[4:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state199_on_subcall_done) & (1'b1 == ap_CS_fsm_state199))) begin
        add_ln1157_1_reg_6827 <= add_ln1157_1_fu_5800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state210))) begin
        add_ln1160_reg_6843 <= add_ln1160_fu_5815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state212_on_subcall_done) & (1'b1 == ap_CS_fsm_state212))) begin
        add_ln1164_reg_6853 <= add_ln1164_fu_5842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state223))) begin
        add_ln1166_reg_6869 <= add_ln1166_fu_5857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state225_on_subcall_done) & (1'b1 == ap_CS_fsm_state225))) begin
        add_ln1170_reg_6879 <= add_ln1170_fu_5890_p2;
        add_ln1176_reg_6884 <= add_ln1176_fu_5913_p2;
        c_1_reg_6889 <= c_1_fu_5918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state236))) begin
        add_ln1172_reg_6905 <= add_ln1172_fu_5934_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state249))) begin
        add_ln1178_reg_6926 <= add_ln1178_fu_5959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state252))) begin
        add_ln1190_1_reg_6944 <= add_ln1190_1_fu_5994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1193_fu_6021_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state262))) begin
        add_ln1194_1_reg_6977 <= add_ln1194_1_fu_6053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1193_fu_6021_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state262))) begin
        add_ln1206_reg_6982 <= add_ln1206_fu_6059_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state270)) begin
        add_ln1225_reg_7010 <= add_ln1225_fu_6095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1225_fu_6089_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state270))) begin
        add_ln1226_reg_7015 <= add_ln1226_fu_6101_p2;
        add_ln1227_reg_7020 <= add_ln1227_fu_6107_p2;
        icmp_ln1228_reg_7025 <= icmp_ln1228_fu_6113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        add_ln910_reg_6257 <= add_ln910_fu_4943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln925_fu_5018_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        add_ln926_1_reg_6328 <= add_ln926_1_fu_5040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        add_ln931_reg_6359[2 : 1] <= add_ln931_fu_5073_p2[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
        add_ln958_reg_6369 <= add_ln958_fu_5082_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln977_fu_5187_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state94))) begin
        add_ln979_1_reg_6430 <= add_ln979_1_fu_5209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state106))) begin
        add_ln984_reg_6467 <= add_ln984_fu_5269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state110))) begin
        add_ln987_reg_6477 <= add_ln987_fu_5278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_relu_copy_buf_to_DDR_1_fu_3483_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state116))) begin
        add_ln991_reg_6487 <= add_ln991_fu_5287_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        c_reg_6510 <= c_fu_5310_p2;
        trunc_ln1015_reg_6492 <= trunc_ln1015_fu_5292_p1;
        zext_ln1015_1_reg_6502[2 : 0] <= zext_ln1015_1_fu_5300_p1[2 : 0];
        zext_ln1015_reg_6496[2 : 0] <= zext_ln1015_fu_5296_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state176)) begin
        ci_1_reg_6716 <= ci_1_fu_5636_p2;
        trunc_ln1097_reg_6709 <= trunc_ln1097_fu_5626_p1;
        zext_ln1097_reg_6704[3 : 0] <= zext_ln1097_fu_5622_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state262)) begin
        ci_2_reg_6972 <= ci_2_fu_6027_p2;
        trunc_ln1193_reg_6965 <= trunc_ln1193_fu_6013_p1;
        zext_ln1193_reg_6960[5 : 0] <= zext_ln1193_fu_6009_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        ci_reg_6603 <= ci_fu_5462_p2;
        trunc_ln1045_reg_6591 <= trunc_ln1045_fu_5444_p1;
        zext_ln1045_reg_6595[2 : 0] <= zext_ln1045_fu_5448_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        co_1_reg_6237 <= co_1_fu_4922_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        co_2_reg_6425 <= co_2_fu_5193_p2;
        zext_ln977_1_reg_6416[2 : 0] <= zext_ln977_1_fu_5179_p1[2 : 0];
        zext_ln977_reg_6411[2 : 0] <= zext_ln977_fu_5175_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state136)) begin
        co_3_reg_6565 <= co_3_fu_5383_p2;
        zext_ln1040_1_reg_6557[3 : 0] <= zext_ln1040_1_fu_5373_p1[3 : 0];
        zext_ln1040_reg_6551[3 : 0] <= zext_ln1040_fu_5369_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state166)) begin
        co_4_reg_6678 <= co_4_fu_5557_p2;
        zext_ln1093_1_reg_6670[4 : 0] <= zext_ln1093_1_fu_5547_p1[4 : 0];
        zext_ln1093_reg_6664[4 : 0] <= zext_ln1093_fu_5543_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        co_5_reg_6939 <= co_5_fu_5974_p2;
        zext_ln1188_reg_6931[1 : 0] <= zext_ln1188_fu_5964_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        co_reg_6323 <= co_fu_5024_p2;
        zext_ln925_reg_6315[1 : 0] <= zext_ln925_fu_5014_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        col_1_reg_6223 <= col_1_fu_4896_p2;
        trunc_ln879_reg_6216 <= trunc_ln879_fu_4886_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        col_2_reg_6396 <= col_2_fu_5119_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        col_reg_6294 <= col_fu_4992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state148))) begin
        icmp_ln1050_reg_6628 <= grp_fu_4741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state148))) begin
        icmp_ln1054_reg_6633 <= grp_fu_4741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state178))) begin
        icmp_ln1102_reg_6736 <= grp_fu_4747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state178))) begin
        icmp_ln1106_reg_6741 <= grp_fu_4747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state264))) begin
        icmp_ln1198_reg_6992 <= grp_fu_4753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state264))) begin
        icmp_ln1202_reg_6997 <= grp_fu_4753_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state198)) begin
        or_ln_reg_6817[2 : 0] <= or_ln_fu_5773_p3[2 : 0];
        zext_ln1156_reg_6822[5 : 0] <= zext_ln1156_fu_5786_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        p_cast_reg_6179[25 : 0] <= p_cast_fu_4859_p1[25 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state11)))) begin
        reg_4759 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln879_fu_4886_p1 == 1'd1) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((trunc_ln879_fu_4886_p1 == 1'd0) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        reg_4764 <= {{col_1_fu_4896_p2[3:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state36)))) begin
        reg_4769 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state79)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state78)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state77)))) begin
        reg_4774 <= BUS512_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        row_1_reg_6271 <= row_1_fu_4964_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        row_2_reg_6383 <= row_2_fu_5103_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_reg_6200 <= row_fu_4868_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state271)) begin
        sext_ln1226_reg_7030 <= sext_ln1226_fu_6119_p1;
        zext_ln1227_reg_7035[6 : 0] <= zext_ln1227_fu_6126_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        sext_ln990_reg_6401[7 : 1] <= sext_ln990_fu_5167_p1[7 : 1];
        zext_ln991_reg_6406[1 : 0] <= zext_ln991_fu_5171_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state145))) begin
        sub_ln1046_reg_6586[7 : 1] <= sub_ln1046_fu_5438_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state175))) begin
        sub_ln1098_reg_6699[8 : 2] <= sub_ln1098_fu_5616_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln916_fu_4958_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        tmp_390_reg_6276 <= row1_0_reg_1412[32'd1];
        zext_ln934_2_reg_6286[0] <= zext_ln934_2_fu_4982_p1[0];
        zext_ln934_reg_6281[2 : 0] <= zext_ln934_fu_4978_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        tmp_391_reg_6299 <= col2_0_reg_1424[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln876_fu_4862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        tmp_reg_6205 <= row_0_reg_1376[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120))) begin
        zext_ln1016_reg_6515[3 : 0] <= zext_ln1016_fu_5322_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        zext_ln1024_reg_6536[3 : 0] <= zext_ln1024_fu_5356_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        zext_ln1028_reg_6546[4 : 0] <= zext_ln1028_fu_5365_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        zext_ln1046_3_reg_6618[7 : 0] <= zext_ln1046_3_fu_5497_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state148))) begin
        zext_ln1053_reg_6623[4 : 0] <= zext_ln1053_fu_5506_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146))) begin
        zext_ln1060_reg_6613[4 : 0] <= zext_ln1060_fu_5492_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        zext_ln1064_reg_6659[5 : 0] <= zext_ln1064_fu_5539_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state178))) begin
        zext_ln1105_reg_6731[5 : 0] <= zext_ln1105_fu_5671_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state182)) begin
        zext_ln1111_reg_6746[5 : 0] <= zext_ln1111_fu_5675_p1[5 : 0];
        zext_ln1118_reg_6751[5 : 0] <= zext_ln1118_fu_5689_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state197)) begin
        zext_ln1143_1_reg_6786[4 : 0] <= zext_ln1143_1_fu_5727_p1[4 : 0];
        zext_ln1143_reg_6777[4 : 0] <= zext_ln1143_fu_5723_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state211)) begin
        zext_ln1163_reg_6848[5 : 0] <= zext_ln1163_fu_5825_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state224)) begin
        zext_ln1169_reg_6874[5 : 0] <= zext_ln1169_fu_5867_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        zext_ln1175_reg_6910[5 : 0] <= zext_ln1175_fu_5944_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state264))) begin
        zext_ln1201_reg_6987[6 : 0] <= zext_ln1201_fu_6069_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state268)) begin
        zext_ln1206_reg_7002[6 : 0] <= zext_ln1206_fu_6076_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_4916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        zext_ln891_1_reg_6247[1 : 0] <= zext_ln891_1_fu_4933_p1[1 : 0];
        zext_ln891_reg_6242[1 : 0] <= zext_ln891_fu_4928_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
        zext_ln892_1_reg_6229[0] <= zext_ln892_1_fu_4912_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_image_chunk_nor_fu_1590_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        zext_ln892_2_reg_6211[0] <= zext_ln892_2_fu_4883_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        zext_ln892_reg_6252[1 : 0] <= zext_ln892_fu_4938_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        zext_ln928_reg_6354[2 : 1] <= zext_ln928_fu_5069_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        zext_ln931_reg_6364[2 : 1] <= zext_ln931_fu_5078_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
        zext_ln934_1_reg_6305[2 : 0] <= zext_ln934_1_fu_5007_p1[2 : 0];
        zext_ln934_3_reg_6310[0] <= zext_ln934_3_fu_5011_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        zext_ln981_1_reg_6462[5 : 0] <= zext_ln981_1_fu_5265_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state107)) begin
        zext_ln984_reg_6472[5 : 0] <= zext_ln984_fu_5274_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        zext_ln987_reg_6482[5 : 0] <= zext_ln987_fu_5283_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln964_fu_5097_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        zext_ln991_1_reg_6388[1 : 0] <= zext_ln991_1_fu_5109_p1[1 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state275) | ((icmp_ln1225_fu_6089_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state270)))) begin
        BUS32_AWVALID = grp_compute_bounding_box_fu_3455_m_axi_predict_box_AWVALID;
    end else begin
        BUS32_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state275) | ((icmp_ln1225_fu_6089_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state270)))) begin
        BUS32_BREADY = grp_compute_bounding_box_fu_3455_m_axi_predict_box_BREADY;
    end else begin
        BUS32_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state275) | ((icmp_ln1225_fu_6089_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state270)))) begin
        BUS32_WVALID = grp_compute_bounding_box_fu_3455_m_axi_predict_box_WVALID;
    end else begin
        BUS32_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state253))) begin
        BUS512_ARADDR = zext_ln1190_1_fu_5999_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state239))) begin
        BUS512_ARADDR = zext_ln1176_1_fu_5949_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state226))) begin
        BUS512_ARADDR = zext_ln1170_1_fu_5924_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state213))) begin
        BUS512_ARADDR = zext_ln1164_1_fu_5847_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state200))) begin
        BUS512_ARADDR = zext_ln1157_1_fu_5805_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state184))) begin
        BUS512_ARADDR = zext_ln1119_1_fu_5708_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state167))) begin
        BUS512_ARADDR = zext_ln1095_1_fu_5578_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state153))) begin
        BUS512_ARADDR = zext_ln1061_1_fu_5524_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state137))) begin
        BUS512_ARADDR = zext_ln1042_1_fu_5404_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state122))) begin
        BUS512_ARADDR = zext_ln1017_1_fu_5341_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state95))) begin
        BUS512_ARADDR = zext_ln979_1_fu_5214_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state70))) begin
        BUS512_ARADDR = zext_ln958_fu_5087_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state47))) begin
        BUS512_ARADDR = zext_ln926_1_fu_5045_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state29))) begin
        BUS512_ARADDR = zext_ln910_fu_4948_p1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state4))) begin
        BUS512_ARADDR = empty_fu_4849_p1;
    end else if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARADDR = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARADDR = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARADDR;
    end else begin
        BUS512_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARBURST = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARBURST = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARBURST;
    end else begin
        BUS512_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARCACHE = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARCACHE = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARCACHE;
    end else begin
        BUS512_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARID = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARID;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARID = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARID;
    end else begin
        BUS512_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state253)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state239)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state226)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state213)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state200)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state184)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state167)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state153)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state137)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state122)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state95)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state47)))) begin
        BUS512_ARLEN = 32'd1;
    end else if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state29))) begin
        BUS512_ARLEN = 32'd2;
    end else if ((((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state70)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state4)))) begin
        BUS512_ARLEN = 32'd3;
    end else if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARLEN = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARLEN = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARLEN;
    end else begin
        BUS512_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARLOCK = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARLOCK = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARLOCK;
    end else begin
        BUS512_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARPROT = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARPROT = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARPROT;
    end else begin
        BUS512_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARQOS = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARQOS = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARQOS;
    end else begin
        BUS512_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARREGION = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARREGION = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARREGION;
    end else begin
        BUS512_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARSIZE = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARSIZE = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARSIZE;
    end else begin
        BUS512_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARUSER = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARUSER = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARUSER;
    end else begin
        BUS512_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state253)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state239)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state226)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state213)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state200)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state184)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state167)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state153)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state137)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state122)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state95)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state70)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state4)))) begin
        BUS512_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_ARVALID = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_ARVALID = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_ARVALID;
    end else begin
        BUS512_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state260)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state246)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state233)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state220)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state207)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state191)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state174)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state160)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state144)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state129)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state102)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state79)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state78)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state77)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state11)))) begin
        BUS512_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        BUS512_RREADY = grp_load_weight_1x1_from_fu_4579_m_axi_src_V_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln1015_fu_5304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state120)) | ((icmp_ln916_fu_4958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        BUS512_RREADY = grp_load_weight_3x3_from_fu_4496_m_axi_src_V_RREADY;
    end else begin
        BUS512_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state253) | (1'b1 == ap_CS_fsm_state239) | (1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state213) | (1'b1 == ap_CS_fsm_state200) | (1'b1 == ap_CS_fsm_state184) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state4))) begin
        BUS512_blk_n_AR = m_axi_BUS512_ARREADY;
    end else begin
        BUS512_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state246) | (1'b1 == ap_CS_fsm_state233) | (1'b1 == ap_CS_fsm_state220) | (1'b1 == ap_CS_fsm_state207) | (1'b1 == ap_CS_fsm_state191) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        BUS512_blk_n_R = m_axi_BUS512_RVALID;
    end else begin
        BUS512_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARADDR = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARADDR = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARADDR = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARADDR = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARADDR;
    end else begin
        DDR256_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARBURST = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARBURST = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARBURST = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARBURST = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARBURST;
    end else begin
        DDR256_ARBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARCACHE = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARCACHE = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARCACHE = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARCACHE = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARCACHE;
    end else begin
        DDR256_ARCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARID = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARID;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARID = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARID;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARID = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARID;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARID = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARID;
    end else begin
        DDR256_ARID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARLEN = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARLEN = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARLEN = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARLEN = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARLEN;
    end else begin
        DDR256_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARLOCK = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARLOCK = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARLOCK = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARLOCK = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARLOCK;
    end else begin
        DDR256_ARLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARPROT = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARPROT = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARPROT = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARPROT = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARPROT;
    end else begin
        DDR256_ARPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARQOS = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARQOS = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARQOS = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARQOS = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARQOS;
    end else begin
        DDR256_ARQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARREGION = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARREGION = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARREGION = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARREGION = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARREGION;
    end else begin
        DDR256_ARREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARSIZE = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARSIZE = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARSIZE = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARSIZE = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARSIZE;
    end else begin
        DDR256_ARSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARUSER = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARUSER = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARUSER = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARUSER = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARUSER;
    end else begin
        DDR256_ARUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_ARVALID = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_ARVALID = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_ARVALID = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_ARVALID = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_ARVALID;
    end else begin
        DDR256_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWADDR = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWADDR = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWADDR = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWADDR;
    end else begin
        DDR256_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWBURST = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWBURST = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWBURST = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWBURST;
    end else begin
        DDR256_AWBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWCACHE = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWCACHE = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWCACHE = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWCACHE;
    end else begin
        DDR256_AWCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWID = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWID;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWID = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWID;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWID = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWID;
    end else begin
        DDR256_AWID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWLEN = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWLEN = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWLEN = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWLEN;
    end else begin
        DDR256_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWLOCK = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWLOCK = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWLOCK = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWLOCK;
    end else begin
        DDR256_AWLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWPROT = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWPROT = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWPROT = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWPROT;
    end else begin
        DDR256_AWPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWQOS = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWQOS = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWQOS = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWQOS;
    end else begin
        DDR256_AWQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWREGION = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWREGION = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWREGION = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWREGION;
    end else begin
        DDR256_AWREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWSIZE = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWSIZE = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWSIZE = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWSIZE;
    end else begin
        DDR256_AWSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWUSER = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWUSER = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWUSER = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWUSER;
    end else begin
        DDR256_AWUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_AWVALID = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_AWVALID = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_AWVALID = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_AWVALID;
    end else begin
        DDR256_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_BREADY = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_BREADY = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_BREADY = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_BREADY;
    end else begin
        DDR256_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state144) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln964_fu_5097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        DDR256_RREADY = grp_load_buf_from_DDR_fu_4356_m_axi_src_V_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state86) | ((icmp_ln965_fu_5113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        DDR256_RREADY = grp_load_dw2_pool_from_D_fu_4271_m_axi_ddr_dw2_pool_burst_V_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln917_fu_4986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        DDR256_RREADY = grp_load_dw1_pool_from_D_fu_4158_m_axi_ddr_dw1_pool_burst_V_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state198))) begin
        DDR256_RREADY = grp_load_and_reorg_fu_3891_m_axi_buf_1_V_RREADY;
    end else begin
        DDR256_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_WDATA = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_WDATA = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_WDATA = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WDATA;
    end else begin
        DDR256_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_WID = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WID;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_WID = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WID;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_WID = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WID;
    end else begin
        DDR256_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_WLAST = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_WLAST = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_WLAST = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WLAST;
    end else begin
        DDR256_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_WSTRB = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_WSTRB = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_WSTRB = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WSTRB;
    end else begin
        DDR256_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_WUSER = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_WUSER = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_WUSER = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WUSER;
    end else begin
        DDR256_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state250) | (1'b1 == ap_CS_fsm_state195) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state237) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state134))) begin
        DDR256_WVALID = grp_relu_copy_buf_to_DDR_fu_3687_m_axi_dest_V_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state116))) begin
        DDR256_WVALID = grp_relu_copy_buf_to_DDR_1_fu_3483_m_axi_dest_V_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        DDR256_WVALID = grp_Relu_Max_Pooling_fu_3272_m_axi_ddr_buf_merge_V_WVALID;
    end else begin
        DDR256_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_0_address0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_0_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_0_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_0_address0 = grp_load_and_reorg_fu_3891_buf_out_1_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_0_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_0_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_0_address0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_address0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_address0;
    end else begin
        FM_buf1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_0_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_0_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address1;
    end else begin
        FM_buf1_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_0_ce0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_0_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_0_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_0_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_0_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_0_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_0_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_ce0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_ce0;
    end else begin
        FM_buf1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_0_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_0_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce1;
    end else begin
        FM_buf1_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_0_d0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_0_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_0_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_0_d0 = grp_load_and_reorg_fu_3891_buf_out_1_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_0_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_0_d0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_d0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_d0;
    end else begin
        FM_buf1_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_0_we0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_0_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_0_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_0_we0 = grp_load_and_reorg_fu_3891_buf_out_1_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_0_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_0_we0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_0_we0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_we0;
    end else begin
        FM_buf1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_0_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_0_we1;
    end else begin
        FM_buf1_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_10_address0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_10_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_10_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_10_address0 = grp_load_and_reorg_fu_3891_buf_out_1_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_10_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_10_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_10_address0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address0;
    end else begin
        FM_buf1_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_10_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_10_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_10_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address1;
    end else begin
        FM_buf1_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_10_ce0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_10_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_10_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_10_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_10_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_10_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_10_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce0;
    end else begin
        FM_buf1_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_10_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_10_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_10_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce1;
    end else begin
        FM_buf1_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_10_d0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_10_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_10_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_10_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_10_d0 = grp_load_and_reorg_fu_3891_buf_out_1_10_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_10_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_10_d0;
    end else begin
        FM_buf1_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_10_we0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_10_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_10_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_10_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_10_we0 = grp_load_and_reorg_fu_3891_buf_out_1_10_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_10_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_10_we0;
    end else begin
        FM_buf1_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_10_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_10_we1;
    end else begin
        FM_buf1_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_11_address0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_11_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_11_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_11_address0 = grp_load_and_reorg_fu_3891_buf_out_1_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_11_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_11_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_11_address0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address0;
    end else begin
        FM_buf1_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_11_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_11_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_11_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address1;
    end else begin
        FM_buf1_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_11_ce0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_11_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_11_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_11_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_11_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_11_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_11_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce0;
    end else begin
        FM_buf1_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_11_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_11_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_11_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce1;
    end else begin
        FM_buf1_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_11_d0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_11_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_11_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_11_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_11_d0 = grp_load_and_reorg_fu_3891_buf_out_1_11_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_11_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_11_d0;
    end else begin
        FM_buf1_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_11_we0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_11_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_11_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_11_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_11_we0 = grp_load_and_reorg_fu_3891_buf_out_1_11_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_11_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_11_we0;
    end else begin
        FM_buf1_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_11_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_11_we1;
    end else begin
        FM_buf1_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_12_address0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_12_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_12_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_12_address0 = grp_load_and_reorg_fu_3891_buf_out_1_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_12_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_12_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_12_address0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address0;
    end else begin
        FM_buf1_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_12_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_12_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_12_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address1;
    end else begin
        FM_buf1_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_12_ce0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_12_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_12_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_12_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_12_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_12_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_12_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce0;
    end else begin
        FM_buf1_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_12_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_12_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_12_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce1;
    end else begin
        FM_buf1_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_12_d0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_12_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_12_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_12_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_12_d0 = grp_load_and_reorg_fu_3891_buf_out_1_12_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_12_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_12_d0;
    end else begin
        FM_buf1_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_12_we0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_12_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_12_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_12_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_12_we0 = grp_load_and_reorg_fu_3891_buf_out_1_12_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_12_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_12_we0;
    end else begin
        FM_buf1_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_12_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_12_we1;
    end else begin
        FM_buf1_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_13_address0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_13_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_13_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_13_address0 = grp_load_and_reorg_fu_3891_buf_out_1_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_13_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_13_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_13_address0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address0;
    end else begin
        FM_buf1_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_13_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_13_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_13_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address1;
    end else begin
        FM_buf1_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_13_ce0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_13_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_13_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_13_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_13_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_13_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_13_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce0;
    end else begin
        FM_buf1_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_13_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_13_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_13_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce1;
    end else begin
        FM_buf1_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_13_d0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_13_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_13_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_13_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_13_d0 = grp_load_and_reorg_fu_3891_buf_out_1_13_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_13_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_13_d0;
    end else begin
        FM_buf1_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_13_we0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_13_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_13_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_13_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_13_we0 = grp_load_and_reorg_fu_3891_buf_out_1_13_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_13_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_13_we0;
    end else begin
        FM_buf1_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_13_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_13_we1;
    end else begin
        FM_buf1_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_14_address0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_14_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_14_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_14_address0 = grp_load_and_reorg_fu_3891_buf_out_1_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_14_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_14_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_14_address0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address0;
    end else begin
        FM_buf1_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_14_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_14_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_14_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address1;
    end else begin
        FM_buf1_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_14_ce0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_14_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_14_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_14_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_14_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_14_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_14_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce0;
    end else begin
        FM_buf1_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_14_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_14_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_14_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce1;
    end else begin
        FM_buf1_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_14_d0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_14_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_14_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_14_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_14_d0 = grp_load_and_reorg_fu_3891_buf_out_1_14_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_14_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_14_d0;
    end else begin
        FM_buf1_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_14_we0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_14_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_14_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_14_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_14_we0 = grp_load_and_reorg_fu_3891_buf_out_1_14_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_14_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_14_we0;
    end else begin
        FM_buf1_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_14_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_14_we1;
    end else begin
        FM_buf1_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_15_address0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_15_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_15_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_15_address0 = grp_load_and_reorg_fu_3891_buf_out_1_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_15_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_15_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_15_address0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address0;
    end else begin
        FM_buf1_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_15_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_15_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_15_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address1;
    end else begin
        FM_buf1_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_15_ce0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_15_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_15_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_15_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_15_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_15_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_15_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce0;
    end else begin
        FM_buf1_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_15_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_15_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_15_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce1;
    end else begin
        FM_buf1_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_15_d0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_15_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_15_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_15_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_15_d0 = grp_load_and_reorg_fu_3891_buf_out_1_15_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_15_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_15_d0;
    end else begin
        FM_buf1_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_15_we0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_15_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_15_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_15_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_15_we0 = grp_load_and_reorg_fu_3891_buf_out_1_15_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_15_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_15_we0;
    end else begin
        FM_buf1_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_15_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_15_we1;
    end else begin
        FM_buf1_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_16_address0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_16_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_16_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_16_address0 = grp_load_and_reorg_fu_3891_buf_out_1_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_16_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_16_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_16_address0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address0;
    end else begin
        FM_buf1_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_16_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_16_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_16_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address1;
    end else begin
        FM_buf1_V_16_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_16_ce0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_16_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_16_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_16_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_16_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_16_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_16_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce0;
    end else begin
        FM_buf1_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_16_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_16_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_16_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce1;
    end else begin
        FM_buf1_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_16_d0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_16_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_16_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_16_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_16_d0 = grp_load_and_reorg_fu_3891_buf_out_1_16_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_16_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_16_d0;
    end else begin
        FM_buf1_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_16_we0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_16_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_16_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_16_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_16_we0 = grp_load_and_reorg_fu_3891_buf_out_1_16_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_16_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_16_we0;
    end else begin
        FM_buf1_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_16_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_16_we1;
    end else begin
        FM_buf1_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_17_address0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_17_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_17_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_17_address0 = grp_load_and_reorg_fu_3891_buf_out_1_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_17_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_17_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_17_address0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address0;
    end else begin
        FM_buf1_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_17_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_17_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_17_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address1;
    end else begin
        FM_buf1_V_17_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_17_ce0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_17_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_17_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_17_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_17_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_17_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_17_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce0;
    end else begin
        FM_buf1_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_17_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_17_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_17_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce1;
    end else begin
        FM_buf1_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_17_d0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_17_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_17_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_17_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_17_d0 = grp_load_and_reorg_fu_3891_buf_out_1_17_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_17_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_17_d0;
    end else begin
        FM_buf1_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_17_we0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_17_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_17_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_17_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_17_we0 = grp_load_and_reorg_fu_3891_buf_out_1_17_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_17_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_17_we0;
    end else begin
        FM_buf1_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_17_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_17_we1;
    end else begin
        FM_buf1_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_18_address0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_18_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_18_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_18_address0 = grp_load_and_reorg_fu_3891_buf_out_1_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_18_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_18_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_18_address0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address0;
    end else begin
        FM_buf1_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_18_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_18_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_18_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address1;
    end else begin
        FM_buf1_V_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_18_ce0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_18_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_18_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_18_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_18_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_18_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_18_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce0;
    end else begin
        FM_buf1_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_18_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_18_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_18_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce1;
    end else begin
        FM_buf1_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_18_d0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_18_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_18_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_18_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_18_d0 = grp_load_and_reorg_fu_3891_buf_out_1_18_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_18_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_18_d0;
    end else begin
        FM_buf1_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_18_we0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_18_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_18_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_18_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_18_we0 = grp_load_and_reorg_fu_3891_buf_out_1_18_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_18_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_18_we0;
    end else begin
        FM_buf1_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_18_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_18_we1;
    end else begin
        FM_buf1_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_19_address0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_19_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_19_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_19_address0 = grp_load_and_reorg_fu_3891_buf_out_1_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_19_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_19_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_19_address0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address0;
    end else begin
        FM_buf1_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_19_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_19_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_19_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address1;
    end else begin
        FM_buf1_V_19_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_19_ce0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_19_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_19_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_19_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_19_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_19_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_19_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce0;
    end else begin
        FM_buf1_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_19_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_19_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_19_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce1;
    end else begin
        FM_buf1_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_19_d0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_19_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_19_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_19_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_19_d0 = grp_load_and_reorg_fu_3891_buf_out_1_19_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_19_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_19_d0;
    end else begin
        FM_buf1_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_19_we0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_19_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_19_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_19_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_19_we0 = grp_load_and_reorg_fu_3891_buf_out_1_19_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_19_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_19_we0;
    end else begin
        FM_buf1_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_19_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_19_we1;
    end else begin
        FM_buf1_V_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_1_address0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_1_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_1_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_1_address0 = grp_load_and_reorg_fu_3891_buf_out_1_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_1_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_1_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_1_address0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_address0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_address0;
    end else begin
        FM_buf1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_1_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address1;
    end else begin
        FM_buf1_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_1_ce0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_1_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_1_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_1_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_1_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_1_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_1_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_ce0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_ce0;
    end else begin
        FM_buf1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_1_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce1;
    end else begin
        FM_buf1_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_1_d0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_1_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_1_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_1_d0 = grp_load_and_reorg_fu_3891_buf_out_1_1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_1_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_d0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_d0;
    end else begin
        FM_buf1_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_1_we0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_1_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_1_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_1_we0 = grp_load_and_reorg_fu_3891_buf_out_1_1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_1_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_1_we0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_we0;
    end else begin
        FM_buf1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_1_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_1_we1;
    end else begin
        FM_buf1_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_20_address0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_20_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_20_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_20_address0 = grp_load_and_reorg_fu_3891_buf_out_1_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_20_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_20_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_20_address0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address0;
    end else begin
        FM_buf1_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_20_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_20_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_20_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address1;
    end else begin
        FM_buf1_V_20_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_20_ce0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_20_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_20_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_20_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_20_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_20_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_20_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce0;
    end else begin
        FM_buf1_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_20_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_20_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_20_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce1;
    end else begin
        FM_buf1_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_20_d0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_20_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_20_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_20_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_20_d0 = grp_load_and_reorg_fu_3891_buf_out_1_20_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_20_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_20_d0;
    end else begin
        FM_buf1_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_20_we0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_20_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_20_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_20_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_20_we0 = grp_load_and_reorg_fu_3891_buf_out_1_20_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_20_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_20_we0;
    end else begin
        FM_buf1_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_20_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_20_we1;
    end else begin
        FM_buf1_V_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_21_address0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_21_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_21_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_21_address0 = grp_load_and_reorg_fu_3891_buf_out_1_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_21_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_21_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_21_address0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address0;
    end else begin
        FM_buf1_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_21_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_21_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_21_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address1;
    end else begin
        FM_buf1_V_21_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_21_ce0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_21_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_21_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_21_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_21_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_21_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_21_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce0;
    end else begin
        FM_buf1_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_21_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_21_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_21_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce1;
    end else begin
        FM_buf1_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_21_d0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_21_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_21_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_21_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_21_d0 = grp_load_and_reorg_fu_3891_buf_out_1_21_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_21_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_21_d0;
    end else begin
        FM_buf1_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_21_we0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_21_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_21_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_21_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_21_we0 = grp_load_and_reorg_fu_3891_buf_out_1_21_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_21_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_21_we0;
    end else begin
        FM_buf1_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_21_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_21_we1;
    end else begin
        FM_buf1_V_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_22_address0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_22_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_22_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_22_address0 = grp_load_and_reorg_fu_3891_buf_out_1_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_22_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_22_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_22_address0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address0;
    end else begin
        FM_buf1_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_22_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_22_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_22_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address1;
    end else begin
        FM_buf1_V_22_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_22_ce0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_22_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_22_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_22_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_22_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_22_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_22_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce0;
    end else begin
        FM_buf1_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_22_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_22_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_22_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce1;
    end else begin
        FM_buf1_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_22_d0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_22_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_22_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_22_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_22_d0 = grp_load_and_reorg_fu_3891_buf_out_1_22_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_22_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_22_d0;
    end else begin
        FM_buf1_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_22_we0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_22_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_22_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_22_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_22_we0 = grp_load_and_reorg_fu_3891_buf_out_1_22_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_22_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_22_we0;
    end else begin
        FM_buf1_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_22_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_22_we1;
    end else begin
        FM_buf1_V_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_23_address0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_23_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_23_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_23_address0 = grp_load_and_reorg_fu_3891_buf_out_1_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_23_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_23_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_23_address0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address0;
    end else begin
        FM_buf1_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_23_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_23_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_23_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address1;
    end else begin
        FM_buf1_V_23_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_23_ce0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_23_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_23_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_23_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_23_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_23_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_23_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce0;
    end else begin
        FM_buf1_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_23_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_23_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_23_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce1;
    end else begin
        FM_buf1_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_23_d0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_23_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_23_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_23_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_23_d0 = grp_load_and_reorg_fu_3891_buf_out_1_23_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_23_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_23_d0;
    end else begin
        FM_buf1_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_23_we0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_23_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_23_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_23_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_23_we0 = grp_load_and_reorg_fu_3891_buf_out_1_23_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_23_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_23_we0;
    end else begin
        FM_buf1_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_23_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_23_we1;
    end else begin
        FM_buf1_V_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_24_address0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_24_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_24_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_24_address0 = grp_load_and_reorg_fu_3891_buf_out_1_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_24_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_24_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_24_address0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address0;
    end else begin
        FM_buf1_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_24_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_24_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_24_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address1;
    end else begin
        FM_buf1_V_24_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_24_ce0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_24_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_24_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_24_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_24_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_24_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_24_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce0;
    end else begin
        FM_buf1_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_24_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_24_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_24_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce1;
    end else begin
        FM_buf1_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_24_d0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_24_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_24_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_24_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_24_d0 = grp_load_and_reorg_fu_3891_buf_out_1_24_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_24_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_24_d0;
    end else begin
        FM_buf1_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_24_we0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_24_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_24_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_24_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_24_we0 = grp_load_and_reorg_fu_3891_buf_out_1_24_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_24_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_24_we0;
    end else begin
        FM_buf1_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_24_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_24_we1;
    end else begin
        FM_buf1_V_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_25_address0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_25_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_25_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_25_address0 = grp_load_and_reorg_fu_3891_buf_out_1_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_25_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_25_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_25_address0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address0;
    end else begin
        FM_buf1_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_25_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_25_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_25_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address1;
    end else begin
        FM_buf1_V_25_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_25_ce0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_25_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_25_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_25_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_25_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_25_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_25_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce0;
    end else begin
        FM_buf1_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_25_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_25_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_25_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce1;
    end else begin
        FM_buf1_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_25_d0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_25_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_25_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_25_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_25_d0 = grp_load_and_reorg_fu_3891_buf_out_1_25_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_25_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_25_d0;
    end else begin
        FM_buf1_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_25_we0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_25_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_25_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_25_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_25_we0 = grp_load_and_reorg_fu_3891_buf_out_1_25_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_25_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_25_we0;
    end else begin
        FM_buf1_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_25_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_25_we1;
    end else begin
        FM_buf1_V_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_26_address0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_26_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_26_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_26_address0 = grp_load_and_reorg_fu_3891_buf_out_1_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_26_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_26_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_26_address0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address0;
    end else begin
        FM_buf1_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_26_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_26_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_26_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address1;
    end else begin
        FM_buf1_V_26_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_26_ce0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_26_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_26_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_26_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_26_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_26_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_26_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce0;
    end else begin
        FM_buf1_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_26_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_26_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_26_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce1;
    end else begin
        FM_buf1_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_26_d0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_26_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_26_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_26_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_26_d0 = grp_load_and_reorg_fu_3891_buf_out_1_26_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_26_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_26_d0;
    end else begin
        FM_buf1_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_26_we0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_26_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_26_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_26_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_26_we0 = grp_load_and_reorg_fu_3891_buf_out_1_26_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_26_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_26_we0;
    end else begin
        FM_buf1_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_26_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_26_we1;
    end else begin
        FM_buf1_V_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_27_address0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_27_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_27_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_27_address0 = grp_load_and_reorg_fu_3891_buf_out_1_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_27_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_27_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_27_address0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address0;
    end else begin
        FM_buf1_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_27_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_27_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_27_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address1;
    end else begin
        FM_buf1_V_27_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_27_ce0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_27_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_27_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_27_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_27_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_27_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_27_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce0;
    end else begin
        FM_buf1_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_27_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_27_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_27_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce1;
    end else begin
        FM_buf1_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_27_d0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_27_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_27_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_27_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_27_d0 = grp_load_and_reorg_fu_3891_buf_out_1_27_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_27_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_27_d0;
    end else begin
        FM_buf1_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_27_we0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_27_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_27_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_27_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_27_we0 = grp_load_and_reorg_fu_3891_buf_out_1_27_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_27_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_27_we0;
    end else begin
        FM_buf1_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_27_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_27_we1;
    end else begin
        FM_buf1_V_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_28_address0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_28_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_28_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_28_address0 = grp_load_and_reorg_fu_3891_buf_out_1_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_28_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_28_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_28_address0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address0;
    end else begin
        FM_buf1_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_28_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_28_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_28_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address1;
    end else begin
        FM_buf1_V_28_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_28_ce0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_28_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_28_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_28_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_28_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_28_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_28_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce0;
    end else begin
        FM_buf1_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_28_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_28_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_28_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce1;
    end else begin
        FM_buf1_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_28_d0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_28_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_28_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_28_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_28_d0 = grp_load_and_reorg_fu_3891_buf_out_1_28_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_28_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_28_d0;
    end else begin
        FM_buf1_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_28_we0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_28_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_28_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_28_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_28_we0 = grp_load_and_reorg_fu_3891_buf_out_1_28_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_28_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_28_we0;
    end else begin
        FM_buf1_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_28_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_28_we1;
    end else begin
        FM_buf1_V_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_29_address0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_29_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_29_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_29_address0 = grp_load_and_reorg_fu_3891_buf_out_1_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_29_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_29_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_29_address0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address0;
    end else begin
        FM_buf1_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_29_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_29_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_29_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address1;
    end else begin
        FM_buf1_V_29_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_29_ce0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_29_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_29_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_29_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_29_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_29_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_29_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce0;
    end else begin
        FM_buf1_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_29_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_29_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_29_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce1;
    end else begin
        FM_buf1_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_29_d0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_29_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_29_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_29_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_29_d0 = grp_load_and_reorg_fu_3891_buf_out_1_29_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_29_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_29_d0;
    end else begin
        FM_buf1_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_29_we0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_29_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_29_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_29_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_29_we0 = grp_load_and_reorg_fu_3891_buf_out_1_29_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_29_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_29_we0;
    end else begin
        FM_buf1_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_29_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_29_we1;
    end else begin
        FM_buf1_V_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_2_address0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_2_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_2_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_2_address0 = grp_load_and_reorg_fu_3891_buf_out_1_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_2_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_2_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_2_address0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_address0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_address0;
    end else begin
        FM_buf1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_2_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address1;
    end else begin
        FM_buf1_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_2_ce0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_2_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_2_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_2_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_2_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_2_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_2_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_ce0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_ce0;
    end else begin
        FM_buf1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_2_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce1;
    end else begin
        FM_buf1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_2_d0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_2_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_2_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_2_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_2_d0 = grp_load_and_reorg_fu_3891_buf_out_1_2_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_2_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_d0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_d0;
    end else begin
        FM_buf1_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_2_we0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_2_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_2_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_2_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_2_we0 = grp_load_and_reorg_fu_3891_buf_out_1_2_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_2_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_2_we0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_we0;
    end else begin
        FM_buf1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_2_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_2_we1;
    end else begin
        FM_buf1_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_30_address0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_30_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_30_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_30_address0 = grp_load_and_reorg_fu_3891_buf_out_1_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_30_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_30_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_30_address0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address0;
    end else begin
        FM_buf1_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_30_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_30_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_30_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address1;
    end else begin
        FM_buf1_V_30_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_30_ce0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_30_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_30_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_30_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_30_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_30_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_30_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce0;
    end else begin
        FM_buf1_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_30_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_30_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_30_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce1;
    end else begin
        FM_buf1_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_30_d0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_30_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_30_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_30_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_30_d0 = grp_load_and_reorg_fu_3891_buf_out_1_30_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_30_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_30_d0;
    end else begin
        FM_buf1_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_30_we0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_30_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_30_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_30_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_30_we0 = grp_load_and_reorg_fu_3891_buf_out_1_30_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_30_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_30_we0;
    end else begin
        FM_buf1_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_30_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_30_we1;
    end else begin
        FM_buf1_V_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_31_address0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_31_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_31_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_31_address0 = grp_load_and_reorg_fu_3891_buf_out_1_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_31_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_31_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_31_address0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address0;
    end else begin
        FM_buf1_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_31_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_31_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_31_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address1;
    end else begin
        FM_buf1_V_31_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_31_ce0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_31_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_31_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_31_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_31_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_31_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_31_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce0;
    end else begin
        FM_buf1_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_31_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_31_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_31_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce1;
    end else begin
        FM_buf1_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_31_d0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_31_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_31_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_31_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_31_d0 = grp_load_and_reorg_fu_3891_buf_out_1_31_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_31_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_31_d0;
    end else begin
        FM_buf1_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_31_we0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_31_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_31_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_31_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_31_we0 = grp_load_and_reorg_fu_3891_buf_out_1_31_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_31_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_31_we0;
    end else begin
        FM_buf1_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_31_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_31_we1;
    end else begin
        FM_buf1_V_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_3_address0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_3_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_3_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_3_address0 = grp_load_and_reorg_fu_3891_buf_out_1_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_3_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_3_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_3_address0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address0;
    end else begin
        FM_buf1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_3_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_3_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address1;
    end else begin
        FM_buf1_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_3_ce0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_3_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_3_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_3_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_3_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_3_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_3_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce0;
    end else begin
        FM_buf1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_3_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_3_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce1;
    end else begin
        FM_buf1_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_3_d0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_3_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_3_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_3_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_3_d0 = grp_load_and_reorg_fu_3891_buf_out_1_3_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_3_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_3_d0;
    end else begin
        FM_buf1_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_3_we0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_3_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_3_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_3_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_3_we0 = grp_load_and_reorg_fu_3891_buf_out_1_3_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_3_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_3_we0;
    end else begin
        FM_buf1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_3_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_3_we1;
    end else begin
        FM_buf1_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_4_address0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_4_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_4_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_4_address0 = grp_load_and_reorg_fu_3891_buf_out_1_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_4_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_4_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_4_address0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address0;
    end else begin
        FM_buf1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_4_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_4_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address1;
    end else begin
        FM_buf1_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_4_ce0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_4_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_4_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_4_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_4_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_4_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_4_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce0;
    end else begin
        FM_buf1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_4_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_4_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce1;
    end else begin
        FM_buf1_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_4_d0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_4_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_4_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_4_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_4_d0 = grp_load_and_reorg_fu_3891_buf_out_1_4_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_4_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_4_d0;
    end else begin
        FM_buf1_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_4_we0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_4_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_4_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_4_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_4_we0 = grp_load_and_reorg_fu_3891_buf_out_1_4_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_4_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_4_we0;
    end else begin
        FM_buf1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_4_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_4_we1;
    end else begin
        FM_buf1_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_5_address0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_5_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_5_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_5_address0 = grp_load_and_reorg_fu_3891_buf_out_1_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_5_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_5_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_5_address0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address0;
    end else begin
        FM_buf1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_5_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_5_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address1;
    end else begin
        FM_buf1_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_5_ce0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_5_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_5_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_5_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_5_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_5_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_5_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce0;
    end else begin
        FM_buf1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_5_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_5_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce1;
    end else begin
        FM_buf1_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_5_d0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_5_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_5_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_5_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_5_d0 = grp_load_and_reorg_fu_3891_buf_out_1_5_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_5_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_5_d0;
    end else begin
        FM_buf1_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_5_we0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_5_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_5_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_5_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_5_we0 = grp_load_and_reorg_fu_3891_buf_out_1_5_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_5_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_5_we0;
    end else begin
        FM_buf1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_5_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_5_we1;
    end else begin
        FM_buf1_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_6_address0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_6_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_6_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_6_address0 = grp_load_and_reorg_fu_3891_buf_out_1_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_6_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_6_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_6_address0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address0;
    end else begin
        FM_buf1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_6_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_6_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address1;
    end else begin
        FM_buf1_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_6_ce0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_6_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_6_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_6_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_6_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_6_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_6_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce0;
    end else begin
        FM_buf1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_6_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_6_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce1;
    end else begin
        FM_buf1_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_6_d0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_6_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_6_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_6_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_6_d0 = grp_load_and_reorg_fu_3891_buf_out_1_6_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_6_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_6_d0;
    end else begin
        FM_buf1_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_6_we0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_6_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_6_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_6_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_6_we0 = grp_load_and_reorg_fu_3891_buf_out_1_6_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_6_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_6_we0;
    end else begin
        FM_buf1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_6_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_6_we1;
    end else begin
        FM_buf1_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_7_address0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_7_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_7_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_7_address0 = grp_load_and_reorg_fu_3891_buf_out_1_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_7_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_7_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_7_address0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address0;
    end else begin
        FM_buf1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_7_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_7_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address1;
    end else begin
        FM_buf1_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_7_ce0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_7_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_7_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_7_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_7_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_7_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_7_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce0;
    end else begin
        FM_buf1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_7_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_7_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce1;
    end else begin
        FM_buf1_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_7_d0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_7_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_7_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_7_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_7_d0 = grp_load_and_reorg_fu_3891_buf_out_1_7_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_7_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_7_d0;
    end else begin
        FM_buf1_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_7_we0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_7_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_7_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_7_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_7_we0 = grp_load_and_reorg_fu_3891_buf_out_1_7_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_7_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_7_we0;
    end else begin
        FM_buf1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_7_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_7_we1;
    end else begin
        FM_buf1_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_8_address0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_8_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_8_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_8_address0 = grp_load_and_reorg_fu_3891_buf_out_1_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_8_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_8_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_8_address0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address0;
    end else begin
        FM_buf1_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_8_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_8_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_8_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address1;
    end else begin
        FM_buf1_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_8_ce0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_8_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_8_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_8_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_8_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_8_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_8_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce0;
    end else begin
        FM_buf1_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_8_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_8_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_8_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce1;
    end else begin
        FM_buf1_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_8_d0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_8_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_8_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_8_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_8_d0 = grp_load_and_reorg_fu_3891_buf_out_1_8_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_8_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_8_d0;
    end else begin
        FM_buf1_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_8_we0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_8_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_8_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_8_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_8_we0 = grp_load_and_reorg_fu_3891_buf_out_1_8_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_8_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_8_we0;
    end else begin
        FM_buf1_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_8_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_8_we1;
    end else begin
        FM_buf1_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_9_address0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_9_address0 = grp_load_dw2_pool_from_D_fu_4271_buf_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_9_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_9_address0 = grp_load_and_reorg_fu_3891_buf_out_1_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_9_address0 = grp_local_buf_copy_fu_3759_FM_buf1_V_9_address0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_9_address0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address0;
    end else begin
        FM_buf1_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_9_address1 = grp_local_buf_copy_fu_3759_FM_buf1_V_9_address1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_9_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address1;
    end else begin
        FM_buf1_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_9_ce0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_9_ce0 = grp_load_dw2_pool_from_D_fu_4271_buf_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_9_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_9_ce0 = grp_load_and_reorg_fu_3891_buf_out_1_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_9_ce0 = grp_local_buf_copy_fu_3759_FM_buf1_V_9_ce0;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf1_V_9_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce0;
    end else begin
        FM_buf1_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_9_ce1 = grp_local_buf_copy_fu_3759_FM_buf1_V_9_ce1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf1_V_9_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce1;
    end else begin
        FM_buf1_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_9_d0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_9_d0 = grp_load_dw2_pool_from_D_fu_4271_buf_9_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_9_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_9_d0 = grp_load_and_reorg_fu_3891_buf_out_1_9_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_9_d0 = grp_local_buf_copy_fu_3759_FM_buf1_V_9_d0;
    end else begin
        FM_buf1_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state145) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)))) begin
        FM_buf1_V_9_we0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83))) begin
        FM_buf1_V_9_we0 = grp_load_dw2_pool_from_D_fu_4271_buf_9_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        FM_buf1_V_9_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf1_V_9_we0 = grp_load_and_reorg_fu_3891_buf_out_1_9_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_9_we0 = grp_local_buf_copy_fu_3759_FM_buf1_V_9_we0;
    end else begin
        FM_buf1_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf1_V_9_we1 = grp_local_buf_copy_fu_3759_FM_buf1_V_9_we1;
    end else begin
        FM_buf1_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_0_address0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_0_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_0_address0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address0;
    end else begin
        FM_buf2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_0_ce0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_0_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_0_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce0;
    end else begin
        FM_buf2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_0_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce1;
    end else begin
        FM_buf2_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_0_d0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_0_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d0;
    end else begin
        FM_buf2_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_0_we0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_0_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we0;
    end else begin
        FM_buf2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_0_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we1;
    end else begin
        FM_buf2_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_10_address0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_10_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_10_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_10_address0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address0;
    end else begin
        FM_buf2_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_10_ce0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_10_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_10_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce0;
    end else begin
        FM_buf2_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_10_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce1;
    end else begin
        FM_buf2_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_10_d0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_10_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d0;
    end else begin
        FM_buf2_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_10_we0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_10_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we0;
    end else begin
        FM_buf2_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_10_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we1;
    end else begin
        FM_buf2_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_11_address0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_11_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_11_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_11_address0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address0;
    end else begin
        FM_buf2_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_11_ce0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_11_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_11_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce0;
    end else begin
        FM_buf2_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_11_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce1;
    end else begin
        FM_buf2_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_11_d0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_11_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d0;
    end else begin
        FM_buf2_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_11_we0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_11_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we0;
    end else begin
        FM_buf2_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_11_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we1;
    end else begin
        FM_buf2_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_12_address0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_12_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_12_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_12_address0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address0;
    end else begin
        FM_buf2_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_12_ce0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_12_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_12_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_12_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce0;
    end else begin
        FM_buf2_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_12_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce1;
    end else begin
        FM_buf2_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_12_d0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_12_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d0;
    end else begin
        FM_buf2_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_12_we0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_12_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we0;
    end else begin
        FM_buf2_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_12_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we1;
    end else begin
        FM_buf2_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_13_address0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_13_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_13_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_13_address0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address0;
    end else begin
        FM_buf2_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_13_ce0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_13_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_13_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_13_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce0;
    end else begin
        FM_buf2_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_13_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce1;
    end else begin
        FM_buf2_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_13_d0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_13_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d0;
    end else begin
        FM_buf2_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_13_we0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_13_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we0;
    end else begin
        FM_buf2_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_13_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we1;
    end else begin
        FM_buf2_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_14_address0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_14_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_14_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_14_address0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address0;
    end else begin
        FM_buf2_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_14_ce0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_14_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_14_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_14_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce0;
    end else begin
        FM_buf2_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_14_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce1;
    end else begin
        FM_buf2_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_14_d0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_14_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d0;
    end else begin
        FM_buf2_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_14_we0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_14_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we0;
    end else begin
        FM_buf2_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_14_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we1;
    end else begin
        FM_buf2_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_15_address0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_15_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_15_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_15_address0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address0;
    end else begin
        FM_buf2_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_15_ce0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_15_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_15_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_15_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce0;
    end else begin
        FM_buf2_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_15_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce1;
    end else begin
        FM_buf2_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_15_d0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_15_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d0;
    end else begin
        FM_buf2_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_15_we0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_15_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we0;
    end else begin
        FM_buf2_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_15_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we1;
    end else begin
        FM_buf2_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_16_address0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_16_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_16_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_16_address0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address0;
    end else begin
        FM_buf2_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_16_ce0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_16_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_16_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_16_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce0;
    end else begin
        FM_buf2_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_16_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce1;
    end else begin
        FM_buf2_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_16_d0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_16_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d0;
    end else begin
        FM_buf2_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_16_we0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_16_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we0;
    end else begin
        FM_buf2_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_16_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we1;
    end else begin
        FM_buf2_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_17_address0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_17_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_17_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_17_address0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address0;
    end else begin
        FM_buf2_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_17_ce0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_17_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_17_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_17_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce0;
    end else begin
        FM_buf2_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_17_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce1;
    end else begin
        FM_buf2_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_17_d0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_17_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d0;
    end else begin
        FM_buf2_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_17_we0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_17_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we0;
    end else begin
        FM_buf2_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_17_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we1;
    end else begin
        FM_buf2_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_18_address0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_18_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_18_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_18_address0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address0;
    end else begin
        FM_buf2_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_18_ce0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_18_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_18_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce0;
    end else begin
        FM_buf2_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_18_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce1;
    end else begin
        FM_buf2_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_18_d0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_18_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d0;
    end else begin
        FM_buf2_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_18_we0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_18_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we0;
    end else begin
        FM_buf2_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_18_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we1;
    end else begin
        FM_buf2_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_19_address0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_19_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_19_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_19_address0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address0;
    end else begin
        FM_buf2_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_19_ce0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_19_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_19_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_19_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce0;
    end else begin
        FM_buf2_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_19_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce1;
    end else begin
        FM_buf2_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_19_d0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_19_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d0;
    end else begin
        FM_buf2_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_19_we0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_19_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we0;
    end else begin
        FM_buf2_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_19_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we1;
    end else begin
        FM_buf2_V_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_1_address0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_1_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_1_address0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address0;
    end else begin
        FM_buf2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_1_ce0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_1_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_1_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce0;
    end else begin
        FM_buf2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_1_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce1;
    end else begin
        FM_buf2_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_1_d0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_1_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d0;
    end else begin
        FM_buf2_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_1_we0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_1_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we0;
    end else begin
        FM_buf2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_1_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we1;
    end else begin
        FM_buf2_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_20_address0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_20_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_20_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_20_address0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address0;
    end else begin
        FM_buf2_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_20_ce0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_20_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_20_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_20_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce0;
    end else begin
        FM_buf2_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_20_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce1;
    end else begin
        FM_buf2_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_20_d0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_20_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d0;
    end else begin
        FM_buf2_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_20_we0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_20_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we0;
    end else begin
        FM_buf2_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_20_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we1;
    end else begin
        FM_buf2_V_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_21_address0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_21_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_21_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_21_address0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address0;
    end else begin
        FM_buf2_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_21_ce0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_21_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_21_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_21_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce0;
    end else begin
        FM_buf2_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_21_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce1;
    end else begin
        FM_buf2_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_21_d0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_21_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d0;
    end else begin
        FM_buf2_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_21_we0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_21_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we0;
    end else begin
        FM_buf2_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_21_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we1;
    end else begin
        FM_buf2_V_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_22_address0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_22_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_22_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_22_address0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address0;
    end else begin
        FM_buf2_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_22_ce0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_22_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_22_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_22_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce0;
    end else begin
        FM_buf2_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_22_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce1;
    end else begin
        FM_buf2_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_22_d0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_22_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d0;
    end else begin
        FM_buf2_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_22_we0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_22_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we0;
    end else begin
        FM_buf2_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_22_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we1;
    end else begin
        FM_buf2_V_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_23_address0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_23_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_23_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_23_address0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address0;
    end else begin
        FM_buf2_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_23_ce0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_23_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_23_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_23_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce0;
    end else begin
        FM_buf2_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_23_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce1;
    end else begin
        FM_buf2_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_23_d0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_23_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d0;
    end else begin
        FM_buf2_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_23_we0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_23_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we0;
    end else begin
        FM_buf2_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_23_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we1;
    end else begin
        FM_buf2_V_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_24_address0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_24_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_24_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_24_address0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address0;
    end else begin
        FM_buf2_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_24_ce0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_24_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_24_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_24_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce0;
    end else begin
        FM_buf2_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_24_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce1;
    end else begin
        FM_buf2_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_24_d0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_24_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d0;
    end else begin
        FM_buf2_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_24_we0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_24_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we0;
    end else begin
        FM_buf2_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_24_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we1;
    end else begin
        FM_buf2_V_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_25_address0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_25_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_25_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_25_address0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address0;
    end else begin
        FM_buf2_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_25_ce0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_25_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_25_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_25_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce0;
    end else begin
        FM_buf2_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_25_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce1;
    end else begin
        FM_buf2_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_25_d0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_25_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d0;
    end else begin
        FM_buf2_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_25_we0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_25_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we0;
    end else begin
        FM_buf2_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_25_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we1;
    end else begin
        FM_buf2_V_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_26_address0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_26_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_26_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_26_address0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address0;
    end else begin
        FM_buf2_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_26_ce0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_26_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_26_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_26_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce0;
    end else begin
        FM_buf2_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_26_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce1;
    end else begin
        FM_buf2_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_26_d0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_26_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d0;
    end else begin
        FM_buf2_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_26_we0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_26_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we0;
    end else begin
        FM_buf2_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_26_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we1;
    end else begin
        FM_buf2_V_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_27_address0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_27_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_27_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_27_address0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address0;
    end else begin
        FM_buf2_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_27_ce0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_27_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_27_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_27_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce0;
    end else begin
        FM_buf2_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_27_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce1;
    end else begin
        FM_buf2_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_27_d0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_27_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d0;
    end else begin
        FM_buf2_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_27_we0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_27_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we0;
    end else begin
        FM_buf2_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_27_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we1;
    end else begin
        FM_buf2_V_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_28_address0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_28_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_28_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_28_address0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address0;
    end else begin
        FM_buf2_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_28_ce0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_28_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_28_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_28_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce0;
    end else begin
        FM_buf2_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_28_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce1;
    end else begin
        FM_buf2_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_28_d0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_28_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d0;
    end else begin
        FM_buf2_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_28_we0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_28_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we0;
    end else begin
        FM_buf2_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_28_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we1;
    end else begin
        FM_buf2_V_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_29_address0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_29_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_29_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_29_address0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address0;
    end else begin
        FM_buf2_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_29_ce0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_29_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_29_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_29_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce0;
    end else begin
        FM_buf2_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_29_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce1;
    end else begin
        FM_buf2_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_29_d0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_29_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d0;
    end else begin
        FM_buf2_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_29_we0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_29_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we0;
    end else begin
        FM_buf2_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_29_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we1;
    end else begin
        FM_buf2_V_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_2_address0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_2_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_2_address0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address0;
    end else begin
        FM_buf2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_2_ce0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_2_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_2_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce0;
    end else begin
        FM_buf2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_2_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce1;
    end else begin
        FM_buf2_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_2_d0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_2_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d0;
    end else begin
        FM_buf2_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_2_we0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_2_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we0;
    end else begin
        FM_buf2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_2_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we1;
    end else begin
        FM_buf2_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_30_address0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_30_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_30_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_30_address0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address0;
    end else begin
        FM_buf2_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_30_ce0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_30_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_30_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_30_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce0;
    end else begin
        FM_buf2_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_30_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce1;
    end else begin
        FM_buf2_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_30_d0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_30_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d0;
    end else begin
        FM_buf2_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_30_we0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_30_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we0;
    end else begin
        FM_buf2_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_30_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we1;
    end else begin
        FM_buf2_V_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_31_address0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_31_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_31_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_31_address0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address0;
    end else begin
        FM_buf2_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_31_ce0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_31_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_31_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_31_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce0;
    end else begin
        FM_buf2_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_31_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce1;
    end else begin
        FM_buf2_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_31_d0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_31_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d0;
    end else begin
        FM_buf2_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_31_we0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_31_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we0;
    end else begin
        FM_buf2_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_31_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we1;
    end else begin
        FM_buf2_V_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_3_address0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_3_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_3_address0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address0;
    end else begin
        FM_buf2_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_3_ce0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_3_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_3_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce0;
    end else begin
        FM_buf2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_3_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce1;
    end else begin
        FM_buf2_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_3_d0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_3_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d0;
    end else begin
        FM_buf2_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_3_we0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_3_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we0;
    end else begin
        FM_buf2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_3_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we1;
    end else begin
        FM_buf2_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_4_address0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_4_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_4_address0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address0;
    end else begin
        FM_buf2_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_4_ce0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_4_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_4_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce0;
    end else begin
        FM_buf2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_4_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce1;
    end else begin
        FM_buf2_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_4_d0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_4_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d0;
    end else begin
        FM_buf2_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_4_we0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_4_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we0;
    end else begin
        FM_buf2_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_4_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we1;
    end else begin
        FM_buf2_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_5_address0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_5_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_5_address0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address0;
    end else begin
        FM_buf2_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_5_ce0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_5_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_5_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce0;
    end else begin
        FM_buf2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_5_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce1;
    end else begin
        FM_buf2_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_5_d0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_5_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d0;
    end else begin
        FM_buf2_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_5_we0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_5_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we0;
    end else begin
        FM_buf2_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_5_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we1;
    end else begin
        FM_buf2_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_6_address0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_6_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_6_address0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address0;
    end else begin
        FM_buf2_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_6_ce0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_6_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_6_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce0;
    end else begin
        FM_buf2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_6_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce1;
    end else begin
        FM_buf2_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_6_d0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_6_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d0;
    end else begin
        FM_buf2_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_6_we0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_6_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we0;
    end else begin
        FM_buf2_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_6_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we1;
    end else begin
        FM_buf2_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_7_address0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_7_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_7_address0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address0;
    end else begin
        FM_buf2_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_7_ce0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_7_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_7_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce0;
    end else begin
        FM_buf2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_7_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce1;
    end else begin
        FM_buf2_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_7_d0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_7_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d0;
    end else begin
        FM_buf2_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_7_we0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_7_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we0;
    end else begin
        FM_buf2_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_7_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we1;
    end else begin
        FM_buf2_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_8_address0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_8_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_8_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_8_address0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address0;
    end else begin
        FM_buf2_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_8_ce0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_8_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_8_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce0;
    end else begin
        FM_buf2_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_8_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce1;
    end else begin
        FM_buf2_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_8_d0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_8_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d0;
    end else begin
        FM_buf2_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_8_we0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_8_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we0;
    end else begin
        FM_buf2_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_8_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we1;
    end else begin
        FM_buf2_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_9_address0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_9_address0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_9_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_9_address0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address0;
    end else begin
        FM_buf2_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_9_ce0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state251) | (1'b1 == ap_CS_fsm_state196) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212))) begin
        FM_buf2_V_9_ce0 = grp_relu_copy_buf_to_DDR_fu_3687_FM_buf2_V_9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_9_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce0;
    end else begin
        FM_buf2_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_9_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce1;
    end else begin
        FM_buf2_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_9_d0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_9_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d0;
    end else begin
        FM_buf2_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf2_V_9_we0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_9_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we0;
    end else begin
        FM_buf2_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf2_V_9_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we1;
    end else begin
        FM_buf2_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_0_address0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_0_address0 = grp_load_and_reorg_fu_3891_buf_out_2_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_0_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_0_address0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_0_address0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_address0;
    end else begin
        FM_buf3_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_0_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_0_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address1;
    end else begin
        FM_buf3_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_0_ce0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_0_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_0_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_0_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_0_ce0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_ce0;
    end else begin
        FM_buf3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_0_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_0_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce1;
    end else begin
        FM_buf3_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_0_d0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_0_d0 = grp_load_and_reorg_fu_3891_buf_out_2_0_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_0_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_0_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_0_d0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_d0;
    end else begin
        FM_buf3_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_0_we0 = grp_load_buf_from_DDR_fu_4356_dest_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_0_we0 = grp_load_and_reorg_fu_3891_buf_out_2_0_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_0_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_0_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_0_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_0_we0 = grp_load_image_chunk_nor_fu_1590_img_buf_0_V_we0;
    end else begin
        FM_buf3_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_0_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we1;
    end else begin
        FM_buf3_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_10_address0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_10_address0 = grp_load_and_reorg_fu_3891_buf_out_2_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_10_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_10_address0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address0;
    end else begin
        FM_buf3_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_10_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_10_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address1;
    end else begin
        FM_buf3_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_10_ce0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_10_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_10_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_10_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce0;
    end else begin
        FM_buf3_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_10_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_10_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce1;
    end else begin
        FM_buf3_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_10_d0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_10_d0 = grp_load_and_reorg_fu_3891_buf_out_2_10_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_10_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_10_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d0;
    end else begin
        FM_buf3_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_10_we0 = grp_load_buf_from_DDR_fu_4356_dest_10_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_10_we0 = grp_load_and_reorg_fu_3891_buf_out_2_10_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_10_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_10_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_10_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we0;
    end else begin
        FM_buf3_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_10_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we1;
    end else begin
        FM_buf3_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_11_address0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_11_address0 = grp_load_and_reorg_fu_3891_buf_out_2_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_11_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_11_address0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address0;
    end else begin
        FM_buf3_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_11_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_11_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address1;
    end else begin
        FM_buf3_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_11_ce0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_11_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_11_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_11_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce0;
    end else begin
        FM_buf3_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_11_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_11_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce1;
    end else begin
        FM_buf3_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_11_d0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_11_d0 = grp_load_and_reorg_fu_3891_buf_out_2_11_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_11_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_11_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d0;
    end else begin
        FM_buf3_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_11_we0 = grp_load_buf_from_DDR_fu_4356_dest_11_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_11_we0 = grp_load_and_reorg_fu_3891_buf_out_2_11_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_11_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_11_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_11_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we0;
    end else begin
        FM_buf3_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_11_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we1;
    end else begin
        FM_buf3_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_12_address0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_12_address0 = grp_load_and_reorg_fu_3891_buf_out_2_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_12_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_12_address0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address0;
    end else begin
        FM_buf3_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_12_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_12_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address1;
    end else begin
        FM_buf3_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_12_ce0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_12_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_12_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_12_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce0;
    end else begin
        FM_buf3_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_12_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_12_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce1;
    end else begin
        FM_buf3_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_12_d0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_12_d0 = grp_load_and_reorg_fu_3891_buf_out_2_12_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_12_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_12_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d0;
    end else begin
        FM_buf3_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_12_we0 = grp_load_buf_from_DDR_fu_4356_dest_12_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_12_we0 = grp_load_and_reorg_fu_3891_buf_out_2_12_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_12_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_12_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_12_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we0;
    end else begin
        FM_buf3_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_12_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we1;
    end else begin
        FM_buf3_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_13_address0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_13_address0 = grp_load_and_reorg_fu_3891_buf_out_2_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_13_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_13_address0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address0;
    end else begin
        FM_buf3_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_13_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_13_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address1;
    end else begin
        FM_buf3_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_13_ce0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_13_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_13_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_13_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce0;
    end else begin
        FM_buf3_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_13_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_13_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce1;
    end else begin
        FM_buf3_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_13_d0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_13_d0 = grp_load_and_reorg_fu_3891_buf_out_2_13_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_13_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_13_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d0;
    end else begin
        FM_buf3_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_13_we0 = grp_load_buf_from_DDR_fu_4356_dest_13_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_13_we0 = grp_load_and_reorg_fu_3891_buf_out_2_13_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_13_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_13_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_13_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we0;
    end else begin
        FM_buf3_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_13_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we1;
    end else begin
        FM_buf3_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_14_address0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_14_address0 = grp_load_and_reorg_fu_3891_buf_out_2_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_14_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_14_address0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address0;
    end else begin
        FM_buf3_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_14_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_14_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address1;
    end else begin
        FM_buf3_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_14_ce0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_14_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_14_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_14_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce0;
    end else begin
        FM_buf3_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_14_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_14_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce1;
    end else begin
        FM_buf3_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_14_d0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_14_d0 = grp_load_and_reorg_fu_3891_buf_out_2_14_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_14_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_14_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d0;
    end else begin
        FM_buf3_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_14_we0 = grp_load_buf_from_DDR_fu_4356_dest_14_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_14_we0 = grp_load_and_reorg_fu_3891_buf_out_2_14_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_14_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_14_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_14_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we0;
    end else begin
        FM_buf3_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_14_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we1;
    end else begin
        FM_buf3_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_15_address0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_15_address0 = grp_load_and_reorg_fu_3891_buf_out_2_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_15_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_15_address0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address0;
    end else begin
        FM_buf3_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_15_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_15_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address1;
    end else begin
        FM_buf3_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_15_ce0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_15_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_15_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_15_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce0;
    end else begin
        FM_buf3_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_15_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_15_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce1;
    end else begin
        FM_buf3_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_15_d0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_15_d0 = grp_load_and_reorg_fu_3891_buf_out_2_15_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_15_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_15_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d0;
    end else begin
        FM_buf3_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_15_we0 = grp_load_buf_from_DDR_fu_4356_dest_15_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_15_we0 = grp_load_and_reorg_fu_3891_buf_out_2_15_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_15_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_15_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_15_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we0;
    end else begin
        FM_buf3_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_15_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we1;
    end else begin
        FM_buf3_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_16_address0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_16_address0 = grp_load_and_reorg_fu_3891_buf_out_2_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_16_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_16_address0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address0;
    end else begin
        FM_buf3_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_16_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_16_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address1;
    end else begin
        FM_buf3_V_16_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_16_ce0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_16_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_16_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_16_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce0;
    end else begin
        FM_buf3_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_16_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_16_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce1;
    end else begin
        FM_buf3_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_16_d0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_16_d0 = grp_load_and_reorg_fu_3891_buf_out_2_16_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_16_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_16_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d0;
    end else begin
        FM_buf3_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_16_we0 = grp_load_buf_from_DDR_fu_4356_dest_16_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_16_we0 = grp_load_and_reorg_fu_3891_buf_out_2_16_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_16_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_16_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_16_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we0;
    end else begin
        FM_buf3_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_16_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we1;
    end else begin
        FM_buf3_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_17_address0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_17_address0 = grp_load_and_reorg_fu_3891_buf_out_2_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_17_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_17_address0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address0;
    end else begin
        FM_buf3_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_17_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_17_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address1;
    end else begin
        FM_buf3_V_17_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_17_ce0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_17_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_17_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_17_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce0;
    end else begin
        FM_buf3_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_17_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_17_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce1;
    end else begin
        FM_buf3_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_17_d0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_17_d0 = grp_load_and_reorg_fu_3891_buf_out_2_17_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_17_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_17_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d0;
    end else begin
        FM_buf3_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_17_we0 = grp_load_buf_from_DDR_fu_4356_dest_17_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_17_we0 = grp_load_and_reorg_fu_3891_buf_out_2_17_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_17_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_17_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_17_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we0;
    end else begin
        FM_buf3_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_17_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we1;
    end else begin
        FM_buf3_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_18_address0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_18_address0 = grp_load_and_reorg_fu_3891_buf_out_2_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_18_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_18_address0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address0;
    end else begin
        FM_buf3_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_18_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_18_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address1;
    end else begin
        FM_buf3_V_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_18_ce0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_18_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_18_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_18_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce0;
    end else begin
        FM_buf3_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_18_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_18_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce1;
    end else begin
        FM_buf3_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_18_d0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_18_d0 = grp_load_and_reorg_fu_3891_buf_out_2_18_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_18_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_18_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d0;
    end else begin
        FM_buf3_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_18_we0 = grp_load_buf_from_DDR_fu_4356_dest_18_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_18_we0 = grp_load_and_reorg_fu_3891_buf_out_2_18_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_18_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_18_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_18_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we0;
    end else begin
        FM_buf3_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_18_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we1;
    end else begin
        FM_buf3_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_19_address0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_19_address0 = grp_load_and_reorg_fu_3891_buf_out_2_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_19_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_19_address0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address0;
    end else begin
        FM_buf3_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_19_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_19_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address1;
    end else begin
        FM_buf3_V_19_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_19_ce0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_19_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_19_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_19_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce0;
    end else begin
        FM_buf3_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_19_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_19_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce1;
    end else begin
        FM_buf3_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_19_d0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_19_d0 = grp_load_and_reorg_fu_3891_buf_out_2_19_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_19_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_19_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d0;
    end else begin
        FM_buf3_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_19_we0 = grp_load_buf_from_DDR_fu_4356_dest_19_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_19_we0 = grp_load_and_reorg_fu_3891_buf_out_2_19_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_19_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_19_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_19_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we0;
    end else begin
        FM_buf3_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_19_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we1;
    end else begin
        FM_buf3_V_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_1_address0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_1_address0 = grp_load_and_reorg_fu_3891_buf_out_2_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_1_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_1_address0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_1_address0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_address0;
    end else begin
        FM_buf3_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_1_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_1_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address1;
    end else begin
        FM_buf3_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_1_ce0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_1_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_1_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_1_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_1_ce0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_ce0;
    end else begin
        FM_buf3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_1_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_1_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce1;
    end else begin
        FM_buf3_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_1_d0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_1_d0 = grp_load_and_reorg_fu_3891_buf_out_2_1_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_1_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_1_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_1_d0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_d0;
    end else begin
        FM_buf3_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_1_we0 = grp_load_buf_from_DDR_fu_4356_dest_1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_1_we0 = grp_load_and_reorg_fu_3891_buf_out_2_1_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_1_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_1_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_1_we0 = grp_load_image_chunk_nor_fu_1590_img_buf_1_V_we0;
    end else begin
        FM_buf3_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_1_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we1;
    end else begin
        FM_buf3_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_20_address0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_20_address0 = grp_load_and_reorg_fu_3891_buf_out_2_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_20_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_20_address0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address0;
    end else begin
        FM_buf3_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_20_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_20_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address1;
    end else begin
        FM_buf3_V_20_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_20_ce0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_20_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_20_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_20_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce0;
    end else begin
        FM_buf3_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_20_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_20_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce1;
    end else begin
        FM_buf3_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_20_d0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_20_d0 = grp_load_and_reorg_fu_3891_buf_out_2_20_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_20_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_20_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d0;
    end else begin
        FM_buf3_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_20_we0 = grp_load_buf_from_DDR_fu_4356_dest_20_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_20_we0 = grp_load_and_reorg_fu_3891_buf_out_2_20_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_20_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_20_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_20_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we0;
    end else begin
        FM_buf3_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_20_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we1;
    end else begin
        FM_buf3_V_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_21_address0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_21_address0 = grp_load_and_reorg_fu_3891_buf_out_2_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_21_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_21_address0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address0;
    end else begin
        FM_buf3_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_21_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_21_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address1;
    end else begin
        FM_buf3_V_21_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_21_ce0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_21_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_21_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_21_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce0;
    end else begin
        FM_buf3_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_21_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_21_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce1;
    end else begin
        FM_buf3_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_21_d0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_21_d0 = grp_load_and_reorg_fu_3891_buf_out_2_21_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_21_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_21_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d0;
    end else begin
        FM_buf3_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_21_we0 = grp_load_buf_from_DDR_fu_4356_dest_21_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_21_we0 = grp_load_and_reorg_fu_3891_buf_out_2_21_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_21_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_21_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_21_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we0;
    end else begin
        FM_buf3_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_21_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we1;
    end else begin
        FM_buf3_V_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_22_address0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_22_address0 = grp_load_and_reorg_fu_3891_buf_out_2_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_22_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_22_address0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address0;
    end else begin
        FM_buf3_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_22_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_22_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address1;
    end else begin
        FM_buf3_V_22_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_22_ce0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_22_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_22_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_22_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce0;
    end else begin
        FM_buf3_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_22_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_22_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce1;
    end else begin
        FM_buf3_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_22_d0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_22_d0 = grp_load_and_reorg_fu_3891_buf_out_2_22_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_22_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_22_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d0;
    end else begin
        FM_buf3_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_22_we0 = grp_load_buf_from_DDR_fu_4356_dest_22_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_22_we0 = grp_load_and_reorg_fu_3891_buf_out_2_22_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_22_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_22_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_22_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we0;
    end else begin
        FM_buf3_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_22_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we1;
    end else begin
        FM_buf3_V_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_23_address0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_23_address0 = grp_load_and_reorg_fu_3891_buf_out_2_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_23_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_23_address0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address0;
    end else begin
        FM_buf3_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_23_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_23_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address1;
    end else begin
        FM_buf3_V_23_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_23_ce0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_23_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_23_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_23_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce0;
    end else begin
        FM_buf3_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_23_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_23_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce1;
    end else begin
        FM_buf3_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_23_d0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_23_d0 = grp_load_and_reorg_fu_3891_buf_out_2_23_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_23_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_23_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d0;
    end else begin
        FM_buf3_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_23_we0 = grp_load_buf_from_DDR_fu_4356_dest_23_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_23_we0 = grp_load_and_reorg_fu_3891_buf_out_2_23_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_23_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_23_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_23_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we0;
    end else begin
        FM_buf3_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_23_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we1;
    end else begin
        FM_buf3_V_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_24_address0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_24_address0 = grp_load_and_reorg_fu_3891_buf_out_2_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_24_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_24_address0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address0;
    end else begin
        FM_buf3_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_24_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_24_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address1;
    end else begin
        FM_buf3_V_24_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_24_ce0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_24_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_24_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_24_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce0;
    end else begin
        FM_buf3_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_24_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_24_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce1;
    end else begin
        FM_buf3_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_24_d0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_24_d0 = grp_load_and_reorg_fu_3891_buf_out_2_24_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_24_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_24_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d0;
    end else begin
        FM_buf3_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_24_we0 = grp_load_buf_from_DDR_fu_4356_dest_24_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_24_we0 = grp_load_and_reorg_fu_3891_buf_out_2_24_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_24_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_24_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_24_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we0;
    end else begin
        FM_buf3_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_24_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we1;
    end else begin
        FM_buf3_V_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_25_address0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_25_address0 = grp_load_and_reorg_fu_3891_buf_out_2_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_25_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_25_address0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address0;
    end else begin
        FM_buf3_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_25_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_25_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address1;
    end else begin
        FM_buf3_V_25_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_25_ce0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_25_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_25_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_25_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce0;
    end else begin
        FM_buf3_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_25_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_25_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce1;
    end else begin
        FM_buf3_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_25_d0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_25_d0 = grp_load_and_reorg_fu_3891_buf_out_2_25_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_25_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_25_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d0;
    end else begin
        FM_buf3_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_25_we0 = grp_load_buf_from_DDR_fu_4356_dest_25_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_25_we0 = grp_load_and_reorg_fu_3891_buf_out_2_25_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_25_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_25_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_25_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we0;
    end else begin
        FM_buf3_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_25_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we1;
    end else begin
        FM_buf3_V_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_26_address0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_26_address0 = grp_load_and_reorg_fu_3891_buf_out_2_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_26_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_26_address0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address0;
    end else begin
        FM_buf3_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_26_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_26_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address1;
    end else begin
        FM_buf3_V_26_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_26_ce0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_26_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_26_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_26_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce0;
    end else begin
        FM_buf3_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_26_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_26_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce1;
    end else begin
        FM_buf3_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_26_d0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_26_d0 = grp_load_and_reorg_fu_3891_buf_out_2_26_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_26_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_26_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d0;
    end else begin
        FM_buf3_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_26_we0 = grp_load_buf_from_DDR_fu_4356_dest_26_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_26_we0 = grp_load_and_reorg_fu_3891_buf_out_2_26_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_26_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_26_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_26_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we0;
    end else begin
        FM_buf3_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_26_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we1;
    end else begin
        FM_buf3_V_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_27_address0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_27_address0 = grp_load_and_reorg_fu_3891_buf_out_2_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_27_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_27_address0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address0;
    end else begin
        FM_buf3_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_27_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_27_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address1;
    end else begin
        FM_buf3_V_27_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_27_ce0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_27_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_27_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_27_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce0;
    end else begin
        FM_buf3_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_27_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_27_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce1;
    end else begin
        FM_buf3_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_27_d0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_27_d0 = grp_load_and_reorg_fu_3891_buf_out_2_27_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_27_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_27_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d0;
    end else begin
        FM_buf3_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_27_we0 = grp_load_buf_from_DDR_fu_4356_dest_27_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_27_we0 = grp_load_and_reorg_fu_3891_buf_out_2_27_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_27_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_27_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_27_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we0;
    end else begin
        FM_buf3_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_27_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we1;
    end else begin
        FM_buf3_V_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_28_address0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_28_address0 = grp_load_and_reorg_fu_3891_buf_out_2_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_28_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_28_address0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address0;
    end else begin
        FM_buf3_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_28_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_28_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address1;
    end else begin
        FM_buf3_V_28_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_28_ce0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_28_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_28_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_28_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce0;
    end else begin
        FM_buf3_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_28_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_28_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce1;
    end else begin
        FM_buf3_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_28_d0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_28_d0 = grp_load_and_reorg_fu_3891_buf_out_2_28_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_28_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_28_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d0;
    end else begin
        FM_buf3_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_28_we0 = grp_load_buf_from_DDR_fu_4356_dest_28_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_28_we0 = grp_load_and_reorg_fu_3891_buf_out_2_28_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_28_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_28_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_28_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we0;
    end else begin
        FM_buf3_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_28_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we1;
    end else begin
        FM_buf3_V_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_29_address0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_29_address0 = grp_load_and_reorg_fu_3891_buf_out_2_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_29_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_29_address0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address0;
    end else begin
        FM_buf3_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_29_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_29_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address1;
    end else begin
        FM_buf3_V_29_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_29_ce0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_29_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_29_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_29_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce0;
    end else begin
        FM_buf3_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_29_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_29_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce1;
    end else begin
        FM_buf3_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_29_d0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_29_d0 = grp_load_and_reorg_fu_3891_buf_out_2_29_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_29_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_29_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d0;
    end else begin
        FM_buf3_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_29_we0 = grp_load_buf_from_DDR_fu_4356_dest_29_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_29_we0 = grp_load_and_reorg_fu_3891_buf_out_2_29_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_29_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_29_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_29_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we0;
    end else begin
        FM_buf3_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_29_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we1;
    end else begin
        FM_buf3_V_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_2_address0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_2_address0 = grp_load_and_reorg_fu_3891_buf_out_2_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_2_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_2_address0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_2_address0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_address0;
    end else begin
        FM_buf3_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_2_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_2_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address1;
    end else begin
        FM_buf3_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_2_ce0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_2_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_2_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_2_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_2_ce0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_ce0;
    end else begin
        FM_buf3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_2_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_2_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce1;
    end else begin
        FM_buf3_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_2_d0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_2_d0 = grp_load_and_reorg_fu_3891_buf_out_2_2_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_2_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_2_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_2_d0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_d0;
    end else begin
        FM_buf3_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_2_we0 = grp_load_buf_from_DDR_fu_4356_dest_2_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_2_we0 = grp_load_and_reorg_fu_3891_buf_out_2_2_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_2_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_2_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we0;
    end else if (((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        FM_buf3_V_2_we0 = grp_load_image_chunk_nor_fu_1590_img_buf_2_V_we0;
    end else begin
        FM_buf3_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_2_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we1;
    end else begin
        FM_buf3_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_30_address0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_30_address0 = grp_load_and_reorg_fu_3891_buf_out_2_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_30_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_30_address0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address0;
    end else begin
        FM_buf3_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_30_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_30_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address1;
    end else begin
        FM_buf3_V_30_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_30_ce0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_30_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_30_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_30_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce0;
    end else begin
        FM_buf3_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_30_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_30_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce1;
    end else begin
        FM_buf3_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_30_d0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_30_d0 = grp_load_and_reorg_fu_3891_buf_out_2_30_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_30_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_30_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d0;
    end else begin
        FM_buf3_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_30_we0 = grp_load_buf_from_DDR_fu_4356_dest_30_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_30_we0 = grp_load_and_reorg_fu_3891_buf_out_2_30_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_30_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_30_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_30_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we0;
    end else begin
        FM_buf3_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_30_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we1;
    end else begin
        FM_buf3_V_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_31_address0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_31_address0 = grp_load_and_reorg_fu_3891_buf_out_2_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_31_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_31_address0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address0;
    end else begin
        FM_buf3_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_31_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_31_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address1;
    end else begin
        FM_buf3_V_31_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_31_ce0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_31_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_31_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_31_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce0;
    end else begin
        FM_buf3_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_31_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_31_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce1;
    end else begin
        FM_buf3_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_31_d0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_31_d0 = grp_load_and_reorg_fu_3891_buf_out_2_31_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_31_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_31_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d0;
    end else begin
        FM_buf3_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_31_we0 = grp_load_buf_from_DDR_fu_4356_dest_31_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_31_we0 = grp_load_and_reorg_fu_3891_buf_out_2_31_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_31_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_31_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_31_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we0;
    end else begin
        FM_buf3_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_31_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we1;
    end else begin
        FM_buf3_V_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_3_address0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_3_address0 = grp_load_and_reorg_fu_3891_buf_out_2_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_3_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_3_address0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address0;
    end else begin
        FM_buf3_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_3_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_3_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address1;
    end else begin
        FM_buf3_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_3_ce0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_3_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_3_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_3_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce0;
    end else begin
        FM_buf3_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_3_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_3_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce1;
    end else begin
        FM_buf3_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_3_d0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_3_d0 = grp_load_and_reorg_fu_3891_buf_out_2_3_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_3_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_3_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d0;
    end else begin
        FM_buf3_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_3_we0 = grp_load_buf_from_DDR_fu_4356_dest_3_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_3_we0 = grp_load_and_reorg_fu_3891_buf_out_2_3_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_3_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_3_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we0;
    end else begin
        FM_buf3_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_3_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we1;
    end else begin
        FM_buf3_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_4_address0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_4_address0 = grp_load_and_reorg_fu_3891_buf_out_2_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_4_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_4_address0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address0;
    end else begin
        FM_buf3_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_4_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_4_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address1;
    end else begin
        FM_buf3_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_4_ce0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_4_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_4_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_4_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce0;
    end else begin
        FM_buf3_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_4_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_4_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce1;
    end else begin
        FM_buf3_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_4_d0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_4_d0 = grp_load_and_reorg_fu_3891_buf_out_2_4_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_4_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_4_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d0;
    end else begin
        FM_buf3_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_4_we0 = grp_load_buf_from_DDR_fu_4356_dest_4_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_4_we0 = grp_load_and_reorg_fu_3891_buf_out_2_4_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_4_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_4_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we0;
    end else begin
        FM_buf3_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_4_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we1;
    end else begin
        FM_buf3_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_5_address0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_5_address0 = grp_load_and_reorg_fu_3891_buf_out_2_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_5_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_5_address0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address0;
    end else begin
        FM_buf3_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_5_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_5_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address1;
    end else begin
        FM_buf3_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_5_ce0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_5_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_5_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_5_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce0;
    end else begin
        FM_buf3_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_5_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_5_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce1;
    end else begin
        FM_buf3_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_5_d0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_5_d0 = grp_load_and_reorg_fu_3891_buf_out_2_5_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_5_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_5_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d0;
    end else begin
        FM_buf3_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_5_we0 = grp_load_buf_from_DDR_fu_4356_dest_5_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_5_we0 = grp_load_and_reorg_fu_3891_buf_out_2_5_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_5_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_5_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we0;
    end else begin
        FM_buf3_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_5_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we1;
    end else begin
        FM_buf3_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_6_address0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_6_address0 = grp_load_and_reorg_fu_3891_buf_out_2_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_6_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_6_address0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address0;
    end else begin
        FM_buf3_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_6_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_6_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address1;
    end else begin
        FM_buf3_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_6_ce0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_6_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_6_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_6_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce0;
    end else begin
        FM_buf3_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_6_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_6_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce1;
    end else begin
        FM_buf3_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_6_d0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_6_d0 = grp_load_and_reorg_fu_3891_buf_out_2_6_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_6_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_6_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d0;
    end else begin
        FM_buf3_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_6_we0 = grp_load_buf_from_DDR_fu_4356_dest_6_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_6_we0 = grp_load_and_reorg_fu_3891_buf_out_2_6_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_6_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_6_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we0;
    end else begin
        FM_buf3_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_6_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we1;
    end else begin
        FM_buf3_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_7_address0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_7_address0 = grp_load_and_reorg_fu_3891_buf_out_2_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_7_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_7_address0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address0;
    end else begin
        FM_buf3_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_7_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_7_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address1;
    end else begin
        FM_buf3_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_7_ce0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_7_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_7_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_7_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce0;
    end else begin
        FM_buf3_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_7_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_7_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce1;
    end else begin
        FM_buf3_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_7_d0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_7_d0 = grp_load_and_reorg_fu_3891_buf_out_2_7_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_7_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_7_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d0;
    end else begin
        FM_buf3_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_7_we0 = grp_load_buf_from_DDR_fu_4356_dest_7_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_7_we0 = grp_load_and_reorg_fu_3891_buf_out_2_7_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_7_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_7_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we0;
    end else begin
        FM_buf3_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_7_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we1;
    end else begin
        FM_buf3_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_8_address0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_8_address0 = grp_load_and_reorg_fu_3891_buf_out_2_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_8_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_8_address0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address0;
    end else begin
        FM_buf3_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_8_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_8_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address1;
    end else begin
        FM_buf3_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_8_ce0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_8_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_8_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_8_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce0;
    end else begin
        FM_buf3_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_8_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_8_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce1;
    end else begin
        FM_buf3_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_8_d0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_8_d0 = grp_load_and_reorg_fu_3891_buf_out_2_8_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_8_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_8_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d0;
    end else begin
        FM_buf3_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_8_we0 = grp_load_buf_from_DDR_fu_4356_dest_8_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_8_we0 = grp_load_and_reorg_fu_3891_buf_out_2_8_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_8_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_8_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_8_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we0;
    end else begin
        FM_buf3_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_8_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we1;
    end else begin
        FM_buf3_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_9_address0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_9_address0 = grp_load_and_reorg_fu_3891_buf_out_2_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_9_address0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_9_address0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address0;
    end else begin
        FM_buf3_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_9_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_9_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address1;
    end else begin
        FM_buf3_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_9_ce0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_9_ce0 = grp_load_and_reorg_fu_3891_buf_out_2_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_9_ce0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        FM_buf3_V_9_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce0;
    end else begin
        FM_buf3_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_9_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        FM_buf3_V_9_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce1;
    end else begin
        FM_buf3_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_9_d0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_9_d0 = grp_load_and_reorg_fu_3891_buf_out_2_9_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_9_d0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_d0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_9_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d0;
    end else begin
        FM_buf3_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        FM_buf3_V_9_we0 = grp_load_buf_from_DDR_fu_4356_dest_9_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf3_V_9_we0 = grp_load_and_reorg_fu_3891_buf_out_2_9_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf3_V_9_we0 = grp_Relu_Convert_FIX_fu_3555_FM_buf3_V_9_we0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_9_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we0;
    end else begin
        FM_buf3_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf3_V_9_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we1;
    end else begin
        FM_buf3_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_0_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_0_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_0_address0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address0;
    end else begin
        FM_buf4_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_0_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_0_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_address1;
    end else begin
        FM_buf4_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_0_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_0_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_0_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce0;
    end else begin
        FM_buf4_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_0_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_0_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_ce1;
    end else begin
        FM_buf4_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_0_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_0_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_0_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_d0;
    end else begin
        FM_buf4_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_0_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_0_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_0_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we0;
    end else begin
        FM_buf4_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_0_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_0_V_we1;
    end else begin
        FM_buf4_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_10_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_10_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_10_address0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address0;
    end else begin
        FM_buf4_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_10_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_10_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_address1;
    end else begin
        FM_buf4_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_10_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_10_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_10_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce0;
    end else begin
        FM_buf4_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_10_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_10_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_ce1;
    end else begin
        FM_buf4_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_10_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_10_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_10_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_d0;
    end else begin
        FM_buf4_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_10_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_10_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_10_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_10_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we0;
    end else begin
        FM_buf4_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_10_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_10_V_we1;
    end else begin
        FM_buf4_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_11_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_11_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_11_address0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address0;
    end else begin
        FM_buf4_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_11_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_11_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_address1;
    end else begin
        FM_buf4_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_11_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_11_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_11_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce0;
    end else begin
        FM_buf4_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_11_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_11_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_ce1;
    end else begin
        FM_buf4_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_11_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_11_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_11_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_d0;
    end else begin
        FM_buf4_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_11_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_11_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_11_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_11_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we0;
    end else begin
        FM_buf4_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_11_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_11_V_we1;
    end else begin
        FM_buf4_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_12_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_12_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_12_address0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address0;
    end else begin
        FM_buf4_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_12_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_12_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_address1;
    end else begin
        FM_buf4_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_12_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_12_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_12_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce0;
    end else begin
        FM_buf4_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_12_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_12_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_ce1;
    end else begin
        FM_buf4_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_12_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_12_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_12_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_d0;
    end else begin
        FM_buf4_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_12_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_12_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_12_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_12_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we0;
    end else begin
        FM_buf4_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_12_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_12_V_we1;
    end else begin
        FM_buf4_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_13_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_13_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_13_address0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address0;
    end else begin
        FM_buf4_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_13_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_13_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_address1;
    end else begin
        FM_buf4_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_13_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_13_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_13_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce0;
    end else begin
        FM_buf4_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_13_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_13_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_ce1;
    end else begin
        FM_buf4_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_13_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_13_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_13_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_d0;
    end else begin
        FM_buf4_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_13_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_13_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_13_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_13_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we0;
    end else begin
        FM_buf4_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_13_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_13_V_we1;
    end else begin
        FM_buf4_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_14_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_14_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_14_address0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address0;
    end else begin
        FM_buf4_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_14_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_14_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_address1;
    end else begin
        FM_buf4_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_14_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_14_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_14_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce0;
    end else begin
        FM_buf4_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_14_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_14_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_ce1;
    end else begin
        FM_buf4_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_14_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_14_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_14_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_d0;
    end else begin
        FM_buf4_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_14_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_14_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_14_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_14_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we0;
    end else begin
        FM_buf4_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_14_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_14_V_we1;
    end else begin
        FM_buf4_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_15_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_15_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_15_address0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address0;
    end else begin
        FM_buf4_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_15_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_15_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_address1;
    end else begin
        FM_buf4_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_15_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_15_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_15_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce0;
    end else begin
        FM_buf4_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_15_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_15_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_ce1;
    end else begin
        FM_buf4_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_15_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_15_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_15_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_d0;
    end else begin
        FM_buf4_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_15_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_15_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_15_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_15_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we0;
    end else begin
        FM_buf4_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_15_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_15_V_we1;
    end else begin
        FM_buf4_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_16_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_16_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_16_address0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address0;
    end else begin
        FM_buf4_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_16_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_16_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_address1;
    end else begin
        FM_buf4_V_16_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_16_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_16_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_16_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce0;
    end else begin
        FM_buf4_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_16_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_16_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_ce1;
    end else begin
        FM_buf4_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_16_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_16_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_16_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_16_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_d0;
    end else begin
        FM_buf4_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_16_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_16_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_16_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_16_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_16_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we0;
    end else begin
        FM_buf4_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_16_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_16_V_we1;
    end else begin
        FM_buf4_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_17_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_17_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_17_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_17_address0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address0;
    end else begin
        FM_buf4_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_17_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_17_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_address1;
    end else begin
        FM_buf4_V_17_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_17_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_17_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_17_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce0;
    end else begin
        FM_buf4_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_17_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_17_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_ce1;
    end else begin
        FM_buf4_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_17_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_17_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_17_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_17_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_d0;
    end else begin
        FM_buf4_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_17_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_17_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_17_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_17_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_17_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we0;
    end else begin
        FM_buf4_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_17_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_17_V_we1;
    end else begin
        FM_buf4_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_18_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_18_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_18_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_18_address0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address0;
    end else begin
        FM_buf4_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_18_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_18_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_address1;
    end else begin
        FM_buf4_V_18_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_18_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_18_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_18_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce0;
    end else begin
        FM_buf4_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_18_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_18_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_ce1;
    end else begin
        FM_buf4_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_18_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_18_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_18_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_18_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_d0;
    end else begin
        FM_buf4_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_18_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_18_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_18_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_18_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_18_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we0;
    end else begin
        FM_buf4_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_18_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_18_V_we1;
    end else begin
        FM_buf4_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_19_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_19_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_19_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_19_address0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address0;
    end else begin
        FM_buf4_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_19_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_19_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_address1;
    end else begin
        FM_buf4_V_19_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_19_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_19_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_19_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_19_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce0;
    end else begin
        FM_buf4_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_19_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_19_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_ce1;
    end else begin
        FM_buf4_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_19_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_19_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_19_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_19_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_d0;
    end else begin
        FM_buf4_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_19_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_19_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_19_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_19_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_19_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we0;
    end else begin
        FM_buf4_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_19_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_19_V_we1;
    end else begin
        FM_buf4_V_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_1_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_1_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_1_address0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address0;
    end else begin
        FM_buf4_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_1_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_1_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_address1;
    end else begin
        FM_buf4_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_1_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_1_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_1_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce0;
    end else begin
        FM_buf4_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_1_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_1_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_ce1;
    end else begin
        FM_buf4_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_1_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_1_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_1_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_d0;
    end else begin
        FM_buf4_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_1_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_1_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_1_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we0;
    end else begin
        FM_buf4_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_1_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_1_V_we1;
    end else begin
        FM_buf4_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_20_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_20_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_20_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_20_address0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address0;
    end else begin
        FM_buf4_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_20_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_20_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_address1;
    end else begin
        FM_buf4_V_20_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_20_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_20_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_20_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce0;
    end else begin
        FM_buf4_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_20_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_20_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_ce1;
    end else begin
        FM_buf4_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_20_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_20_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_20_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_20_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_d0;
    end else begin
        FM_buf4_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_20_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_20_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_20_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_20_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_20_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we0;
    end else begin
        FM_buf4_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_20_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_20_V_we1;
    end else begin
        FM_buf4_V_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_21_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_21_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_21_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_21_address0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address0;
    end else begin
        FM_buf4_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_21_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_21_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_address1;
    end else begin
        FM_buf4_V_21_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_21_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_21_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_21_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_21_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce0;
    end else begin
        FM_buf4_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_21_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_21_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_ce1;
    end else begin
        FM_buf4_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_21_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_21_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_21_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_21_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_d0;
    end else begin
        FM_buf4_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_21_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_21_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_21_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_21_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_21_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we0;
    end else begin
        FM_buf4_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_21_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_21_V_we1;
    end else begin
        FM_buf4_V_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_22_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_22_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_22_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_22_address0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address0;
    end else begin
        FM_buf4_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_22_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_22_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_address1;
    end else begin
        FM_buf4_V_22_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_22_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_22_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_22_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_22_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce0;
    end else begin
        FM_buf4_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_22_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_22_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_ce1;
    end else begin
        FM_buf4_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_22_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_22_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_22_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_22_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_d0;
    end else begin
        FM_buf4_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_22_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_22_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_22_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_22_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_22_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we0;
    end else begin
        FM_buf4_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_22_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_22_V_we1;
    end else begin
        FM_buf4_V_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_23_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_23_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_23_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_23_address0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address0;
    end else begin
        FM_buf4_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_23_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_23_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_address1;
    end else begin
        FM_buf4_V_23_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_23_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_23_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_23_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_23_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce0;
    end else begin
        FM_buf4_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_23_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_23_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_ce1;
    end else begin
        FM_buf4_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_23_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_23_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_23_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_23_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_d0;
    end else begin
        FM_buf4_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_23_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_23_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_23_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_23_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_23_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we0;
    end else begin
        FM_buf4_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_23_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_23_V_we1;
    end else begin
        FM_buf4_V_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_24_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_24_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_24_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_24_address0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address0;
    end else begin
        FM_buf4_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_24_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_24_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_address1;
    end else begin
        FM_buf4_V_24_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_24_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_24_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_24_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_24_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce0;
    end else begin
        FM_buf4_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_24_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_24_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_ce1;
    end else begin
        FM_buf4_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_24_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_24_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_24_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_24_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_d0;
    end else begin
        FM_buf4_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_24_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_24_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_24_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_24_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_24_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we0;
    end else begin
        FM_buf4_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_24_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_24_V_we1;
    end else begin
        FM_buf4_V_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_25_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_25_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_25_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_25_address0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address0;
    end else begin
        FM_buf4_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_25_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_25_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_address1;
    end else begin
        FM_buf4_V_25_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_25_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_25_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_25_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce0;
    end else begin
        FM_buf4_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_25_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_25_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_ce1;
    end else begin
        FM_buf4_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_25_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_25_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_25_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_25_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_d0;
    end else begin
        FM_buf4_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_25_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_25_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_25_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_25_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_25_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we0;
    end else begin
        FM_buf4_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_25_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_25_V_we1;
    end else begin
        FM_buf4_V_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_26_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_26_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_26_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_26_address0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address0;
    end else begin
        FM_buf4_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_26_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_26_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_address1;
    end else begin
        FM_buf4_V_26_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_26_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_26_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_26_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_26_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce0;
    end else begin
        FM_buf4_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_26_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_26_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_ce1;
    end else begin
        FM_buf4_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_26_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_26_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_26_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_26_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_d0;
    end else begin
        FM_buf4_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_26_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_26_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_26_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_26_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_26_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we0;
    end else begin
        FM_buf4_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_26_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_26_V_we1;
    end else begin
        FM_buf4_V_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_27_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_27_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_27_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_27_address0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address0;
    end else begin
        FM_buf4_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_27_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_27_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_address1;
    end else begin
        FM_buf4_V_27_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_27_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_27_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_27_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_27_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce0;
    end else begin
        FM_buf4_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_27_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_27_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_ce1;
    end else begin
        FM_buf4_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_27_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_27_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_27_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_27_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_d0;
    end else begin
        FM_buf4_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_27_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_27_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_27_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_27_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_27_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we0;
    end else begin
        FM_buf4_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_27_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_27_V_we1;
    end else begin
        FM_buf4_V_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_28_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_28_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_28_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_28_address0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address0;
    end else begin
        FM_buf4_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_28_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_28_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_address1;
    end else begin
        FM_buf4_V_28_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_28_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_28_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_28_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce0;
    end else begin
        FM_buf4_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_28_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_28_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_ce1;
    end else begin
        FM_buf4_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_28_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_28_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_28_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_28_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_d0;
    end else begin
        FM_buf4_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_28_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_28_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_28_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_28_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_28_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we0;
    end else begin
        FM_buf4_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_28_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_28_V_we1;
    end else begin
        FM_buf4_V_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_29_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_29_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_29_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_29_address0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address0;
    end else begin
        FM_buf4_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_29_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_29_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_address1;
    end else begin
        FM_buf4_V_29_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_29_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_29_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_29_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_29_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce0;
    end else begin
        FM_buf4_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_29_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_29_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_ce1;
    end else begin
        FM_buf4_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_29_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_29_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_29_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_29_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_d0;
    end else begin
        FM_buf4_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_29_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_29_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_29_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_29_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_29_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we0;
    end else begin
        FM_buf4_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_29_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_29_V_we1;
    end else begin
        FM_buf4_V_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_2_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_2_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_2_address0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address0;
    end else begin
        FM_buf4_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_2_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_2_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_address1;
    end else begin
        FM_buf4_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_2_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_2_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_2_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce0;
    end else begin
        FM_buf4_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_2_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_2_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_ce1;
    end else begin
        FM_buf4_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_2_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_2_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_2_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_d0;
    end else begin
        FM_buf4_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_2_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_2_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_2_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_2_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we0;
    end else begin
        FM_buf4_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_2_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_2_V_we1;
    end else begin
        FM_buf4_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_30_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_30_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_30_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_30_address0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address0;
    end else begin
        FM_buf4_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_30_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_30_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_address1;
    end else begin
        FM_buf4_V_30_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_30_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_30_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_30_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_30_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce0;
    end else begin
        FM_buf4_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_30_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_30_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_ce1;
    end else begin
        FM_buf4_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_30_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_30_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_30_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_30_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_d0;
    end else begin
        FM_buf4_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_30_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_30_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_30_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_30_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_30_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we0;
    end else begin
        FM_buf4_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_30_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_30_V_we1;
    end else begin
        FM_buf4_V_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_31_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_31_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_31_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_31_address0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address0;
    end else begin
        FM_buf4_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_31_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_31_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_address1;
    end else begin
        FM_buf4_V_31_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_31_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_31_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_31_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_31_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce0;
    end else begin
        FM_buf4_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_31_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_31_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_ce1;
    end else begin
        FM_buf4_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_31_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_31_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_31_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_31_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_d0;
    end else begin
        FM_buf4_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_31_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_31_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_31_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_31_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_31_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we0;
    end else begin
        FM_buf4_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_31_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_31_V_we1;
    end else begin
        FM_buf4_V_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_3_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_3_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_3_address0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address0;
    end else begin
        FM_buf4_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_3_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_3_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_address1;
    end else begin
        FM_buf4_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_3_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_3_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_3_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce0;
    end else begin
        FM_buf4_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_3_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_3_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_ce1;
    end else begin
        FM_buf4_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_3_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_3_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_3_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_d0;
    end else begin
        FM_buf4_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_3_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_3_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_3_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_3_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we0;
    end else begin
        FM_buf4_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_3_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_3_V_we1;
    end else begin
        FM_buf4_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_4_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_4_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_4_address0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address0;
    end else begin
        FM_buf4_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_4_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_4_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_address1;
    end else begin
        FM_buf4_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_4_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_4_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_4_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce0;
    end else begin
        FM_buf4_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_4_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_4_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_ce1;
    end else begin
        FM_buf4_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_4_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_4_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_4_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_d0;
    end else begin
        FM_buf4_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_4_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_4_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_4_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_4_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we0;
    end else begin
        FM_buf4_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_4_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_4_V_we1;
    end else begin
        FM_buf4_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_5_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_5_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_5_address0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address0;
    end else begin
        FM_buf4_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_5_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_5_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_address1;
    end else begin
        FM_buf4_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_5_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_5_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_5_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce0;
    end else begin
        FM_buf4_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_5_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_5_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_ce1;
    end else begin
        FM_buf4_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_5_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_5_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_5_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_d0;
    end else begin
        FM_buf4_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_5_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_5_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_5_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_5_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we0;
    end else begin
        FM_buf4_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_5_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_5_V_we1;
    end else begin
        FM_buf4_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_6_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_6_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_6_address0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address0;
    end else begin
        FM_buf4_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_6_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_6_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_address1;
    end else begin
        FM_buf4_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_6_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_6_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_6_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce0;
    end else begin
        FM_buf4_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_6_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_6_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_ce1;
    end else begin
        FM_buf4_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_6_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_6_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_6_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_d0;
    end else begin
        FM_buf4_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_6_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_6_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_6_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_6_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we0;
    end else begin
        FM_buf4_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_6_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_6_V_we1;
    end else begin
        FM_buf4_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_7_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_7_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_7_address0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address0;
    end else begin
        FM_buf4_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_7_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_7_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_address1;
    end else begin
        FM_buf4_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_7_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_7_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_7_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce0;
    end else begin
        FM_buf4_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_7_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_7_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_ce1;
    end else begin
        FM_buf4_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_7_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_7_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_7_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_d0;
    end else begin
        FM_buf4_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_7_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_7_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_7_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_7_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we0;
    end else begin
        FM_buf4_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_7_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_7_V_we1;
    end else begin
        FM_buf4_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_8_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_8_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_8_address0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address0;
    end else begin
        FM_buf4_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_8_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_8_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_address1;
    end else begin
        FM_buf4_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_8_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_8_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_8_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce0;
    end else begin
        FM_buf4_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_8_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_8_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_ce1;
    end else begin
        FM_buf4_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_8_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_8_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_8_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_d0;
    end else begin
        FM_buf4_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_8_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_8_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_8_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_8_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we0;
    end else begin
        FM_buf4_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_8_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_8_V_we1;
    end else begin
        FM_buf4_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_9_address0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_9_address0 = grp_load_and_reorg_fu_3891_FM_buf4_V_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_9_address0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address0;
    end else begin
        FM_buf4_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_9_address1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_9_address1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_address1;
    end else begin
        FM_buf4_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_9_ce0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_9_ce0 = grp_load_and_reorg_fu_3891_FM_buf4_V_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        FM_buf4_V_9_ce0 = grp_CONV_1x1_bias_fu_2494_bottom_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce0;
    end else begin
        FM_buf4_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_9_ce1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        FM_buf4_V_9_ce1 = grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_ce1;
    end else begin
        FM_buf4_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_9_d0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_9_d0 = grp_load_and_reorg_fu_3891_FM_buf4_V_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_9_d0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_d0;
    end else begin
        FM_buf4_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        FM_buf4_V_9_we0 = grp_load_dw1_pool_from_D_fu_4158_buf_9_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf4_V_9_we0 = grp_load_and_reorg_fu_3891_FM_buf4_V_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_9_we0 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we0;
    end else begin
        FM_buf4_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        FM_buf4_V_9_we1 = grp_DW_CONV_3x3_bias_fu_1650_top_9_V_we1;
    end else begin
        FM_buf4_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_0_address0 = grp_load_and_reorg_fu_3891_buf_out_4_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_0_address0 = grp_local_buf_copy_fu_3759_src_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_0_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_0_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_0_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_0_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_0_address0 = grp_CONV_1x1_bias_fu_2494_top_0_V_address0;
    end else begin
        FM_buf_acc_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_0_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_0_address1 = grp_CONV_1x1_bias_fu_2494_top_0_V_address1;
    end else begin
        FM_buf_acc_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_0_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_0_ce0 = grp_local_buf_copy_fu_3759_src_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_0_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_0_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_0_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_0_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_0_ce0 = grp_CONV_1x1_bias_fu_2494_top_0_V_ce0;
    end else begin
        FM_buf_acc_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_0_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_0_ce1 = grp_CONV_1x1_bias_fu_2494_top_0_V_ce1;
    end else begin
        FM_buf_acc_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_0_we0 = grp_load_and_reorg_fu_3891_buf_out_4_0_V_we0;
    end else begin
        FM_buf_acc_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_0_we1 = grp_CONV_1x1_bias_fu_2494_top_0_V_we1;
    end else begin
        FM_buf_acc_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_10_address0 = grp_load_and_reorg_fu_3891_buf_out_4_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_10_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_10_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_10_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_10_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_10_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_10_address0 = grp_CONV_1x1_bias_fu_2494_top_10_V_address0;
    end else begin
        FM_buf_acc_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_10_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_10_address1 = grp_CONV_1x1_bias_fu_2494_top_10_V_address1;
    end else begin
        FM_buf_acc_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_10_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_10_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_10_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_10_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_10_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_10_ce0 = grp_CONV_1x1_bias_fu_2494_top_10_V_ce0;
    end else begin
        FM_buf_acc_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_10_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_10_ce1 = grp_CONV_1x1_bias_fu_2494_top_10_V_ce1;
    end else begin
        FM_buf_acc_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_10_we0 = grp_load_and_reorg_fu_3891_buf_out_4_10_V_we0;
    end else begin
        FM_buf_acc_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_10_we1 = grp_CONV_1x1_bias_fu_2494_top_10_V_we1;
    end else begin
        FM_buf_acc_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_11_address0 = grp_load_and_reorg_fu_3891_buf_out_4_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_11_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_11_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_11_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_11_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_11_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_11_address0 = grp_CONV_1x1_bias_fu_2494_top_11_V_address0;
    end else begin
        FM_buf_acc_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_11_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_11_address1 = grp_CONV_1x1_bias_fu_2494_top_11_V_address1;
    end else begin
        FM_buf_acc_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_11_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_11_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_11_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_11_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_11_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_11_ce0 = grp_CONV_1x1_bias_fu_2494_top_11_V_ce0;
    end else begin
        FM_buf_acc_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_11_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_11_ce1 = grp_CONV_1x1_bias_fu_2494_top_11_V_ce1;
    end else begin
        FM_buf_acc_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_11_we0 = grp_load_and_reorg_fu_3891_buf_out_4_11_V_we0;
    end else begin
        FM_buf_acc_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_11_we1 = grp_CONV_1x1_bias_fu_2494_top_11_V_we1;
    end else begin
        FM_buf_acc_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_12_address0 = grp_load_and_reorg_fu_3891_buf_out_4_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_12_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_12_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_12_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_12_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_12_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_12_address0 = grp_CONV_1x1_bias_fu_2494_top_12_V_address0;
    end else begin
        FM_buf_acc_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_12_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_12_address1 = grp_CONV_1x1_bias_fu_2494_top_12_V_address1;
    end else begin
        FM_buf_acc_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_12_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_12_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_12_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_12_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_12_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_12_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_12_ce0 = grp_CONV_1x1_bias_fu_2494_top_12_V_ce0;
    end else begin
        FM_buf_acc_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_12_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_12_ce1 = grp_CONV_1x1_bias_fu_2494_top_12_V_ce1;
    end else begin
        FM_buf_acc_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_12_we0 = grp_load_and_reorg_fu_3891_buf_out_4_12_V_we0;
    end else begin
        FM_buf_acc_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_12_we1 = grp_CONV_1x1_bias_fu_2494_top_12_V_we1;
    end else begin
        FM_buf_acc_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_13_address0 = grp_load_and_reorg_fu_3891_buf_out_4_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_13_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_13_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_13_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_13_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_13_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_13_address0 = grp_CONV_1x1_bias_fu_2494_top_13_V_address0;
    end else begin
        FM_buf_acc_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_13_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_13_address1 = grp_CONV_1x1_bias_fu_2494_top_13_V_address1;
    end else begin
        FM_buf_acc_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_13_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_13_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_13_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_13_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_13_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_13_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_13_ce0 = grp_CONV_1x1_bias_fu_2494_top_13_V_ce0;
    end else begin
        FM_buf_acc_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_13_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_13_ce1 = grp_CONV_1x1_bias_fu_2494_top_13_V_ce1;
    end else begin
        FM_buf_acc_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_13_we0 = grp_load_and_reorg_fu_3891_buf_out_4_13_V_we0;
    end else begin
        FM_buf_acc_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_13_we1 = grp_CONV_1x1_bias_fu_2494_top_13_V_we1;
    end else begin
        FM_buf_acc_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_14_address0 = grp_load_and_reorg_fu_3891_buf_out_4_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_14_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_14_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_14_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_14_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_14_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_14_address0 = grp_CONV_1x1_bias_fu_2494_top_14_V_address0;
    end else begin
        FM_buf_acc_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_14_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_14_address1 = grp_CONV_1x1_bias_fu_2494_top_14_V_address1;
    end else begin
        FM_buf_acc_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_14_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_14_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_14_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_14_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_14_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_14_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_14_ce0 = grp_CONV_1x1_bias_fu_2494_top_14_V_ce0;
    end else begin
        FM_buf_acc_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_14_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_14_ce1 = grp_CONV_1x1_bias_fu_2494_top_14_V_ce1;
    end else begin
        FM_buf_acc_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_14_we0 = grp_load_and_reorg_fu_3891_buf_out_4_14_V_we0;
    end else begin
        FM_buf_acc_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_14_we1 = grp_CONV_1x1_bias_fu_2494_top_14_V_we1;
    end else begin
        FM_buf_acc_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_15_address0 = grp_load_and_reorg_fu_3891_buf_out_4_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_15_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_15_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_15_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_15_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_15_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_15_address0 = grp_CONV_1x1_bias_fu_2494_top_15_V_address0;
    end else begin
        FM_buf_acc_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_15_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_15_address1 = grp_CONV_1x1_bias_fu_2494_top_15_V_address1;
    end else begin
        FM_buf_acc_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_15_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_15_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_15_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_15_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_15_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_15_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_15_ce0 = grp_CONV_1x1_bias_fu_2494_top_15_V_ce0;
    end else begin
        FM_buf_acc_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_15_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_15_ce1 = grp_CONV_1x1_bias_fu_2494_top_15_V_ce1;
    end else begin
        FM_buf_acc_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_15_we0 = grp_load_and_reorg_fu_3891_buf_out_4_15_V_we0;
    end else begin
        FM_buf_acc_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_15_we1 = grp_CONV_1x1_bias_fu_2494_top_15_V_we1;
    end else begin
        FM_buf_acc_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_16_address0 = grp_load_and_reorg_fu_3891_buf_out_4_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_16_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_16_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_16_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_16_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_16_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_16_address0 = grp_CONV_1x1_bias_fu_2494_top_16_V_address0;
    end else begin
        FM_buf_acc_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_16_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_16_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_16_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_16_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_16_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_16_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_16_ce0 = grp_CONV_1x1_bias_fu_2494_top_16_V_ce0;
    end else begin
        FM_buf_acc_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_16_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_16_V_ce1;
    end else begin
        FM_buf_acc_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_16_d0 = grp_load_and_reorg_fu_3891_buf_out_4_16_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_16_d0 = grp_CONV_1x1_bias_fu_2494_top_16_V_d0;
    end else begin
        FM_buf_acc_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_16_we0 = grp_load_and_reorg_fu_3891_buf_out_4_16_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_16_we0 = grp_CONV_1x1_bias_fu_2494_top_16_V_we0;
    end else begin
        FM_buf_acc_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_17_address0 = grp_load_and_reorg_fu_3891_buf_out_4_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_17_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_17_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_17_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_17_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_17_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_17_address0 = grp_CONV_1x1_bias_fu_2494_top_17_V_address0;
    end else begin
        FM_buf_acc_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_17_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_17_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_17_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_17_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_17_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_17_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_17_ce0 = grp_CONV_1x1_bias_fu_2494_top_17_V_ce0;
    end else begin
        FM_buf_acc_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_17_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_17_V_ce1;
    end else begin
        FM_buf_acc_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_17_d0 = grp_load_and_reorg_fu_3891_buf_out_4_17_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_17_d0 = grp_CONV_1x1_bias_fu_2494_top_17_V_d0;
    end else begin
        FM_buf_acc_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_17_we0 = grp_load_and_reorg_fu_3891_buf_out_4_17_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_17_we0 = grp_CONV_1x1_bias_fu_2494_top_17_V_we0;
    end else begin
        FM_buf_acc_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_18_address0 = grp_load_and_reorg_fu_3891_buf_out_4_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_18_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_18_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_18_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_18_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_18_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_18_address0 = grp_CONV_1x1_bias_fu_2494_top_18_V_address0;
    end else begin
        FM_buf_acc_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_18_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_18_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_18_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_18_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_18_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_18_ce0 = grp_CONV_1x1_bias_fu_2494_top_18_V_ce0;
    end else begin
        FM_buf_acc_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_18_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_18_V_ce1;
    end else begin
        FM_buf_acc_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_18_d0 = grp_load_and_reorg_fu_3891_buf_out_4_18_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_18_d0 = grp_CONV_1x1_bias_fu_2494_top_18_V_d0;
    end else begin
        FM_buf_acc_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_18_we0 = grp_load_and_reorg_fu_3891_buf_out_4_18_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_18_we0 = grp_CONV_1x1_bias_fu_2494_top_18_V_we0;
    end else begin
        FM_buf_acc_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_19_address0 = grp_load_and_reorg_fu_3891_buf_out_4_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_19_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_19_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_19_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_19_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_19_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_19_address0 = grp_CONV_1x1_bias_fu_2494_top_19_V_address0;
    end else begin
        FM_buf_acc_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_19_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_19_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_19_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_19_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_19_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_19_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_19_ce0 = grp_CONV_1x1_bias_fu_2494_top_19_V_ce0;
    end else begin
        FM_buf_acc_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_19_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_19_V_ce1;
    end else begin
        FM_buf_acc_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_19_d0 = grp_load_and_reorg_fu_3891_buf_out_4_19_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_19_d0 = grp_CONV_1x1_bias_fu_2494_top_19_V_d0;
    end else begin
        FM_buf_acc_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_19_we0 = grp_load_and_reorg_fu_3891_buf_out_4_19_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_19_we0 = grp_CONV_1x1_bias_fu_2494_top_19_V_we0;
    end else begin
        FM_buf_acc_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_1_address0 = grp_load_and_reorg_fu_3891_buf_out_4_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_1_address0 = grp_local_buf_copy_fu_3759_src_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_1_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_1_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_1_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_1_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_1_address0 = grp_CONV_1x1_bias_fu_2494_top_1_V_address0;
    end else begin
        FM_buf_acc_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_1_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_1_address1 = grp_CONV_1x1_bias_fu_2494_top_1_V_address1;
    end else begin
        FM_buf_acc_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_1_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_1_ce0 = grp_local_buf_copy_fu_3759_src_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_1_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_1_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_1_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_1_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_1_ce0 = grp_CONV_1x1_bias_fu_2494_top_1_V_ce0;
    end else begin
        FM_buf_acc_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_1_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_1_ce1 = grp_CONV_1x1_bias_fu_2494_top_1_V_ce1;
    end else begin
        FM_buf_acc_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_1_we0 = grp_load_and_reorg_fu_3891_buf_out_4_1_V_we0;
    end else begin
        FM_buf_acc_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_1_we1 = grp_CONV_1x1_bias_fu_2494_top_1_V_we1;
    end else begin
        FM_buf_acc_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_20_address0 = grp_load_and_reorg_fu_3891_buf_out_4_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_20_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_20_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_20_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_20_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_20_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_20_address0 = grp_CONV_1x1_bias_fu_2494_top_20_V_address0;
    end else begin
        FM_buf_acc_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_20_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_20_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_20_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_20_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_20_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_20_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_20_ce0 = grp_CONV_1x1_bias_fu_2494_top_20_V_ce0;
    end else begin
        FM_buf_acc_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_20_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_20_V_ce1;
    end else begin
        FM_buf_acc_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_20_d0 = grp_load_and_reorg_fu_3891_buf_out_4_20_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_20_d0 = grp_CONV_1x1_bias_fu_2494_top_20_V_d0;
    end else begin
        FM_buf_acc_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_20_we0 = grp_load_and_reorg_fu_3891_buf_out_4_20_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_20_we0 = grp_CONV_1x1_bias_fu_2494_top_20_V_we0;
    end else begin
        FM_buf_acc_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_21_address0 = grp_load_and_reorg_fu_3891_buf_out_4_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_21_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_21_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_21_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_21_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_21_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_21_address0 = grp_CONV_1x1_bias_fu_2494_top_21_V_address0;
    end else begin
        FM_buf_acc_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_21_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_21_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_21_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_21_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_21_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_21_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_21_ce0 = grp_CONV_1x1_bias_fu_2494_top_21_V_ce0;
    end else begin
        FM_buf_acc_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_21_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_21_V_ce1;
    end else begin
        FM_buf_acc_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_21_d0 = grp_load_and_reorg_fu_3891_buf_out_4_21_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_21_d0 = grp_CONV_1x1_bias_fu_2494_top_21_V_d0;
    end else begin
        FM_buf_acc_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_21_we0 = grp_load_and_reorg_fu_3891_buf_out_4_21_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_21_we0 = grp_CONV_1x1_bias_fu_2494_top_21_V_we0;
    end else begin
        FM_buf_acc_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_22_address0 = grp_load_and_reorg_fu_3891_buf_out_4_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_22_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_22_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_22_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_22_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_22_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_22_address0 = grp_CONV_1x1_bias_fu_2494_top_22_V_address0;
    end else begin
        FM_buf_acc_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_22_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_22_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_22_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_22_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_22_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_22_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_22_ce0 = grp_CONV_1x1_bias_fu_2494_top_22_V_ce0;
    end else begin
        FM_buf_acc_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_22_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_22_V_ce1;
    end else begin
        FM_buf_acc_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_22_d0 = grp_load_and_reorg_fu_3891_buf_out_4_22_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_22_d0 = grp_CONV_1x1_bias_fu_2494_top_22_V_d0;
    end else begin
        FM_buf_acc_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_22_we0 = grp_load_and_reorg_fu_3891_buf_out_4_22_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_22_we0 = grp_CONV_1x1_bias_fu_2494_top_22_V_we0;
    end else begin
        FM_buf_acc_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_23_address0 = grp_load_and_reorg_fu_3891_buf_out_4_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_23_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_23_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_23_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_23_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_23_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_23_address0 = grp_CONV_1x1_bias_fu_2494_top_23_V_address0;
    end else begin
        FM_buf_acc_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_23_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_23_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_23_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_23_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_23_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_23_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_23_ce0 = grp_CONV_1x1_bias_fu_2494_top_23_V_ce0;
    end else begin
        FM_buf_acc_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_23_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_23_V_ce1;
    end else begin
        FM_buf_acc_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_23_d0 = grp_load_and_reorg_fu_3891_buf_out_4_23_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_23_d0 = grp_CONV_1x1_bias_fu_2494_top_23_V_d0;
    end else begin
        FM_buf_acc_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_23_we0 = grp_load_and_reorg_fu_3891_buf_out_4_23_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_23_we0 = grp_CONV_1x1_bias_fu_2494_top_23_V_we0;
    end else begin
        FM_buf_acc_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_24_address0 = grp_load_and_reorg_fu_3891_buf_out_4_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_24_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_24_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_24_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_24_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_24_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_24_address0 = grp_CONV_1x1_bias_fu_2494_top_24_V_address0;
    end else begin
        FM_buf_acc_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_24_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_24_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_24_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_24_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_24_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_24_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_24_ce0 = grp_CONV_1x1_bias_fu_2494_top_24_V_ce0;
    end else begin
        FM_buf_acc_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_24_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_24_V_ce1;
    end else begin
        FM_buf_acc_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_24_d0 = grp_load_and_reorg_fu_3891_buf_out_4_24_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_24_d0 = grp_CONV_1x1_bias_fu_2494_top_24_V_d0;
    end else begin
        FM_buf_acc_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_24_we0 = grp_load_and_reorg_fu_3891_buf_out_4_24_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_24_we0 = grp_CONV_1x1_bias_fu_2494_top_24_V_we0;
    end else begin
        FM_buf_acc_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_25_address0 = grp_load_and_reorg_fu_3891_buf_out_4_25_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_25_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_25_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_25_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_25_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_25_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_25_address0 = grp_CONV_1x1_bias_fu_2494_top_25_V_address0;
    end else begin
        FM_buf_acc_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_25_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_25_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_25_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_25_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_25_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_25_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_25_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_25_ce0 = grp_CONV_1x1_bias_fu_2494_top_25_V_ce0;
    end else begin
        FM_buf_acc_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_25_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_25_V_ce1;
    end else begin
        FM_buf_acc_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_25_d0 = grp_load_and_reorg_fu_3891_buf_out_4_25_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_25_d0 = grp_CONV_1x1_bias_fu_2494_top_25_V_d0;
    end else begin
        FM_buf_acc_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_25_we0 = grp_load_and_reorg_fu_3891_buf_out_4_25_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_25_we0 = grp_CONV_1x1_bias_fu_2494_top_25_V_we0;
    end else begin
        FM_buf_acc_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_26_address0 = grp_load_and_reorg_fu_3891_buf_out_4_26_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_26_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_26_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_26_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_26_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_26_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_26_address0 = grp_CONV_1x1_bias_fu_2494_top_26_V_address0;
    end else begin
        FM_buf_acc_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_26_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_26_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_26_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_26_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_26_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_26_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_26_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_26_ce0 = grp_CONV_1x1_bias_fu_2494_top_26_V_ce0;
    end else begin
        FM_buf_acc_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_26_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_26_V_ce1;
    end else begin
        FM_buf_acc_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_26_d0 = grp_load_and_reorg_fu_3891_buf_out_4_26_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_26_d0 = grp_CONV_1x1_bias_fu_2494_top_26_V_d0;
    end else begin
        FM_buf_acc_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_26_we0 = grp_load_and_reorg_fu_3891_buf_out_4_26_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_26_we0 = grp_CONV_1x1_bias_fu_2494_top_26_V_we0;
    end else begin
        FM_buf_acc_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_27_address0 = grp_load_and_reorg_fu_3891_buf_out_4_27_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_27_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_27_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_27_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_27_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_27_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_27_address0 = grp_CONV_1x1_bias_fu_2494_top_27_V_address0;
    end else begin
        FM_buf_acc_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_27_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_27_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_27_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_27_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_27_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_27_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_27_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_27_ce0 = grp_CONV_1x1_bias_fu_2494_top_27_V_ce0;
    end else begin
        FM_buf_acc_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_27_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_27_V_ce1;
    end else begin
        FM_buf_acc_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_27_d0 = grp_load_and_reorg_fu_3891_buf_out_4_27_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_27_d0 = grp_CONV_1x1_bias_fu_2494_top_27_V_d0;
    end else begin
        FM_buf_acc_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_27_we0 = grp_load_and_reorg_fu_3891_buf_out_4_27_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_27_we0 = grp_CONV_1x1_bias_fu_2494_top_27_V_we0;
    end else begin
        FM_buf_acc_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_28_address0 = grp_load_and_reorg_fu_3891_buf_out_4_28_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_28_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_28_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_28_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_28_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_28_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_28_address0 = grp_CONV_1x1_bias_fu_2494_top_28_V_address0;
    end else begin
        FM_buf_acc_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_28_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_28_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_28_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_28_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_28_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_28_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_28_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_28_ce0 = grp_CONV_1x1_bias_fu_2494_top_28_V_ce0;
    end else begin
        FM_buf_acc_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_28_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_28_V_ce1;
    end else begin
        FM_buf_acc_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_28_d0 = grp_load_and_reorg_fu_3891_buf_out_4_28_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_28_d0 = grp_CONV_1x1_bias_fu_2494_top_28_V_d0;
    end else begin
        FM_buf_acc_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_28_we0 = grp_load_and_reorg_fu_3891_buf_out_4_28_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_28_we0 = grp_CONV_1x1_bias_fu_2494_top_28_V_we0;
    end else begin
        FM_buf_acc_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_29_address0 = grp_load_and_reorg_fu_3891_buf_out_4_29_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_29_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_29_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_29_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_29_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_29_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_29_address0 = grp_CONV_1x1_bias_fu_2494_top_29_V_address0;
    end else begin
        FM_buf_acc_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_29_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_29_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_29_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_29_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_29_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_29_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_29_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_29_ce0 = grp_CONV_1x1_bias_fu_2494_top_29_V_ce0;
    end else begin
        FM_buf_acc_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_29_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_29_V_ce1;
    end else begin
        FM_buf_acc_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_29_d0 = grp_load_and_reorg_fu_3891_buf_out_4_29_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_29_d0 = grp_CONV_1x1_bias_fu_2494_top_29_V_d0;
    end else begin
        FM_buf_acc_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_29_we0 = grp_load_and_reorg_fu_3891_buf_out_4_29_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_29_we0 = grp_CONV_1x1_bias_fu_2494_top_29_V_we0;
    end else begin
        FM_buf_acc_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_2_address0 = grp_load_and_reorg_fu_3891_buf_out_4_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_2_address0 = grp_local_buf_copy_fu_3759_src_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_2_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_2_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_2_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_2_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_2_address0 = grp_CONV_1x1_bias_fu_2494_top_2_V_address0;
    end else begin
        FM_buf_acc_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_2_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_2_address1 = grp_CONV_1x1_bias_fu_2494_top_2_V_address1;
    end else begin
        FM_buf_acc_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_2_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_2_ce0 = grp_local_buf_copy_fu_3759_src_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_2_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_2_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_2_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_2_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_2_ce0 = grp_CONV_1x1_bias_fu_2494_top_2_V_ce0;
    end else begin
        FM_buf_acc_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_2_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_2_ce1 = grp_CONV_1x1_bias_fu_2494_top_2_V_ce1;
    end else begin
        FM_buf_acc_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_2_we0 = grp_load_and_reorg_fu_3891_buf_out_4_2_V_we0;
    end else begin
        FM_buf_acc_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_2_we1 = grp_CONV_1x1_bias_fu_2494_top_2_V_we1;
    end else begin
        FM_buf_acc_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_30_address0 = grp_load_and_reorg_fu_3891_buf_out_4_30_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_30_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_30_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_30_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_30_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_30_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_30_address0 = grp_CONV_1x1_bias_fu_2494_top_30_V_address0;
    end else begin
        FM_buf_acc_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_30_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_30_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_30_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_30_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_30_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_30_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_30_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_30_ce0 = grp_CONV_1x1_bias_fu_2494_top_30_V_ce0;
    end else begin
        FM_buf_acc_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_30_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_30_V_ce1;
    end else begin
        FM_buf_acc_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_30_d0 = grp_load_and_reorg_fu_3891_buf_out_4_30_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_30_d0 = grp_CONV_1x1_bias_fu_2494_top_30_V_d0;
    end else begin
        FM_buf_acc_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_30_we0 = grp_load_and_reorg_fu_3891_buf_out_4_30_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_30_we0 = grp_CONV_1x1_bias_fu_2494_top_30_V_we0;
    end else begin
        FM_buf_acc_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_31_address0 = grp_load_and_reorg_fu_3891_buf_out_4_31_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_31_address0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_31_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_31_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_31_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_31_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_31_address0 = grp_CONV_1x1_bias_fu_2494_top_31_V_address0;
    end else begin
        FM_buf_acc_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_31_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_31_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_31_ce0 = grp_local_buf_copy_fu_3759_FM_buf_acc_V_31_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_31_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_31_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_31_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_31_ce0 = grp_CONV_1x1_bias_fu_2494_top_31_V_ce0;
    end else begin
        FM_buf_acc_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_31_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_31_V_ce1;
    end else begin
        FM_buf_acc_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_31_d0 = grp_load_and_reorg_fu_3891_buf_out_4_31_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_31_d0 = grp_CONV_1x1_bias_fu_2494_top_31_V_d0;
    end else begin
        FM_buf_acc_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_31_we0 = grp_load_and_reorg_fu_3891_buf_out_4_31_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_31_we0 = grp_CONV_1x1_bias_fu_2494_top_31_V_we0;
    end else begin
        FM_buf_acc_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_3_address0 = grp_load_and_reorg_fu_3891_buf_out_4_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_3_address0 = grp_local_buf_copy_fu_3759_src_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_3_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_3_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_3_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_3_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_3_address0 = grp_CONV_1x1_bias_fu_2494_top_3_V_address0;
    end else begin
        FM_buf_acc_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_3_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_3_address1 = grp_CONV_1x1_bias_fu_2494_top_3_V_address1;
    end else begin
        FM_buf_acc_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_3_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_3_ce0 = grp_local_buf_copy_fu_3759_src_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_3_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_3_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_3_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_3_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_3_ce0 = grp_CONV_1x1_bias_fu_2494_top_3_V_ce0;
    end else begin
        FM_buf_acc_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_3_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_3_ce1 = grp_CONV_1x1_bias_fu_2494_top_3_V_ce1;
    end else begin
        FM_buf_acc_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_3_we0 = grp_load_and_reorg_fu_3891_buf_out_4_3_V_we0;
    end else begin
        FM_buf_acc_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_3_we1 = grp_CONV_1x1_bias_fu_2494_top_3_V_we1;
    end else begin
        FM_buf_acc_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_4_address0 = grp_load_and_reorg_fu_3891_buf_out_4_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_4_address0 = grp_local_buf_copy_fu_3759_src_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_4_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_4_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_4_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_4_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_4_address0 = grp_CONV_1x1_bias_fu_2494_top_4_V_address0;
    end else begin
        FM_buf_acc_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_4_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_4_address1 = grp_CONV_1x1_bias_fu_2494_top_4_V_address1;
    end else begin
        FM_buf_acc_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_4_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_4_ce0 = grp_local_buf_copy_fu_3759_src_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_4_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_4_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_4_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_4_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_4_ce0 = grp_CONV_1x1_bias_fu_2494_top_4_V_ce0;
    end else begin
        FM_buf_acc_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_4_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_4_ce1 = grp_CONV_1x1_bias_fu_2494_top_4_V_ce1;
    end else begin
        FM_buf_acc_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_4_we0 = grp_load_and_reorg_fu_3891_buf_out_4_4_V_we0;
    end else begin
        FM_buf_acc_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_4_we1 = grp_CONV_1x1_bias_fu_2494_top_4_V_we1;
    end else begin
        FM_buf_acc_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_5_address0 = grp_load_and_reorg_fu_3891_buf_out_4_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_5_address0 = grp_local_buf_copy_fu_3759_src_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_5_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_5_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_5_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_5_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_5_address0 = grp_CONV_1x1_bias_fu_2494_top_5_V_address0;
    end else begin
        FM_buf_acc_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_5_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_5_address1 = grp_CONV_1x1_bias_fu_2494_top_5_V_address1;
    end else begin
        FM_buf_acc_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_5_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_5_ce0 = grp_local_buf_copy_fu_3759_src_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_5_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_5_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_5_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_5_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_5_ce0 = grp_CONV_1x1_bias_fu_2494_top_5_V_ce0;
    end else begin
        FM_buf_acc_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_5_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_5_ce1 = grp_CONV_1x1_bias_fu_2494_top_5_V_ce1;
    end else begin
        FM_buf_acc_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_5_we0 = grp_load_and_reorg_fu_3891_buf_out_4_5_V_we0;
    end else begin
        FM_buf_acc_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_5_we1 = grp_CONV_1x1_bias_fu_2494_top_5_V_we1;
    end else begin
        FM_buf_acc_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_6_address0 = grp_load_and_reorg_fu_3891_buf_out_4_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_6_address0 = grp_local_buf_copy_fu_3759_src_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_6_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_6_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_6_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_6_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_6_address0 = grp_CONV_1x1_bias_fu_2494_top_6_V_address0;
    end else begin
        FM_buf_acc_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_6_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_6_address1 = grp_CONV_1x1_bias_fu_2494_top_6_V_address1;
    end else begin
        FM_buf_acc_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_6_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_6_ce0 = grp_local_buf_copy_fu_3759_src_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_6_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_6_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_6_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_6_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_6_ce0 = grp_CONV_1x1_bias_fu_2494_top_6_V_ce0;
    end else begin
        FM_buf_acc_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_6_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_6_ce1 = grp_CONV_1x1_bias_fu_2494_top_6_V_ce1;
    end else begin
        FM_buf_acc_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_6_we0 = grp_load_and_reorg_fu_3891_buf_out_4_6_V_we0;
    end else begin
        FM_buf_acc_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_6_we1 = grp_CONV_1x1_bias_fu_2494_top_6_V_we1;
    end else begin
        FM_buf_acc_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_7_address0 = grp_load_and_reorg_fu_3891_buf_out_4_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_7_address0 = grp_local_buf_copy_fu_3759_src_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_7_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_7_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_7_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_7_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_7_address0 = grp_CONV_1x1_bias_fu_2494_top_7_V_address0;
    end else begin
        FM_buf_acc_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_7_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_7_address1 = grp_CONV_1x1_bias_fu_2494_top_7_V_address1;
    end else begin
        FM_buf_acc_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_7_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_7_ce0 = grp_local_buf_copy_fu_3759_src_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_7_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_7_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_7_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_7_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_7_ce0 = grp_CONV_1x1_bias_fu_2494_top_7_V_ce0;
    end else begin
        FM_buf_acc_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_7_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_7_ce1 = grp_CONV_1x1_bias_fu_2494_top_7_V_ce1;
    end else begin
        FM_buf_acc_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_7_we0 = grp_load_and_reorg_fu_3891_buf_out_4_7_V_we0;
    end else begin
        FM_buf_acc_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_7_we1 = grp_CONV_1x1_bias_fu_2494_top_7_V_we1;
    end else begin
        FM_buf_acc_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_8_address0 = grp_load_and_reorg_fu_3891_buf_out_4_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_8_address0 = grp_local_buf_copy_fu_3759_src_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_8_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_8_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_8_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_8_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_8_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_8_address0 = grp_CONV_1x1_bias_fu_2494_top_8_V_address0;
    end else begin
        FM_buf_acc_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_8_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_8_address1 = grp_CONV_1x1_bias_fu_2494_top_8_V_address1;
    end else begin
        FM_buf_acc_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_8_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_8_ce0 = grp_local_buf_copy_fu_3759_src_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_8_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_8_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_8_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_8_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_8_ce0 = grp_CONV_1x1_bias_fu_2494_top_8_V_ce0;
    end else begin
        FM_buf_acc_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_8_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_8_ce1 = grp_CONV_1x1_bias_fu_2494_top_8_V_ce1;
    end else begin
        FM_buf_acc_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_8_we0 = grp_load_and_reorg_fu_3891_buf_out_4_8_V_we0;
    end else begin
        FM_buf_acc_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_8_we1 = grp_CONV_1x1_bias_fu_2494_top_8_V_we1;
    end else begin
        FM_buf_acc_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_9_address0 = grp_load_and_reorg_fu_3891_buf_out_4_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_9_address0 = grp_local_buf_copy_fu_3759_src_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_9_address0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_9_address0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_9_address0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_9_address0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_9_address0 = grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_9_address0 = grp_CONV_1x1_bias_fu_2494_top_9_V_address0;
    end else begin
        FM_buf_acc_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_9_address1 = grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_9_address1 = grp_CONV_1x1_bias_fu_2494_top_9_V_address1;
    end else begin
        FM_buf_acc_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_9_ce0 = grp_load_and_reorg_fu_3891_buf_out_4_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        FM_buf_acc_V_9_ce0 = grp_local_buf_copy_fu_3759_src_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state152))) begin
        FM_buf_acc_V_9_ce0 = grp_Relu_Convert_FIX_fu_3555_buf_acc_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state116))) begin
        FM_buf_acc_V_9_ce0 = grp_relu_copy_buf_to_DDR_1_fu_3483_src_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state275)) begin
        FM_buf_acc_V_9_ce0 = grp_compute_bounding_box_fu_3455_FM_buf_acc_V_9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_9_ce0 = grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_9_ce0 = grp_CONV_1x1_bias_fu_2494_top_9_V_ce0;
    end else begin
        FM_buf_acc_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        FM_buf_acc_V_9_ce1 = grp_Relu_Max_Pooling_fu_3272_buf_in_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_9_ce1 = grp_CONV_1x1_bias_fu_2494_top_9_V_ce1;
    end else begin
        FM_buf_acc_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state199)) begin
        FM_buf_acc_V_9_we0 = grp_load_and_reorg_fu_3891_buf_out_4_9_V_we0;
    end else begin
        FM_buf_acc_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        FM_buf_acc_V_9_we1 = grp_CONV_1x1_bias_fu_2494_top_9_V_we1;
    end else begin
        FM_buf_acc_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln876_fu_4862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((trunc_ln879_fu_4886_p1 == 1'd1) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((trunc_ln879_fu_4886_p1 == 1'd0) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        IMG_ARVALID = grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_ARVALID;
    end else begin
        IMG_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln876_fu_4862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((trunc_ln879_fu_4886_p1 == 1'd1) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((trunc_ln879_fu_4886_p1 == 1'd0) & (icmp_ln879_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        IMG_RREADY = grp_load_image_chunk_nor_fu_1590_m_axi_image_in_raw_pad_burst_RREADY;
    end else begin
        IMG_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((grp_compute_bounding_box_fu_3455_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state275))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_compute_bounding_box_fu_3455_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state275))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_0_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_0_address0 = grp_load_bias_from_axi_fu_4657_dest_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_0_address0 = grp_CONV_1x1_bias_fu_2494_bias_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V_address0;
    end else begin
        bias_buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_0_ce0 = grp_load_bias_from_axi_fu_4657_dest_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_0_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V_ce0;
    end else begin
        bias_buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_0_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_0_d0 = grp_load_bias_from_axi_fu_4657_dest_V_d0;
    end else begin
        bias_buf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_0_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_0_we0 = grp_load_bias_from_axi_fu_4657_dest_V_we0;
    end else begin
        bias_buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_10_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_10_address0 = grp_load_bias_from_axi_fu_4657_dest_V10_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_10_address0 = grp_CONV_1x1_bias_fu_2494_bias_V103_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V103_address0;
    end else begin
        bias_buf_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_10_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_10_ce0 = grp_load_bias_from_axi_fu_4657_dest_V10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_10_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V103_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V103_ce0;
    end else begin
        bias_buf_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_10_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_10_d0 = grp_load_bias_from_axi_fu_4657_dest_V10_d0;
    end else begin
        bias_buf_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_10_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_10_we0 = grp_load_bias_from_axi_fu_4657_dest_V10_we0;
    end else begin
        bias_buf_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_11_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_11_address0 = grp_load_bias_from_axi_fu_4657_dest_V11_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_11_address0 = grp_CONV_1x1_bias_fu_2494_bias_V104_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V104_address0;
    end else begin
        bias_buf_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_11_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_11_ce0 = grp_load_bias_from_axi_fu_4657_dest_V11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_11_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V104_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V104_ce0;
    end else begin
        bias_buf_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_11_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_11_d0 = grp_load_bias_from_axi_fu_4657_dest_V11_d0;
    end else begin
        bias_buf_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_11_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_11_we0 = grp_load_bias_from_axi_fu_4657_dest_V11_we0;
    end else begin
        bias_buf_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_12_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_12_address0 = grp_load_bias_from_axi_fu_4657_dest_V12_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_12_address0 = grp_CONV_1x1_bias_fu_2494_bias_V105_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V105_address0;
    end else begin
        bias_buf_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_12_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_12_ce0 = grp_load_bias_from_axi_fu_4657_dest_V12_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_12_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V105_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V105_ce0;
    end else begin
        bias_buf_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_12_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_12_d0 = grp_load_bias_from_axi_fu_4657_dest_V12_d0;
    end else begin
        bias_buf_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_12_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_12_we0 = grp_load_bias_from_axi_fu_4657_dest_V12_we0;
    end else begin
        bias_buf_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_13_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_13_address0 = grp_load_bias_from_axi_fu_4657_dest_V13_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_13_address0 = grp_CONV_1x1_bias_fu_2494_bias_V106_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V106_address0;
    end else begin
        bias_buf_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_13_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_13_ce0 = grp_load_bias_from_axi_fu_4657_dest_V13_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_13_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V106_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V106_ce0;
    end else begin
        bias_buf_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_13_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_13_d0 = grp_load_bias_from_axi_fu_4657_dest_V13_d0;
    end else begin
        bias_buf_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_13_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_13_we0 = grp_load_bias_from_axi_fu_4657_dest_V13_we0;
    end else begin
        bias_buf_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_14_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_14_address0 = grp_load_bias_from_axi_fu_4657_dest_V14_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_14_address0 = grp_CONV_1x1_bias_fu_2494_bias_V107_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V107_address0;
    end else begin
        bias_buf_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_14_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_14_ce0 = grp_load_bias_from_axi_fu_4657_dest_V14_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_14_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V107_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V107_ce0;
    end else begin
        bias_buf_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_14_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_14_d0 = grp_load_bias_from_axi_fu_4657_dest_V14_d0;
    end else begin
        bias_buf_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_14_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_14_we0 = grp_load_bias_from_axi_fu_4657_dest_V14_we0;
    end else begin
        bias_buf_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_15_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_15_address0 = grp_load_bias_from_axi_fu_4657_dest_V15_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_15_address0 = grp_CONV_1x1_bias_fu_2494_bias_V108_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V108_address0;
    end else begin
        bias_buf_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_15_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_15_ce0 = grp_load_bias_from_axi_fu_4657_dest_V15_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_15_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V108_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V108_ce0;
    end else begin
        bias_buf_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_15_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_15_d0 = grp_load_bias_from_axi_fu_4657_dest_V15_d0;
    end else begin
        bias_buf_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_15_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_15_we0 = grp_load_bias_from_axi_fu_4657_dest_V15_we0;
    end else begin
        bias_buf_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_16_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_16_address0 = grp_load_bias_from_axi_fu_4657_dest_V16_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_16_address0 = grp_CONV_1x1_bias_fu_2494_bias_V109_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V109_address0;
    end else begin
        bias_buf_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_16_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_16_ce0 = grp_load_bias_from_axi_fu_4657_dest_V16_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_16_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V109_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V109_ce0;
    end else begin
        bias_buf_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_16_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_16_d0 = grp_load_bias_from_axi_fu_4657_dest_V16_d0;
    end else begin
        bias_buf_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_16_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_16_we0 = grp_load_bias_from_axi_fu_4657_dest_V16_we0;
    end else begin
        bias_buf_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_17_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_17_address0 = grp_load_bias_from_axi_fu_4657_dest_V17_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_17_address0 = grp_CONV_1x1_bias_fu_2494_bias_V110_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V110_address0;
    end else begin
        bias_buf_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_17_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_17_ce0 = grp_load_bias_from_axi_fu_4657_dest_V17_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_17_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V110_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V110_ce0;
    end else begin
        bias_buf_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_17_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_17_d0 = grp_load_bias_from_axi_fu_4657_dest_V17_d0;
    end else begin
        bias_buf_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_17_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_17_we0 = grp_load_bias_from_axi_fu_4657_dest_V17_we0;
    end else begin
        bias_buf_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_18_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_18_address0 = grp_load_bias_from_axi_fu_4657_dest_V18_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_18_address0 = grp_CONV_1x1_bias_fu_2494_bias_V111_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V111_address0;
    end else begin
        bias_buf_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_18_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_18_ce0 = grp_load_bias_from_axi_fu_4657_dest_V18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_18_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V111_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V111_ce0;
    end else begin
        bias_buf_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_18_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_18_d0 = grp_load_bias_from_axi_fu_4657_dest_V18_d0;
    end else begin
        bias_buf_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_18_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_18_we0 = grp_load_bias_from_axi_fu_4657_dest_V18_we0;
    end else begin
        bias_buf_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_19_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_19_address0 = grp_load_bias_from_axi_fu_4657_dest_V19_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_19_address0 = grp_CONV_1x1_bias_fu_2494_bias_V112_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V112_address0;
    end else begin
        bias_buf_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_19_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_19_ce0 = grp_load_bias_from_axi_fu_4657_dest_V19_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_19_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V112_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V112_ce0;
    end else begin
        bias_buf_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_19_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_19_d0 = grp_load_bias_from_axi_fu_4657_dest_V19_d0;
    end else begin
        bias_buf_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_19_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_19_we0 = grp_load_bias_from_axi_fu_4657_dest_V19_we0;
    end else begin
        bias_buf_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_1_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_1_address0 = grp_load_bias_from_axi_fu_4657_dest_V1_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_1_address0 = grp_CONV_1x1_bias_fu_2494_bias_V94_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V94_address0;
    end else begin
        bias_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_1_ce0 = grp_load_bias_from_axi_fu_4657_dest_V1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_1_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V94_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V94_ce0;
    end else begin
        bias_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_1_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_1_d0 = grp_load_bias_from_axi_fu_4657_dest_V1_d0;
    end else begin
        bias_buf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_1_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_1_we0 = grp_load_bias_from_axi_fu_4657_dest_V1_we0;
    end else begin
        bias_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_20_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_20_address0 = grp_load_bias_from_axi_fu_4657_dest_V20_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_20_address0 = grp_CONV_1x1_bias_fu_2494_bias_V113_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V113_address0;
    end else begin
        bias_buf_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_20_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_20_ce0 = grp_load_bias_from_axi_fu_4657_dest_V20_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_20_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V113_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V113_ce0;
    end else begin
        bias_buf_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_20_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_20_d0 = grp_load_bias_from_axi_fu_4657_dest_V20_d0;
    end else begin
        bias_buf_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_20_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_20_we0 = grp_load_bias_from_axi_fu_4657_dest_V20_we0;
    end else begin
        bias_buf_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_21_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_21_address0 = grp_load_bias_from_axi_fu_4657_dest_V21_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_21_address0 = grp_CONV_1x1_bias_fu_2494_bias_V114_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V114_address0;
    end else begin
        bias_buf_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_21_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_21_ce0 = grp_load_bias_from_axi_fu_4657_dest_V21_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_21_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V114_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V114_ce0;
    end else begin
        bias_buf_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_21_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_21_d0 = grp_load_bias_from_axi_fu_4657_dest_V21_d0;
    end else begin
        bias_buf_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_21_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_21_we0 = grp_load_bias_from_axi_fu_4657_dest_V21_we0;
    end else begin
        bias_buf_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_22_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_22_address0 = grp_load_bias_from_axi_fu_4657_dest_V22_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_22_address0 = grp_CONV_1x1_bias_fu_2494_bias_V115_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V115_address0;
    end else begin
        bias_buf_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_22_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_22_ce0 = grp_load_bias_from_axi_fu_4657_dest_V22_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_22_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V115_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V115_ce0;
    end else begin
        bias_buf_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_22_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_22_d0 = grp_load_bias_from_axi_fu_4657_dest_V22_d0;
    end else begin
        bias_buf_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_22_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_22_we0 = grp_load_bias_from_axi_fu_4657_dest_V22_we0;
    end else begin
        bias_buf_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_23_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_23_address0 = grp_load_bias_from_axi_fu_4657_dest_V23_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_23_address0 = grp_CONV_1x1_bias_fu_2494_bias_V116_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V116_address0;
    end else begin
        bias_buf_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_23_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_23_ce0 = grp_load_bias_from_axi_fu_4657_dest_V23_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_23_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V116_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V116_ce0;
    end else begin
        bias_buf_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_23_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_23_d0 = grp_load_bias_from_axi_fu_4657_dest_V23_d0;
    end else begin
        bias_buf_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_23_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_23_we0 = grp_load_bias_from_axi_fu_4657_dest_V23_we0;
    end else begin
        bias_buf_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_24_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_24_address0 = grp_load_bias_from_axi_fu_4657_dest_V24_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_24_address0 = grp_CONV_1x1_bias_fu_2494_bias_V117_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V117_address0;
    end else begin
        bias_buf_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_24_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_24_ce0 = grp_load_bias_from_axi_fu_4657_dest_V24_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_24_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V117_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V117_ce0;
    end else begin
        bias_buf_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_24_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_24_d0 = grp_load_bias_from_axi_fu_4657_dest_V24_d0;
    end else begin
        bias_buf_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_24_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_24_we0 = grp_load_bias_from_axi_fu_4657_dest_V24_we0;
    end else begin
        bias_buf_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_25_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_25_address0 = grp_load_bias_from_axi_fu_4657_dest_V25_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_25_address0 = grp_CONV_1x1_bias_fu_2494_bias_V118_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V118_address0;
    end else begin
        bias_buf_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_25_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_25_ce0 = grp_load_bias_from_axi_fu_4657_dest_V25_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_25_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V118_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V118_ce0;
    end else begin
        bias_buf_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_25_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_25_d0 = grp_load_bias_from_axi_fu_4657_dest_V25_d0;
    end else begin
        bias_buf_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_25_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_25_we0 = grp_load_bias_from_axi_fu_4657_dest_V25_we0;
    end else begin
        bias_buf_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_26_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_26_address0 = grp_load_bias_from_axi_fu_4657_dest_V26_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_26_address0 = grp_CONV_1x1_bias_fu_2494_bias_V119_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V119_address0;
    end else begin
        bias_buf_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_26_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_26_ce0 = grp_load_bias_from_axi_fu_4657_dest_V26_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_26_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V119_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V119_ce0;
    end else begin
        bias_buf_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_26_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_26_d0 = grp_load_bias_from_axi_fu_4657_dest_V26_d0;
    end else begin
        bias_buf_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_26_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_26_we0 = grp_load_bias_from_axi_fu_4657_dest_V26_we0;
    end else begin
        bias_buf_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_27_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_27_address0 = grp_load_bias_from_axi_fu_4657_dest_V27_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_27_address0 = grp_CONV_1x1_bias_fu_2494_bias_V120_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V120_address0;
    end else begin
        bias_buf_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_27_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_27_ce0 = grp_load_bias_from_axi_fu_4657_dest_V27_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_27_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V120_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V120_ce0;
    end else begin
        bias_buf_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_27_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_27_d0 = grp_load_bias_from_axi_fu_4657_dest_V27_d0;
    end else begin
        bias_buf_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_27_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_27_we0 = grp_load_bias_from_axi_fu_4657_dest_V27_we0;
    end else begin
        bias_buf_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_28_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_28_address0 = grp_load_bias_from_axi_fu_4657_dest_V28_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_28_address0 = grp_CONV_1x1_bias_fu_2494_bias_V121_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V121_address0;
    end else begin
        bias_buf_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_28_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_28_ce0 = grp_load_bias_from_axi_fu_4657_dest_V28_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_28_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V121_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V121_ce0;
    end else begin
        bias_buf_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_28_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_28_d0 = grp_load_bias_from_axi_fu_4657_dest_V28_d0;
    end else begin
        bias_buf_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_28_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_28_we0 = grp_load_bias_from_axi_fu_4657_dest_V28_we0;
    end else begin
        bias_buf_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_29_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_29_address0 = grp_load_bias_from_axi_fu_4657_dest_V29_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_29_address0 = grp_CONV_1x1_bias_fu_2494_bias_V122_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V122_address0;
    end else begin
        bias_buf_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_29_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_29_ce0 = grp_load_bias_from_axi_fu_4657_dest_V29_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_29_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V122_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V122_ce0;
    end else begin
        bias_buf_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_29_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_29_d0 = grp_load_bias_from_axi_fu_4657_dest_V29_d0;
    end else begin
        bias_buf_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_29_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_29_we0 = grp_load_bias_from_axi_fu_4657_dest_V29_we0;
    end else begin
        bias_buf_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_2_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_2_address0 = grp_load_bias_from_axi_fu_4657_dest_V2_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_2_address0 = grp_CONV_1x1_bias_fu_2494_bias_V95_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V95_address0;
    end else begin
        bias_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_2_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_2_ce0 = grp_load_bias_from_axi_fu_4657_dest_V2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_2_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V95_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V95_ce0;
    end else begin
        bias_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_2_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_2_d0 = grp_load_bias_from_axi_fu_4657_dest_V2_d0;
    end else begin
        bias_buf_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_2_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_2_we0 = grp_load_bias_from_axi_fu_4657_dest_V2_we0;
    end else begin
        bias_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_30_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_30_address0 = grp_load_bias_from_axi_fu_4657_dest_V30_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_30_address0 = grp_CONV_1x1_bias_fu_2494_bias_V123_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V123_address0;
    end else begin
        bias_buf_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_30_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_30_ce0 = grp_load_bias_from_axi_fu_4657_dest_V30_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_30_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V123_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V123_ce0;
    end else begin
        bias_buf_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_30_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_30_d0 = grp_load_bias_from_axi_fu_4657_dest_V30_d0;
    end else begin
        bias_buf_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_30_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_30_we0 = grp_load_bias_from_axi_fu_4657_dest_V30_we0;
    end else begin
        bias_buf_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_31_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_31_address0 = grp_load_bias_from_axi_fu_4657_dest_V31_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_31_address0 = grp_CONV_1x1_bias_fu_2494_bias_V124_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V124_address0;
    end else begin
        bias_buf_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_31_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_31_ce0 = grp_load_bias_from_axi_fu_4657_dest_V31_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_31_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V124_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V124_ce0;
    end else begin
        bias_buf_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_31_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_31_d0 = grp_load_bias_from_axi_fu_4657_dest_V31_d0;
    end else begin
        bias_buf_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_31_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_31_we0 = grp_load_bias_from_axi_fu_4657_dest_V31_we0;
    end else begin
        bias_buf_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_3_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_3_address0 = grp_load_bias_from_axi_fu_4657_dest_V3_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_3_address0 = grp_CONV_1x1_bias_fu_2494_bias_V96_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V96_address0;
    end else begin
        bias_buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_3_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_3_ce0 = grp_load_bias_from_axi_fu_4657_dest_V3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_3_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V96_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V96_ce0;
    end else begin
        bias_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_3_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_3_d0 = grp_load_bias_from_axi_fu_4657_dest_V3_d0;
    end else begin
        bias_buf_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_3_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_3_we0 = grp_load_bias_from_axi_fu_4657_dest_V3_we0;
    end else begin
        bias_buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_4_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_4_address0 = grp_load_bias_from_axi_fu_4657_dest_V4_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_4_address0 = grp_CONV_1x1_bias_fu_2494_bias_V97_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V97_address0;
    end else begin
        bias_buf_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_4_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_4_ce0 = grp_load_bias_from_axi_fu_4657_dest_V4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_4_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V97_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V97_ce0;
    end else begin
        bias_buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_4_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_4_d0 = grp_load_bias_from_axi_fu_4657_dest_V4_d0;
    end else begin
        bias_buf_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_4_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_4_we0 = grp_load_bias_from_axi_fu_4657_dest_V4_we0;
    end else begin
        bias_buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_5_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_5_address0 = grp_load_bias_from_axi_fu_4657_dest_V5_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_5_address0 = grp_CONV_1x1_bias_fu_2494_bias_V98_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V98_address0;
    end else begin
        bias_buf_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_5_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_5_ce0 = grp_load_bias_from_axi_fu_4657_dest_V5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_5_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V98_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V98_ce0;
    end else begin
        bias_buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_5_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_5_d0 = grp_load_bias_from_axi_fu_4657_dest_V5_d0;
    end else begin
        bias_buf_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_5_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_5_we0 = grp_load_bias_from_axi_fu_4657_dest_V5_we0;
    end else begin
        bias_buf_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_6_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_6_address0 = grp_load_bias_from_axi_fu_4657_dest_V6_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_6_address0 = grp_CONV_1x1_bias_fu_2494_bias_V99_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V99_address0;
    end else begin
        bias_buf_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_6_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_6_ce0 = grp_load_bias_from_axi_fu_4657_dest_V6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_6_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V99_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V99_ce0;
    end else begin
        bias_buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_6_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_6_d0 = grp_load_bias_from_axi_fu_4657_dest_V6_d0;
    end else begin
        bias_buf_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_6_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_6_we0 = grp_load_bias_from_axi_fu_4657_dest_V6_we0;
    end else begin
        bias_buf_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_7_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_7_address0 = grp_load_bias_from_axi_fu_4657_dest_V7_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_7_address0 = grp_CONV_1x1_bias_fu_2494_bias_V100_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V100_address0;
    end else begin
        bias_buf_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_7_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_7_ce0 = grp_load_bias_from_axi_fu_4657_dest_V7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_7_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V100_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V100_ce0;
    end else begin
        bias_buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_7_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_7_d0 = grp_load_bias_from_axi_fu_4657_dest_V7_d0;
    end else begin
        bias_buf_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_7_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_7_we0 = grp_load_bias_from_axi_fu_4657_dest_V7_we0;
    end else begin
        bias_buf_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_8_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_8_address0 = grp_load_bias_from_axi_fu_4657_dest_V8_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_8_address0 = grp_CONV_1x1_bias_fu_2494_bias_V101_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V101_address0;
    end else begin
        bias_buf_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_8_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_8_ce0 = grp_load_bias_from_axi_fu_4657_dest_V8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_8_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V101_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V101_ce0;
    end else begin
        bias_buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_8_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_8_d0 = grp_load_bias_from_axi_fu_4657_dest_V8_d0;
    end else begin
        bias_buf_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_8_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_8_we0 = grp_load_bias_from_axi_fu_4657_dest_V8_we0;
    end else begin
        bias_buf_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_9_address0 = 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_9_address0 = grp_load_bias_from_axi_fu_4657_dest_V9_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_9_address0 = grp_CONV_1x1_bias_fu_2494_bias_V102_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V102_address0;
    end else begin
        bias_buf_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_9_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_9_ce0 = grp_load_bias_from_axi_fu_4657_dest_V9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        bias_buf_V_9_ce0 = grp_CONV_1x1_bias_fu_2494_bias_V102_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        bias_buf_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_bias_V102_ce0;
    end else begin
        bias_buf_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state252)) begin
        bias_buf_V_9_d0 = 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_9_d0 = grp_load_bias_from_axi_fu_4657_dest_V9_d0;
    end else begin
        bias_buf_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
        bias_buf_V_9_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14))) begin
        bias_buf_V_9_we0 = grp_load_bias_from_axi_fu_4657_dest_V9_we0;
    end else begin
        bias_buf_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state274) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bias_V_offset = 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106))) begin
        grp_CONV_1x1_bias_fu_2494_bias_V_offset = 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58))) begin
        grp_CONV_1x1_bias_fu_2494_bias_V_offset = 4'd2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_CONV_1x1_bias_fu_2494_bias_V_offset = zext_ln891_1_reg_6247;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bias_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_0_V_q0 = FM_buf1_V_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_0_V_q0 = FM_buf4_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_0_V_q0 = FM_buf3_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_0_V_q0 = FM_buf2_V_0_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_10_V_q0 = FM_buf1_V_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_10_V_q0 = FM_buf4_V_10_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_10_V_q0 = FM_buf3_V_10_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_10_V_q0 = FM_buf2_V_10_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_10_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_11_V_q0 = FM_buf1_V_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_11_V_q0 = FM_buf4_V_11_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_11_V_q0 = FM_buf3_V_11_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_11_V_q0 = FM_buf2_V_11_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_11_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_12_V_q0 = FM_buf1_V_12_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_12_V_q0 = FM_buf4_V_12_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_12_V_q0 = FM_buf3_V_12_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_12_V_q0 = FM_buf2_V_12_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_12_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_13_V_q0 = FM_buf1_V_13_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_13_V_q0 = FM_buf4_V_13_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_13_V_q0 = FM_buf3_V_13_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_13_V_q0 = FM_buf2_V_13_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_13_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_14_V_q0 = FM_buf1_V_14_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_14_V_q0 = FM_buf4_V_14_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_14_V_q0 = FM_buf3_V_14_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_14_V_q0 = FM_buf2_V_14_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_14_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_15_V_q0 = FM_buf1_V_15_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_15_V_q0 = FM_buf4_V_15_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_15_V_q0 = FM_buf3_V_15_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_15_V_q0 = FM_buf2_V_15_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_15_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_16_V_q0 = FM_buf1_V_16_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_16_V_q0 = FM_buf4_V_16_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_16_V_q0 = FM_buf3_V_16_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_16_V_q0 = FM_buf2_V_16_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_16_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_17_V_q0 = FM_buf1_V_17_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_17_V_q0 = FM_buf4_V_17_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_17_V_q0 = FM_buf3_V_17_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_17_V_q0 = FM_buf2_V_17_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_17_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_18_V_q0 = FM_buf1_V_18_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_18_V_q0 = FM_buf4_V_18_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_18_V_q0 = FM_buf3_V_18_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_18_V_q0 = FM_buf2_V_18_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_18_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_19_V_q0 = FM_buf1_V_19_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_19_V_q0 = FM_buf4_V_19_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_19_V_q0 = FM_buf3_V_19_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_19_V_q0 = FM_buf2_V_19_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_19_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_1_V_q0 = FM_buf1_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_1_V_q0 = FM_buf4_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_1_V_q0 = FM_buf3_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_1_V_q0 = FM_buf2_V_1_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_20_V_q0 = FM_buf1_V_20_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_20_V_q0 = FM_buf4_V_20_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_20_V_q0 = FM_buf3_V_20_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_20_V_q0 = FM_buf2_V_20_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_20_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_21_V_q0 = FM_buf1_V_21_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_21_V_q0 = FM_buf4_V_21_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_21_V_q0 = FM_buf3_V_21_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_21_V_q0 = FM_buf2_V_21_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_21_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_22_V_q0 = FM_buf1_V_22_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_22_V_q0 = FM_buf4_V_22_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_22_V_q0 = FM_buf3_V_22_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_22_V_q0 = FM_buf2_V_22_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_22_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_23_V_q0 = FM_buf1_V_23_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_23_V_q0 = FM_buf4_V_23_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_23_V_q0 = FM_buf3_V_23_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_23_V_q0 = FM_buf2_V_23_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_23_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_24_V_q0 = FM_buf1_V_24_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_24_V_q0 = FM_buf4_V_24_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_24_V_q0 = FM_buf3_V_24_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_24_V_q0 = FM_buf2_V_24_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_24_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_25_V_q0 = FM_buf1_V_25_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_25_V_q0 = FM_buf4_V_25_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_25_V_q0 = FM_buf3_V_25_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_25_V_q0 = FM_buf2_V_25_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_25_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_26_V_q0 = FM_buf1_V_26_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_26_V_q0 = FM_buf4_V_26_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_26_V_q0 = FM_buf3_V_26_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_26_V_q0 = FM_buf2_V_26_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_26_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_27_V_q0 = FM_buf1_V_27_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_27_V_q0 = FM_buf4_V_27_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_27_V_q0 = FM_buf3_V_27_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_27_V_q0 = FM_buf2_V_27_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_27_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_28_V_q0 = FM_buf1_V_28_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_28_V_q0 = FM_buf4_V_28_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_28_V_q0 = FM_buf3_V_28_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_28_V_q0 = FM_buf2_V_28_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_28_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_29_V_q0 = FM_buf1_V_29_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_29_V_q0 = FM_buf4_V_29_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_29_V_q0 = FM_buf3_V_29_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_29_V_q0 = FM_buf2_V_29_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_29_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_2_V_q0 = FM_buf1_V_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_2_V_q0 = FM_buf4_V_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_2_V_q0 = FM_buf3_V_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_2_V_q0 = FM_buf2_V_2_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_30_V_q0 = FM_buf1_V_30_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_30_V_q0 = FM_buf4_V_30_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_30_V_q0 = FM_buf3_V_30_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_30_V_q0 = FM_buf2_V_30_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_30_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_31_V_q0 = FM_buf1_V_31_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_31_V_q0 = FM_buf4_V_31_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_31_V_q0 = FM_buf3_V_31_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_31_V_q0 = FM_buf2_V_31_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_31_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_3_V_q0 = FM_buf1_V_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_3_V_q0 = FM_buf4_V_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_3_V_q0 = FM_buf3_V_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_3_V_q0 = FM_buf2_V_3_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_4_V_q0 = FM_buf1_V_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_4_V_q0 = FM_buf4_V_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_4_V_q0 = FM_buf3_V_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_4_V_q0 = FM_buf2_V_4_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_5_V_q0 = FM_buf1_V_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_5_V_q0 = FM_buf4_V_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_5_V_q0 = FM_buf3_V_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_5_V_q0 = FM_buf2_V_5_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_6_V_q0 = FM_buf1_V_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_6_V_q0 = FM_buf4_V_6_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_6_V_q0 = FM_buf3_V_6_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_6_V_q0 = FM_buf2_V_6_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_7_V_q0 = FM_buf1_V_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_7_V_q0 = FM_buf4_V_7_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_7_V_q0 = FM_buf3_V_7_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_7_V_q0 = FM_buf2_V_7_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_8_V_q0 = FM_buf1_V_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_8_V_q0 = FM_buf4_V_8_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_8_V_q0 = FM_buf3_V_8_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_8_V_q0 = FM_buf2_V_8_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_8_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_9_V_q0 = FM_buf1_V_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_bottom_9_V_q0 = FM_buf4_V_9_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_9_V_q0 = FM_buf3_V_9_q0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_bottom_9_V_q0 = FM_buf2_V_9_q0;
    end else begin
        grp_CONV_1x1_bias_fu_2494_bottom_9_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state274)) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = icmp_ln1228_reg_7025;
    end else if (((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = icmp_ln1202_reg_6997;
    end else if (((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = icmp_ln1198_reg_6992;
    end else if (((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = icmp_ln1106_reg_6741;
    end else if (((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = icmp_ln1102_reg_6736;
    end else if (((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = icmp_ln1054_reg_6633;
    end else if (((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = icmp_ln1050_reg_6628;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58))) begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = 1'd1;
    end else begin
        grp_CONV_1x1_bias_fu_2494_first_ci_flag = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_skip = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_CONV_1x1_bias_fu_2494_skip = 1'd1;
    end else begin
        grp_CONV_1x1_bias_fu_2494_skip = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_CONV_1x1_bias_fu_2494_weights_V_offset = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_CONV_1x1_bias_fu_2494_weights_V_offset = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_CONV_1x1_bias_fu_2494_weights_V_offset = 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_CONV_1x1_bias_fu_2494_weights_V_offset = zext_ln891_reg_6242;
    end else begin
        grp_CONV_1x1_bias_fu_2494_weights_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_bias_V_offset = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bias_V_offset = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bias_V_offset = 4'd0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bias_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q0 = FM_buf4_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q0 = FM_buf3_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q0 = FM_buf1_V_0_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q1 = FM_buf4_V_0_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q1 = FM_buf3_V_0_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q1 = FM_buf1_V_0_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_0_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q0 = FM_buf4_V_10_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q0 = FM_buf3_V_10_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q0 = FM_buf1_V_10_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q1 = FM_buf4_V_10_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q1 = FM_buf3_V_10_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q1 = FM_buf1_V_10_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_10_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q0 = FM_buf4_V_11_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q0 = FM_buf3_V_11_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q0 = FM_buf1_V_11_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q1 = FM_buf4_V_11_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q1 = FM_buf3_V_11_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q1 = FM_buf1_V_11_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_11_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q0 = FM_buf4_V_12_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q0 = FM_buf3_V_12_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q0 = FM_buf1_V_12_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q1 = FM_buf4_V_12_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q1 = FM_buf3_V_12_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q1 = FM_buf1_V_12_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_12_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q0 = FM_buf4_V_13_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q0 = FM_buf3_V_13_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q0 = FM_buf1_V_13_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q1 = FM_buf4_V_13_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q1 = FM_buf3_V_13_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q1 = FM_buf1_V_13_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_13_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q0 = FM_buf4_V_14_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q0 = FM_buf3_V_14_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q0 = FM_buf1_V_14_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q1 = FM_buf4_V_14_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q1 = FM_buf3_V_14_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q1 = FM_buf1_V_14_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_14_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q0 = FM_buf4_V_15_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q0 = FM_buf3_V_15_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q0 = FM_buf1_V_15_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q1 = FM_buf4_V_15_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q1 = FM_buf3_V_15_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q1 = FM_buf1_V_15_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_15_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q0 = FM_buf4_V_16_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q0 = FM_buf3_V_16_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q0 = FM_buf1_V_16_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q1 = FM_buf4_V_16_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q1 = FM_buf3_V_16_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q1 = FM_buf1_V_16_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_16_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q0 = FM_buf4_V_17_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q0 = FM_buf3_V_17_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q0 = FM_buf1_V_17_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q1 = FM_buf4_V_17_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q1 = FM_buf3_V_17_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q1 = FM_buf1_V_17_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_17_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q0 = FM_buf4_V_18_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q0 = FM_buf3_V_18_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q0 = FM_buf1_V_18_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q1 = FM_buf4_V_18_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q1 = FM_buf3_V_18_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q1 = FM_buf1_V_18_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_18_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q0 = FM_buf4_V_19_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q0 = FM_buf3_V_19_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q0 = FM_buf1_V_19_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q1 = FM_buf4_V_19_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q1 = FM_buf3_V_19_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q1 = FM_buf1_V_19_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_19_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q0 = FM_buf4_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q0 = FM_buf3_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q0 = FM_buf1_V_1_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q1 = FM_buf4_V_1_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q1 = FM_buf3_V_1_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q1 = FM_buf1_V_1_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_1_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q0 = FM_buf4_V_20_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q0 = FM_buf3_V_20_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q0 = FM_buf1_V_20_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q1 = FM_buf4_V_20_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q1 = FM_buf3_V_20_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q1 = FM_buf1_V_20_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_20_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q0 = FM_buf4_V_21_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q0 = FM_buf3_V_21_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q0 = FM_buf1_V_21_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q1 = FM_buf4_V_21_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q1 = FM_buf3_V_21_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q1 = FM_buf1_V_21_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_21_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q0 = FM_buf4_V_22_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q0 = FM_buf3_V_22_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q0 = FM_buf1_V_22_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q1 = FM_buf4_V_22_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q1 = FM_buf3_V_22_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q1 = FM_buf1_V_22_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_22_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q0 = FM_buf4_V_23_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q0 = FM_buf3_V_23_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q0 = FM_buf1_V_23_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q1 = FM_buf4_V_23_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q1 = FM_buf3_V_23_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q1 = FM_buf1_V_23_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_23_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q0 = FM_buf4_V_24_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q0 = FM_buf3_V_24_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q0 = FM_buf1_V_24_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q1 = FM_buf4_V_24_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q1 = FM_buf3_V_24_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q1 = FM_buf1_V_24_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_24_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q0 = FM_buf4_V_25_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q0 = FM_buf3_V_25_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q0 = FM_buf1_V_25_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q1 = FM_buf4_V_25_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q1 = FM_buf3_V_25_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q1 = FM_buf1_V_25_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_25_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q0 = FM_buf4_V_26_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q0 = FM_buf3_V_26_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q0 = FM_buf1_V_26_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q1 = FM_buf4_V_26_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q1 = FM_buf3_V_26_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q1 = FM_buf1_V_26_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_26_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q0 = FM_buf4_V_27_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q0 = FM_buf3_V_27_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q0 = FM_buf1_V_27_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q1 = FM_buf4_V_27_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q1 = FM_buf3_V_27_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q1 = FM_buf1_V_27_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_27_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q0 = FM_buf4_V_28_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q0 = FM_buf3_V_28_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q0 = FM_buf1_V_28_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q1 = FM_buf4_V_28_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q1 = FM_buf3_V_28_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q1 = FM_buf1_V_28_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_28_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q0 = FM_buf4_V_29_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q0 = FM_buf3_V_29_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q0 = FM_buf1_V_29_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q1 = FM_buf4_V_29_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q1 = FM_buf3_V_29_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q1 = FM_buf1_V_29_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_29_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q0 = FM_buf4_V_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q0 = FM_buf3_V_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q0 = FM_buf1_V_2_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q1 = FM_buf4_V_2_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q1 = FM_buf3_V_2_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q1 = FM_buf1_V_2_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_2_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q0 = FM_buf4_V_30_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q0 = FM_buf3_V_30_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q0 = FM_buf1_V_30_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q1 = FM_buf4_V_30_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q1 = FM_buf3_V_30_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q1 = FM_buf1_V_30_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_30_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q0 = FM_buf4_V_31_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q0 = FM_buf3_V_31_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q0 = FM_buf1_V_31_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q1 = FM_buf4_V_31_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q1 = FM_buf3_V_31_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q1 = FM_buf1_V_31_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_31_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q0 = FM_buf4_V_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q0 = FM_buf3_V_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q0 = FM_buf1_V_3_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q1 = FM_buf4_V_3_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q1 = FM_buf3_V_3_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q1 = FM_buf1_V_3_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_3_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q0 = FM_buf4_V_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q0 = FM_buf3_V_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q0 = FM_buf1_V_4_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q1 = FM_buf4_V_4_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q1 = FM_buf3_V_4_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q1 = FM_buf1_V_4_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_4_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q0 = FM_buf4_V_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q0 = FM_buf3_V_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q0 = FM_buf1_V_5_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q1 = FM_buf4_V_5_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q1 = FM_buf3_V_5_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q1 = FM_buf1_V_5_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_5_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q0 = FM_buf4_V_6_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q0 = FM_buf3_V_6_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q0 = FM_buf1_V_6_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q1 = FM_buf4_V_6_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q1 = FM_buf3_V_6_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q1 = FM_buf1_V_6_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_6_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q0 = FM_buf4_V_7_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q0 = FM_buf3_V_7_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q0 = FM_buf1_V_7_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q1 = FM_buf4_V_7_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q1 = FM_buf3_V_7_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q1 = FM_buf1_V_7_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_7_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q0 = FM_buf4_V_8_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q0 = FM_buf3_V_8_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q0 = FM_buf1_V_8_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q1 = FM_buf4_V_8_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q1 = FM_buf3_V_8_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q1 = FM_buf1_V_8_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_8_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q0 = FM_buf4_V_9_q0;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q0 = FM_buf3_V_9_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q0 = FM_buf1_V_9_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q1 = FM_buf4_V_9_q1;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q1 = FM_buf3_V_9_q1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state93) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q1 = FM_buf1_V_9_q1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_bottom_9_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_relu = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_relu = 1'd1;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_relu = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_0_V_q0 = FM_buf4_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_0_V_q0 = FM_buf3_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_0_V_q0 = FM_buf2_V_0_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_10_V_q0 = FM_buf4_V_10_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_10_V_q0 = FM_buf3_V_10_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_10_V_q0 = FM_buf2_V_10_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_10_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_11_V_q0 = FM_buf4_V_11_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_11_V_q0 = FM_buf3_V_11_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_11_V_q0 = FM_buf2_V_11_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_11_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_12_V_q0 = FM_buf4_V_12_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_12_V_q0 = FM_buf3_V_12_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_12_V_q0 = FM_buf2_V_12_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_12_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_13_V_q0 = FM_buf4_V_13_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_13_V_q0 = FM_buf3_V_13_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_13_V_q0 = FM_buf2_V_13_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_13_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_14_V_q0 = FM_buf4_V_14_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_14_V_q0 = FM_buf3_V_14_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_14_V_q0 = FM_buf2_V_14_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_14_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_15_V_q0 = FM_buf4_V_15_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_15_V_q0 = FM_buf3_V_15_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_15_V_q0 = FM_buf2_V_15_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_15_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_16_V_q0 = FM_buf4_V_16_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_16_V_q0 = FM_buf3_V_16_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_16_V_q0 = FM_buf2_V_16_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_16_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_17_V_q0 = FM_buf4_V_17_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_17_V_q0 = FM_buf3_V_17_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_17_V_q0 = FM_buf2_V_17_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_17_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_18_V_q0 = FM_buf4_V_18_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_18_V_q0 = FM_buf3_V_18_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_18_V_q0 = FM_buf2_V_18_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_18_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_19_V_q0 = FM_buf4_V_19_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_19_V_q0 = FM_buf3_V_19_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_19_V_q0 = FM_buf2_V_19_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_19_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_1_V_q0 = FM_buf4_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_1_V_q0 = FM_buf3_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_1_V_q0 = FM_buf2_V_1_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_20_V_q0 = FM_buf4_V_20_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_20_V_q0 = FM_buf3_V_20_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_20_V_q0 = FM_buf2_V_20_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_20_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_21_V_q0 = FM_buf4_V_21_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_21_V_q0 = FM_buf3_V_21_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_21_V_q0 = FM_buf2_V_21_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_21_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_22_V_q0 = FM_buf4_V_22_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_22_V_q0 = FM_buf3_V_22_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_22_V_q0 = FM_buf2_V_22_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_22_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_23_V_q0 = FM_buf4_V_23_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_23_V_q0 = FM_buf3_V_23_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_23_V_q0 = FM_buf2_V_23_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_23_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_24_V_q0 = FM_buf4_V_24_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_24_V_q0 = FM_buf3_V_24_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_24_V_q0 = FM_buf2_V_24_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_24_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_25_V_q0 = FM_buf4_V_25_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_25_V_q0 = FM_buf3_V_25_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_25_V_q0 = FM_buf2_V_25_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_25_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_26_V_q0 = FM_buf4_V_26_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_26_V_q0 = FM_buf3_V_26_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_26_V_q0 = FM_buf2_V_26_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_26_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_27_V_q0 = FM_buf4_V_27_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_27_V_q0 = FM_buf3_V_27_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_27_V_q0 = FM_buf2_V_27_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_27_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_28_V_q0 = FM_buf4_V_28_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_28_V_q0 = FM_buf3_V_28_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_28_V_q0 = FM_buf2_V_28_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_28_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_29_V_q0 = FM_buf4_V_29_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_29_V_q0 = FM_buf3_V_29_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_29_V_q0 = FM_buf2_V_29_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_29_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_2_V_q0 = FM_buf4_V_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_2_V_q0 = FM_buf3_V_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_2_V_q0 = FM_buf2_V_2_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_30_V_q0 = FM_buf4_V_30_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_30_V_q0 = FM_buf3_V_30_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_30_V_q0 = FM_buf2_V_30_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_30_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_31_V_q0 = FM_buf4_V_31_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_31_V_q0 = FM_buf3_V_31_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_31_V_q0 = FM_buf2_V_31_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_31_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_3_V_q0 = FM_buf4_V_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_3_V_q0 = FM_buf3_V_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_3_V_q0 = FM_buf2_V_3_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_4_V_q0 = FM_buf4_V_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_4_V_q0 = FM_buf3_V_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_4_V_q0 = FM_buf2_V_4_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_5_V_q0 = FM_buf4_V_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_5_V_q0 = FM_buf3_V_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_5_V_q0 = FM_buf2_V_5_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_6_V_q0 = FM_buf4_V_6_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_6_V_q0 = FM_buf3_V_6_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_6_V_q0 = FM_buf2_V_6_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_7_V_q0 = FM_buf4_V_7_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_7_V_q0 = FM_buf3_V_7_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_7_V_q0 = FM_buf2_V_7_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_8_V_q0 = FM_buf4_V_8_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_8_V_q0 = FM_buf3_V_8_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_8_V_q0 = FM_buf2_V_8_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_8_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_9_V_q0 = FM_buf4_V_9_q0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_9_V_q0 = FM_buf3_V_9_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_top_9_V_q0 = FM_buf2_V_9_q0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_top_9_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state249)) begin
        grp_DW_CONV_3x3_bias_fu_1650_weights_V_offset = 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_DW_CONV_3x3_bias_fu_1650_weights_V_offset = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state223))) begin
        grp_DW_CONV_3x3_bias_fu_1650_weights_V_offset = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_DW_CONV_3x3_bias_fu_1650_weights_V_offset = 4'd0;
    end else begin
        grp_DW_CONV_3x3_bias_fu_1650_weights_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_Relu_Max_Pooling_fu_3272_buf_id = add_ln991_reg_6487;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_Relu_Max_Pooling_fu_3272_buf_id = 4'd0;
    end else begin
        grp_Relu_Max_Pooling_fu_3272_buf_id = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_Relu_Max_Pooling_fu_3272_ch = co6_0_reg_1472;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_Relu_Max_Pooling_fu_3272_ch = zext_ln925_reg_6315;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_Relu_Max_Pooling_fu_3272_ch = zext_ln892_reg_6252;
    end else begin
        grp_Relu_Max_Pooling_fu_3272_ch = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_Relu_Max_Pooling_fu_3272_col = zext_ln991_reg_6406;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_Relu_Max_Pooling_fu_3272_col = zext_ln934_1_reg_6305;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_Relu_Max_Pooling_fu_3272_col = col_0_reg_1388;
    end else begin
        grp_Relu_Max_Pooling_fu_3272_col = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_Relu_Max_Pooling_fu_3272_layer = 4'd3;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_Relu_Max_Pooling_fu_3272_layer = 4'd2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_Relu_Max_Pooling_fu_3272_layer = 4'd1;
    end else begin
        grp_Relu_Max_Pooling_fu_3272_layer = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_Relu_Max_Pooling_fu_3272_offset_h = col5_0_reg_1460;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_Relu_Max_Pooling_fu_3272_offset_h = zext_ln934_3_reg_6310;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_Relu_Max_Pooling_fu_3272_offset_h = zext_ln892_1_reg_6229;
    end else begin
        grp_Relu_Max_Pooling_fu_3272_offset_h = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_Relu_Max_Pooling_fu_3272_offset_w = row4_0_reg_1448;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_Relu_Max_Pooling_fu_3272_offset_w = zext_ln934_2_reg_6286;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_Relu_Max_Pooling_fu_3272_offset_w = zext_ln892_2_reg_6211;
    end else begin
        grp_Relu_Max_Pooling_fu_3272_offset_w = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_Relu_Max_Pooling_fu_3272_row = zext_ln991_1_reg_6388;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_Relu_Max_Pooling_fu_3272_row = zext_ln934_reg_6281;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_Relu_Max_Pooling_fu_3272_row = row_0_reg_1376;
    end else begin
        grp_Relu_Max_Pooling_fu_3272_row = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state14) | ((grp_Relu_Convert_FIX_fu_3555_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state192)) | ((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state261)) | ((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state175)) | ((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state145)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state79)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state78)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state12)))) begin
        grp_load_bias_from_axi_fu_4657_ap_start = 1'b1;
    end else begin
        grp_load_bias_from_axi_fu_4657_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        grp_load_bias_from_axi_fu_4657_dest_V_offset = 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_load_bias_from_axi_fu_4657_dest_V_offset = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state221))) begin
        grp_load_bias_from_axi_fu_4657_dest_V_offset = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state208) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_load_bias_from_axi_fu_4657_dest_V_offset = 4'd0;
    end else begin
        grp_load_bias_from_axi_fu_4657_dest_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state261)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_14_read_reg_6955;
    end else if ((1'b1 == ap_CS_fsm_state247)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_12_read_reg_6921;
    end else if ((1'b1 == ap_CS_fsm_state234)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_11_read_reg_6900;
    end else if ((1'b1 == ap_CS_fsm_state221)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_10_read_reg_6864;
    end else if ((1'b1 == ap_CS_fsm_state208)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_9_read_reg_6838;
    end else if ((1'b1 == ap_CS_fsm_state192)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_13_read_reg_6767;
    end else if ((1'b1 == ap_CS_fsm_state175)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_7_read_reg_6694;
    end else if ((1'b1 == ap_CS_fsm_state161)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_8_read_reg_6649;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_5_read_reg_6581;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_3_read_reg_6531;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_6_read_reg_6441;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78))) begin
        grp_load_bias_from_axi_fu_4657_src_V = reg_4774;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_load_bias_from_axi_fu_4657_src_V = BUS512_addr_4_read_reg_6339;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_load_bias_from_axi_fu_4657_src_V = reg_4769;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_load_bias_from_axi_fu_4657_src_V = reg_4759;
    end else begin
        grp_load_bias_from_axi_fu_4657_src_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state272)) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = zext_ln1227_reg_7035;
    end else if ((((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)))) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = zext_ln1201_reg_6987;
    end else if ((1'b1 == ap_CS_fsm_state261)) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = 8'd58;
    end else if ((((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)))) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = zext_ln1105_reg_6731;
    end else if ((1'b1 == ap_CS_fsm_state175)) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = 8'd30;
    end else if ((((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = zext_ln1053_reg_6623;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = 8'd12;
    end else if ((((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)))) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = zext_ln1024_reg_6536;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        grp_load_buf_from_DDR_fu_4356_buf_id = 8'd6;
    end else begin
        grp_load_buf_from_DDR_fu_4356_buf_id = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_load_dw1_pool_from_D_fu_4158_ch_offset = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_load_dw1_pool_from_D_fu_4158_ch_offset = 1'd0;
    end else begin
        grp_load_dw1_pool_from_D_fu_4158_ch_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_load_dw2_pool_from_D_fu_4271_ch_offset = 4'd2;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_load_dw2_pool_from_D_fu_4271_ch_offset = 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        grp_load_dw2_pool_from_D_fu_4271_ch_offset = 4'd0;
    end else begin
        grp_load_dw2_pool_from_D_fu_4271_ch_offset = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_load_image_chunk_nor_fu_1590_col = col_1_reg_6223;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_load_image_chunk_nor_fu_1590_col = 4'd0;
    end else begin
        grp_load_image_chunk_nor_fu_1590_col = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_load_image_chunk_nor_fu_1590_offset_h = reg_4764;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_load_image_chunk_nor_fu_1590_offset_h = 2'd0;
    end else begin
        grp_load_image_chunk_nor_fu_1590_offset_h = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_load_weight_1x1_from_fu_4579_dest_V_offset_offset = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_load_weight_1x1_from_fu_4579_dest_V_offset_offset = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_load_weight_1x1_from_fu_4579_dest_V_offset_offset = 4'd0;
    end else begin
        grp_load_weight_1x1_from_fu_4579_dest_V_offset_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state272)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = sext_ln1226_reg_7030;
    end else if ((1'b1 == ap_CS_fsm_state264)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = add_ln1194_1_reg_6977;
    end else if ((1'b1 == ap_CS_fsm_state178)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = add_ln1098_1_reg_6721;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = zext_ln1046_3_reg_6618;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = zext_ln987_reg_6482;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = zext_ln984_reg_6472;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = zext_ln981_1_reg_6462;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = zext_ln931_reg_6364;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = zext_ln928_reg_6354;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = 9'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = 9'd0;
    end else begin
        grp_load_weight_1x1_from_fu_4579_src_V_offset1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state238)) begin
        grp_load_weight_3x3_from_fu_4496_dest_V_offset_offset = 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_load_weight_3x3_from_fu_4496_dest_V_offset_offset = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_load_weight_3x3_from_fu_4496_dest_V_offset_offset = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state3))) begin
        grp_load_weight_3x3_from_fu_4496_dest_V_offset_offset = 4'd0;
    end else begin
        grp_load_weight_3x3_from_fu_4496_dest_V_offset_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state238)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = zext_ln1175_reg_6910;
    end else if ((1'b1 == ap_CS_fsm_state225)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = zext_ln1169_reg_6874;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = zext_ln1163_reg_6848;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = zext_ln1156_reg_6822;
    end else if ((1'b1 == ap_CS_fsm_state183)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = zext_ln1118_reg_6751;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = zext_ln1060_reg_6613;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = zext_ln1016_reg_6515;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = 7'd5;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = 7'd4;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = 7'd3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = 7'd2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = 7'd1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = 7'd0;
    end else begin
        grp_load_weight_3x3_from_fu_4496_src_V_offset1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state269)) begin
        grp_relu_copy_buf_to_DDR_1_fu_3483_buf_id = zext_ln1206_reg_7002;
    end else if ((1'b1 == ap_CS_fsm_state183)) begin
        grp_relu_copy_buf_to_DDR_1_fu_3483_buf_id = zext_ln1111_reg_6746;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        grp_relu_copy_buf_to_DDR_1_fu_3483_buf_id = add_ln990_2_reg_6457;
    end else begin
        grp_relu_copy_buf_to_DDR_1_fu_3483_buf_id = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state251)) begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = add_ln1178_reg_6926;
    end else if ((1'b1 == ap_CS_fsm_state238)) begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = add_ln1172_reg_6905;
    end else if ((1'b1 == ap_CS_fsm_state225)) begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = add_ln1166_reg_6869;
    end else if ((1'b1 == ap_CS_fsm_state212)) begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = add_ln1160_reg_6843;
    end else if ((1'b1 == ap_CS_fsm_state196)) begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = add_ln1122_reg_6772;
    end else if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = zext_ln1064_reg_6659;
    end else if ((1'b1 == ap_CS_fsm_state135)) begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = zext_ln1028_reg_6546;
    end else begin
        grp_relu_copy_buf_to_DDR_fu_3687_buf_id = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_0_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_0_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_0_address0;
    end else begin
        weight_buf_1x1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_0_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_0_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_0_ce0;
    end else begin
        weight_buf_1x1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_0_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_0_we0;
    end else begin
        weight_buf_1x1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_10_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_10_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_10_address0;
    end else begin
        weight_buf_1x1_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_10_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_10_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_10_ce0;
    end else begin
        weight_buf_1x1_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_10_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_10_we0;
    end else begin
        weight_buf_1x1_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_11_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_11_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_11_address0;
    end else begin
        weight_buf_1x1_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_11_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_11_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_11_ce0;
    end else begin
        weight_buf_1x1_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_11_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_11_we0;
    end else begin
        weight_buf_1x1_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_12_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_12_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_12_address0;
    end else begin
        weight_buf_1x1_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_12_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_12_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_12_ce0;
    end else begin
        weight_buf_1x1_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_12_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_12_we0;
    end else begin
        weight_buf_1x1_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_13_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_13_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_13_address0;
    end else begin
        weight_buf_1x1_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_13_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_13_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_13_ce0;
    end else begin
        weight_buf_1x1_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_13_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_13_we0;
    end else begin
        weight_buf_1x1_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_14_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_14_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_14_address0;
    end else begin
        weight_buf_1x1_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_14_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_14_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_14_ce0;
    end else begin
        weight_buf_1x1_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_14_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_14_we0;
    end else begin
        weight_buf_1x1_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_15_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_15_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_15_address0;
    end else begin
        weight_buf_1x1_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_15_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_15_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_15_ce0;
    end else begin
        weight_buf_1x1_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_15_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_15_we0;
    end else begin
        weight_buf_1x1_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_16_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_16_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_16_address0;
    end else begin
        weight_buf_1x1_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_16_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_16_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_16_ce0;
    end else begin
        weight_buf_1x1_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_16_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_16_we0;
    end else begin
        weight_buf_1x1_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_17_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_17_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_17_address0;
    end else begin
        weight_buf_1x1_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_17_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_17_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_17_ce0;
    end else begin
        weight_buf_1x1_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_17_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_17_we0;
    end else begin
        weight_buf_1x1_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_18_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_18_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_18_address0;
    end else begin
        weight_buf_1x1_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_18_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_18_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_18_ce0;
    end else begin
        weight_buf_1x1_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_18_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_18_we0;
    end else begin
        weight_buf_1x1_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_19_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_19_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_19_address0;
    end else begin
        weight_buf_1x1_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_19_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_19_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_19_ce0;
    end else begin
        weight_buf_1x1_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_19_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_19_we0;
    end else begin
        weight_buf_1x1_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_1_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_1_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_1_address0;
    end else begin
        weight_buf_1x1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_1_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_1_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_1_ce0;
    end else begin
        weight_buf_1x1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_1_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_1_we0;
    end else begin
        weight_buf_1x1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_20_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_20_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_20_address0;
    end else begin
        weight_buf_1x1_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_20_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_20_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_20_ce0;
    end else begin
        weight_buf_1x1_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_20_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_20_we0;
    end else begin
        weight_buf_1x1_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_21_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_21_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_21_address0;
    end else begin
        weight_buf_1x1_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_21_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_21_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_21_ce0;
    end else begin
        weight_buf_1x1_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_21_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_21_we0;
    end else begin
        weight_buf_1x1_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_22_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_22_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_22_address0;
    end else begin
        weight_buf_1x1_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_22_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_22_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_22_ce0;
    end else begin
        weight_buf_1x1_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_22_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_22_we0;
    end else begin
        weight_buf_1x1_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_23_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_23_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_23_address0;
    end else begin
        weight_buf_1x1_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_23_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_23_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_23_ce0;
    end else begin
        weight_buf_1x1_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_23_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_23_we0;
    end else begin
        weight_buf_1x1_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_24_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_24_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_24_address0;
    end else begin
        weight_buf_1x1_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_24_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_24_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_24_ce0;
    end else begin
        weight_buf_1x1_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_24_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_24_we0;
    end else begin
        weight_buf_1x1_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_25_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_25_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_25_address0;
    end else begin
        weight_buf_1x1_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_25_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_25_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_25_ce0;
    end else begin
        weight_buf_1x1_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_25_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_25_we0;
    end else begin
        weight_buf_1x1_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_26_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_26_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_26_address0;
    end else begin
        weight_buf_1x1_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_26_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_26_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_26_ce0;
    end else begin
        weight_buf_1x1_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_26_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_26_we0;
    end else begin
        weight_buf_1x1_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_27_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_27_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_27_address0;
    end else begin
        weight_buf_1x1_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_27_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_27_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_27_ce0;
    end else begin
        weight_buf_1x1_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_27_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_27_we0;
    end else begin
        weight_buf_1x1_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_28_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_28_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_28_address0;
    end else begin
        weight_buf_1x1_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_28_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_28_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_28_ce0;
    end else begin
        weight_buf_1x1_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_28_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_28_we0;
    end else begin
        weight_buf_1x1_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_29_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_29_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_29_address0;
    end else begin
        weight_buf_1x1_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_29_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_29_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_29_ce0;
    end else begin
        weight_buf_1x1_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_29_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_29_we0;
    end else begin
        weight_buf_1x1_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_2_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_2_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_2_address0;
    end else begin
        weight_buf_1x1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_2_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_2_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_2_ce0;
    end else begin
        weight_buf_1x1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_2_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_2_we0;
    end else begin
        weight_buf_1x1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_30_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_30_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_30_address0;
    end else begin
        weight_buf_1x1_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_30_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_30_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_30_ce0;
    end else begin
        weight_buf_1x1_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_30_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_30_we0;
    end else begin
        weight_buf_1x1_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_31_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_31_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_31_address0;
    end else begin
        weight_buf_1x1_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_31_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_31_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_31_ce0;
    end else begin
        weight_buf_1x1_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_31_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_31_we0;
    end else begin
        weight_buf_1x1_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_3_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_3_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_3_address0;
    end else begin
        weight_buf_1x1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_3_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_3_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_3_ce0;
    end else begin
        weight_buf_1x1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_3_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_3_we0;
    end else begin
        weight_buf_1x1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_4_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_4_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_4_address0;
    end else begin
        weight_buf_1x1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_4_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_4_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_4_ce0;
    end else begin
        weight_buf_1x1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_4_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_4_we0;
    end else begin
        weight_buf_1x1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_5_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_5_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_5_address0;
    end else begin
        weight_buf_1x1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_5_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_5_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_5_ce0;
    end else begin
        weight_buf_1x1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_5_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_5_we0;
    end else begin
        weight_buf_1x1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_6_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_6_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_6_address0;
    end else begin
        weight_buf_1x1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_6_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_6_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_6_ce0;
    end else begin
        weight_buf_1x1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_6_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_6_we0;
    end else begin
        weight_buf_1x1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_7_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_7_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_7_address0;
    end else begin
        weight_buf_1x1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_7_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_7_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_7_ce0;
    end else begin
        weight_buf_1x1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_7_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_7_we0;
    end else begin
        weight_buf_1x1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_8_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_8_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_8_address0;
    end else begin
        weight_buf_1x1_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_8_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_8_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_8_ce0;
    end else begin
        weight_buf_1x1_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_8_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_8_we0;
    end else begin
        weight_buf_1x1_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_9_address0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_address0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_9_address0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_9_address0;
    end else begin
        weight_buf_1x1_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_9_ce0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state274) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state58) | ((trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state266)) | ((trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state180)) | ((trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state150)) | ((trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state150)))) begin
        weight_buf_1x1_V_9_ce0 = grp_CONV_1x1_bias_fu_2494_weight_buf_1x1_V_9_ce0;
    end else begin
        weight_buf_1x1_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state15))) begin
        weight_buf_1x1_V_9_we0 = grp_load_weight_1x1_from_fu_4579_weight_buf_1x1_V_9_we0;
    end else begin
        weight_buf_1x1_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_0_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_0_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_address0;
    end else begin
        weight_buf_3x3_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_0_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_0_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_ce0;
    end else begin
        weight_buf_3x3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_0_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_0_ce1;
    end else begin
        weight_buf_3x3_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_0_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_0_we0;
    end else begin
        weight_buf_3x3_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_10_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_10_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_address0;
    end else begin
        weight_buf_3x3_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_10_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_10_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_ce0;
    end else begin
        weight_buf_3x3_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_10_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_10_ce1;
    end else begin
        weight_buf_3x3_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_10_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_10_we0;
    end else begin
        weight_buf_3x3_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_11_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_11_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_address0;
    end else begin
        weight_buf_3x3_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_11_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_11_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_ce0;
    end else begin
        weight_buf_3x3_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_11_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_11_ce1;
    end else begin
        weight_buf_3x3_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_11_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_11_we0;
    end else begin
        weight_buf_3x3_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_12_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_12_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_address0;
    end else begin
        weight_buf_3x3_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_12_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_12_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_ce0;
    end else begin
        weight_buf_3x3_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_12_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_12_ce1;
    end else begin
        weight_buf_3x3_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_12_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_12_we0;
    end else begin
        weight_buf_3x3_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_13_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_13_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_address0;
    end else begin
        weight_buf_3x3_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_13_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_13_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_ce0;
    end else begin
        weight_buf_3x3_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_13_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_13_ce1;
    end else begin
        weight_buf_3x3_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_13_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_13_we0;
    end else begin
        weight_buf_3x3_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_14_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_14_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_address0;
    end else begin
        weight_buf_3x3_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_14_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_14_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_ce0;
    end else begin
        weight_buf_3x3_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_14_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_14_ce1;
    end else begin
        weight_buf_3x3_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_14_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_14_we0;
    end else begin
        weight_buf_3x3_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_15_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_15_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_address0;
    end else begin
        weight_buf_3x3_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_15_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_15_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_ce0;
    end else begin
        weight_buf_3x3_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_15_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_15_ce1;
    end else begin
        weight_buf_3x3_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_15_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_15_we0;
    end else begin
        weight_buf_3x3_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_16_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_16_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_address0;
    end else begin
        weight_buf_3x3_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_16_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_16_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_ce0;
    end else begin
        weight_buf_3x3_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_16_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_16_ce1;
    end else begin
        weight_buf_3x3_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_16_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_16_we0;
    end else begin
        weight_buf_3x3_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_17_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_17_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_address0;
    end else begin
        weight_buf_3x3_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_17_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_17_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_ce0;
    end else begin
        weight_buf_3x3_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_17_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_17_ce1;
    end else begin
        weight_buf_3x3_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_17_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_17_we0;
    end else begin
        weight_buf_3x3_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_18_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_18_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_address0;
    end else begin
        weight_buf_3x3_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_18_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_18_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_ce0;
    end else begin
        weight_buf_3x3_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_18_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_18_ce1;
    end else begin
        weight_buf_3x3_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_18_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_18_we0;
    end else begin
        weight_buf_3x3_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_19_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_19_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_address0;
    end else begin
        weight_buf_3x3_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_19_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_19_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_ce0;
    end else begin
        weight_buf_3x3_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_19_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_19_ce1;
    end else begin
        weight_buf_3x3_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_19_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_19_we0;
    end else begin
        weight_buf_3x3_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_1_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_1_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_address0;
    end else begin
        weight_buf_3x3_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_1_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_1_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_ce0;
    end else begin
        weight_buf_3x3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_1_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_1_ce1;
    end else begin
        weight_buf_3x3_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_1_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_1_we0;
    end else begin
        weight_buf_3x3_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_20_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_20_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_address0;
    end else begin
        weight_buf_3x3_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_20_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_20_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_ce0;
    end else begin
        weight_buf_3x3_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_20_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_20_ce1;
    end else begin
        weight_buf_3x3_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_20_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_20_we0;
    end else begin
        weight_buf_3x3_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_21_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_21_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_address0;
    end else begin
        weight_buf_3x3_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_21_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_21_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_ce0;
    end else begin
        weight_buf_3x3_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_21_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_21_ce1;
    end else begin
        weight_buf_3x3_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_21_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_21_we0;
    end else begin
        weight_buf_3x3_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_22_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_22_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_address0;
    end else begin
        weight_buf_3x3_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_22_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_22_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_ce0;
    end else begin
        weight_buf_3x3_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_22_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_22_ce1;
    end else begin
        weight_buf_3x3_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_22_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_22_we0;
    end else begin
        weight_buf_3x3_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_23_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_23_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_address0;
    end else begin
        weight_buf_3x3_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_23_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_23_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_ce0;
    end else begin
        weight_buf_3x3_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_23_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_23_ce1;
    end else begin
        weight_buf_3x3_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_23_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_23_we0;
    end else begin
        weight_buf_3x3_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_24_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_24_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_address0;
    end else begin
        weight_buf_3x3_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_24_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_24_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_ce0;
    end else begin
        weight_buf_3x3_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_24_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_24_ce1;
    end else begin
        weight_buf_3x3_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_24_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_24_we0;
    end else begin
        weight_buf_3x3_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_25_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_25_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_address0;
    end else begin
        weight_buf_3x3_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_25_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_25_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_ce0;
    end else begin
        weight_buf_3x3_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_25_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_25_ce1;
    end else begin
        weight_buf_3x3_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_25_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_25_we0;
    end else begin
        weight_buf_3x3_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_26_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_26_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_address0;
    end else begin
        weight_buf_3x3_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_26_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_26_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_ce0;
    end else begin
        weight_buf_3x3_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_26_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_26_ce1;
    end else begin
        weight_buf_3x3_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_26_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_26_we0;
    end else begin
        weight_buf_3x3_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_27_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_27_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_address0;
    end else begin
        weight_buf_3x3_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_27_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_27_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_ce0;
    end else begin
        weight_buf_3x3_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_27_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_27_ce1;
    end else begin
        weight_buf_3x3_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_27_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_27_we0;
    end else begin
        weight_buf_3x3_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_28_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_28_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_address0;
    end else begin
        weight_buf_3x3_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_28_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_28_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_ce0;
    end else begin
        weight_buf_3x3_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_28_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_28_ce1;
    end else begin
        weight_buf_3x3_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_28_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_28_we0;
    end else begin
        weight_buf_3x3_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_29_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_29_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_address0;
    end else begin
        weight_buf_3x3_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_29_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_29_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_ce0;
    end else begin
        weight_buf_3x3_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_29_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_29_ce1;
    end else begin
        weight_buf_3x3_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_29_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_29_we0;
    end else begin
        weight_buf_3x3_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_2_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_2_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_address0;
    end else begin
        weight_buf_3x3_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_2_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_2_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_ce0;
    end else begin
        weight_buf_3x3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_2_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_2_ce1;
    end else begin
        weight_buf_3x3_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_2_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_2_we0;
    end else begin
        weight_buf_3x3_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_30_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_30_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_address0;
    end else begin
        weight_buf_3x3_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_30_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_30_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_ce0;
    end else begin
        weight_buf_3x3_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_30_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_30_ce1;
    end else begin
        weight_buf_3x3_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_30_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_30_we0;
    end else begin
        weight_buf_3x3_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_31_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_31_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_address0;
    end else begin
        weight_buf_3x3_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_31_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_31_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_ce0;
    end else begin
        weight_buf_3x3_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_31_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_31_ce1;
    end else begin
        weight_buf_3x3_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_31_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_31_we0;
    end else begin
        weight_buf_3x3_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_3_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_3_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_address0;
    end else begin
        weight_buf_3x3_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_3_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_3_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_ce0;
    end else begin
        weight_buf_3x3_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_3_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_3_ce1;
    end else begin
        weight_buf_3x3_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_3_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_3_we0;
    end else begin
        weight_buf_3x3_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_4_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_4_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_address0;
    end else begin
        weight_buf_3x3_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_4_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_4_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_ce0;
    end else begin
        weight_buf_3x3_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_4_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_4_ce1;
    end else begin
        weight_buf_3x3_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_4_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_4_we0;
    end else begin
        weight_buf_3x3_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_5_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_5_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_address0;
    end else begin
        weight_buf_3x3_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_5_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_5_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_ce0;
    end else begin
        weight_buf_3x3_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_5_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_5_ce1;
    end else begin
        weight_buf_3x3_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_5_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_5_we0;
    end else begin
        weight_buf_3x3_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_6_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_6_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_address0;
    end else begin
        weight_buf_3x3_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_6_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_6_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_ce0;
    end else begin
        weight_buf_3x3_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_6_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_6_ce1;
    end else begin
        weight_buf_3x3_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_6_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_6_we0;
    end else begin
        weight_buf_3x3_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_7_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_7_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_address0;
    end else begin
        weight_buf_3x3_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_7_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_7_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_ce0;
    end else begin
        weight_buf_3x3_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_7_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_7_ce1;
    end else begin
        weight_buf_3x3_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_7_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_7_we0;
    end else begin
        weight_buf_3x3_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_8_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_8_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_address0;
    end else begin
        weight_buf_3x3_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_8_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_8_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_ce0;
    end else begin
        weight_buf_3x3_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_8_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_8_ce1;
    end else begin
        weight_buf_3x3_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_8_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_8_we0;
    end else begin
        weight_buf_3x3_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_9_address0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_address0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_9_address0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_address0;
    end else begin
        weight_buf_3x3_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_9_ce0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_9_ce0 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_ce0;
    end else begin
        weight_buf_3x3_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state210) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state45) | ((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln1015_reg_6492 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((trunc_ln879_reg_6216 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((trunc_ln879_reg_6216 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        weight_buf_3x3_V_9_ce1 = grp_DW_CONV_3x3_bias_fu_1650_weight_buf_3x3_V_9_ce1;
    end else begin
        weight_buf_3x3_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state199) | (1'b1 == ap_CS_fsm_state183) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
        weight_buf_3x3_V_9_we0 = grp_load_weight_3x3_from_fu_4496_weight_buf_3x3_V_9_we0;
    end else begin
        weight_buf_3x3_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln876_fu_4862_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((grp_load_image_chunk_nor_fu_1590_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln879_fu_4890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_fu_4916_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_Relu_Max_Pooling_fu_3272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln916_fu_4958_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln917_fu_4986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((grp_load_dw1_pool_from_D_fu_4158_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (1'b0 == ap_block_state43_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln925_fu_5018_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((grp_Relu_Max_Pooling_fu_3272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if (((icmp_ln964_fu_5097_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((icmp_ln965_fu_5113_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((grp_load_dw2_pool_from_D_fu_4271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            if (((grp_load_dw2_pool_from_D_fu_4271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            if (((grp_load_dw2_pool_from_D_fu_4271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state91))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state94 : begin
            if (((icmp_ln977_fu_5187_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state94))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state95 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state95))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state104))) begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state106))) begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state108))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state110))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state112))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state114))) begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            if (((grp_relu_copy_buf_to_DDR_1_fu_3483_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state116))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            if (((grp_Relu_Max_Pooling_fu_3272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state118))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end
        end
        ap_ST_fsm_state119 : begin
            if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state119))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end
        end
        ap_ST_fsm_state120 : begin
            if (((icmp_ln1015_fu_5304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state120))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end
        end
        ap_ST_fsm_state121 : begin
            if (((grp_load_weight_3x3_from_fu_4496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state121))) begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end
        end
        ap_ST_fsm_state122 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state122))) begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state129))) begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end
        end
        ap_ST_fsm_state130 : begin
            if (((trunc_ln1015_reg_6492 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            if (((1'b0 == ap_block_state132_on_subcall_done) & (1'b1 == ap_CS_fsm_state132))) begin
                ap_NS_fsm = ap_ST_fsm_state134;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state135))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state135;
            end
        end
        ap_ST_fsm_state136 : begin
            if (((icmp_ln1040_fu_5377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state136))) begin
                ap_NS_fsm = ap_ST_fsm_state166;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_state137 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state137))) begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state144))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        ap_ST_fsm_state145 : begin
            if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state145))) begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end
        end
        ap_ST_fsm_state146 : begin
            if (((icmp_ln1045_fu_5456_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146))) begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1045_reg_6591 == 1'd1) & (1'b1 == ap_CS_fsm_state148))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1045_reg_6591 == 1'd0) & (1'b1 == ap_CS_fsm_state148))) begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            if (((1'b0 == ap_block_state150_on_subcall_done) & (1'b1 == ap_CS_fsm_state150))) begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state152 : begin
            if (((1'b0 == ap_block_state152_on_subcall_done) & (1'b1 == ap_CS_fsm_state152))) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end
        end
        ap_ST_fsm_state153 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state153))) begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state160))) begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state160;
            end
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state163))) begin
                ap_NS_fsm = ap_ST_fsm_state164;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state165))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state165;
            end
        end
        ap_ST_fsm_state166 : begin
            if (((icmp_ln1093_fu_5551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state166))) begin
                ap_NS_fsm = ap_ST_fsm_state197;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state167;
            end
        end
        ap_ST_fsm_state167 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state167))) begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state167;
            end
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state174))) begin
                ap_NS_fsm = ap_ST_fsm_state175;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state174;
            end
        end
        ap_ST_fsm_state175 : begin
            if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state175))) begin
                ap_NS_fsm = ap_ST_fsm_state176;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state175;
            end
        end
        ap_ST_fsm_state176 : begin
            if (((icmp_ln1097_fu_5630_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state176))) begin
                ap_NS_fsm = ap_ST_fsm_state182;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state177;
            end
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1097_reg_6709 == 1'd1) & (1'b1 == ap_CS_fsm_state178))) begin
                ap_NS_fsm = ap_ST_fsm_state181;
            end else if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1097_reg_6709 == 1'd0) & (1'b1 == ap_CS_fsm_state178))) begin
                ap_NS_fsm = ap_ST_fsm_state179;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state178;
            end
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            if (((1'b0 == ap_block_state180_on_subcall_done) & (1'b1 == ap_CS_fsm_state180))) begin
                ap_NS_fsm = ap_ST_fsm_state176;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state180;
            end
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            if (((1'b0 == ap_block_state183_on_subcall_done) & (1'b1 == ap_CS_fsm_state183))) begin
                ap_NS_fsm = ap_ST_fsm_state184;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state183;
            end
        end
        ap_ST_fsm_state184 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state184))) begin
                ap_NS_fsm = ap_ST_fsm_state185;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state184;
            end
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state191))) begin
                ap_NS_fsm = ap_ST_fsm_state192;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state191;
            end
        end
        ap_ST_fsm_state192 : begin
            if (((grp_Relu_Convert_FIX_fu_3555_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state192))) begin
                ap_NS_fsm = ap_ST_fsm_state193;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state192;
            end
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state194))) begin
                ap_NS_fsm = ap_ST_fsm_state195;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state194;
            end
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
                ap_NS_fsm = ap_ST_fsm_state166;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state196;
            end
        end
        ap_ST_fsm_state197 : begin
            if (((icmp_ln1143_fu_5731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state197))) begin
                ap_NS_fsm = ap_ST_fsm_state252;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state198;
            end
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            if (((1'b0 == ap_block_state199_on_subcall_done) & (1'b1 == ap_CS_fsm_state199))) begin
                ap_NS_fsm = ap_ST_fsm_state200;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state199;
            end
        end
        ap_ST_fsm_state200 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state200))) begin
                ap_NS_fsm = ap_ST_fsm_state201;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state200;
            end
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state207))) begin
                ap_NS_fsm = ap_ST_fsm_state208;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state207;
            end
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state210))) begin
                ap_NS_fsm = ap_ST_fsm_state211;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state210;
            end
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            if (((1'b0 == ap_block_state212_on_subcall_done) & (1'b1 == ap_CS_fsm_state212))) begin
                ap_NS_fsm = ap_ST_fsm_state213;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state212;
            end
        end
        ap_ST_fsm_state213 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state213))) begin
                ap_NS_fsm = ap_ST_fsm_state214;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state213;
            end
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state220))) begin
                ap_NS_fsm = ap_ST_fsm_state221;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state220;
            end
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state223))) begin
                ap_NS_fsm = ap_ST_fsm_state224;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state223;
            end
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            if (((1'b0 == ap_block_state225_on_subcall_done) & (1'b1 == ap_CS_fsm_state225))) begin
                ap_NS_fsm = ap_ST_fsm_state226;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state225;
            end
        end
        ap_ST_fsm_state226 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state226))) begin
                ap_NS_fsm = ap_ST_fsm_state227;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state226;
            end
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_state230;
        end
        ap_ST_fsm_state230 : begin
            ap_NS_fsm = ap_ST_fsm_state231;
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state233))) begin
                ap_NS_fsm = ap_ST_fsm_state234;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state233;
            end
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state236))) begin
                ap_NS_fsm = ap_ST_fsm_state237;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state236;
            end
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            if (((1'b1 == ap_CS_fsm_state238) & (1'b0 == ap_block_state238_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state239;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state238;
            end
        end
        ap_ST_fsm_state239 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state239))) begin
                ap_NS_fsm = ap_ST_fsm_state240;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state239;
            end
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state244;
        end
        ap_ST_fsm_state244 : begin
            ap_NS_fsm = ap_ST_fsm_state245;
        end
        ap_ST_fsm_state245 : begin
            ap_NS_fsm = ap_ST_fsm_state246;
        end
        ap_ST_fsm_state246 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state246))) begin
                ap_NS_fsm = ap_ST_fsm_state247;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state246;
            end
        end
        ap_ST_fsm_state247 : begin
            ap_NS_fsm = ap_ST_fsm_state248;
        end
        ap_ST_fsm_state248 : begin
            ap_NS_fsm = ap_ST_fsm_state249;
        end
        ap_ST_fsm_state249 : begin
            if (((grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state249))) begin
                ap_NS_fsm = ap_ST_fsm_state250;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state249;
            end
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state251;
        end
        ap_ST_fsm_state251 : begin
            if (((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state251))) begin
                ap_NS_fsm = ap_ST_fsm_state197;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state251;
            end
        end
        ap_ST_fsm_state252 : begin
            if (((icmp_ln1188_fu_5968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state252))) begin
                ap_NS_fsm = ap_ST_fsm_state270;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state253;
            end
        end
        ap_ST_fsm_state253 : begin
            if (((1'b1 == BUS512_ARREADY) & (1'b1 == ap_CS_fsm_state253))) begin
                ap_NS_fsm = ap_ST_fsm_state254;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state253;
            end
        end
        ap_ST_fsm_state254 : begin
            ap_NS_fsm = ap_ST_fsm_state255;
        end
        ap_ST_fsm_state255 : begin
            ap_NS_fsm = ap_ST_fsm_state256;
        end
        ap_ST_fsm_state256 : begin
            ap_NS_fsm = ap_ST_fsm_state257;
        end
        ap_ST_fsm_state257 : begin
            ap_NS_fsm = ap_ST_fsm_state258;
        end
        ap_ST_fsm_state258 : begin
            ap_NS_fsm = ap_ST_fsm_state259;
        end
        ap_ST_fsm_state259 : begin
            ap_NS_fsm = ap_ST_fsm_state260;
        end
        ap_ST_fsm_state260 : begin
            if (((1'b1 == BUS512_RVALID) & (1'b1 == ap_CS_fsm_state260))) begin
                ap_NS_fsm = ap_ST_fsm_state261;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state260;
            end
        end
        ap_ST_fsm_state261 : begin
            if (((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state261))) begin
                ap_NS_fsm = ap_ST_fsm_state262;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state261;
            end
        end
        ap_ST_fsm_state262 : begin
            if (((icmp_ln1193_fu_6021_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state262))) begin
                ap_NS_fsm = ap_ST_fsm_state268;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state263;
            end
        end
        ap_ST_fsm_state263 : begin
            ap_NS_fsm = ap_ST_fsm_state264;
        end
        ap_ST_fsm_state264 : begin
            if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1193_reg_6965 == 1'd1) & (1'b1 == ap_CS_fsm_state264))) begin
                ap_NS_fsm = ap_ST_fsm_state267;
            end else if (((grp_load_weight_1x1_from_fu_4579_ap_done == 1'b1) & (trunc_ln1193_reg_6965 == 1'd0) & (1'b1 == ap_CS_fsm_state264))) begin
                ap_NS_fsm = ap_ST_fsm_state265;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state264;
            end
        end
        ap_ST_fsm_state265 : begin
            ap_NS_fsm = ap_ST_fsm_state266;
        end
        ap_ST_fsm_state266 : begin
            if (((1'b0 == ap_block_state266_on_subcall_done) & (1'b1 == ap_CS_fsm_state266))) begin
                ap_NS_fsm = ap_ST_fsm_state262;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state266;
            end
        end
        ap_ST_fsm_state267 : begin
            ap_NS_fsm = ap_ST_fsm_state266;
        end
        ap_ST_fsm_state268 : begin
            ap_NS_fsm = ap_ST_fsm_state269;
        end
        ap_ST_fsm_state269 : begin
            if (((grp_relu_copy_buf_to_DDR_1_fu_3483_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state269))) begin
                ap_NS_fsm = ap_ST_fsm_state252;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state269;
            end
        end
        ap_ST_fsm_state270 : begin
            if (((icmp_ln1225_fu_6089_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state270))) begin
                ap_NS_fsm = ap_ST_fsm_state275;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state271;
            end
        end
        ap_ST_fsm_state271 : begin
            ap_NS_fsm = ap_ST_fsm_state272;
        end
        ap_ST_fsm_state272 : begin
            if (((1'b1 == ap_CS_fsm_state272) & (1'b0 == ap_block_state272_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state273;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state272;
            end
        end
        ap_ST_fsm_state273 : begin
            ap_NS_fsm = ap_ST_fsm_state274;
        end
        ap_ST_fsm_state274 : begin
            if (((grp_CONV_1x1_bias_fu_2494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state274))) begin
                ap_NS_fsm = ap_ST_fsm_state270;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state274;
            end
        end
        ap_ST_fsm_state275 : begin
            if (((grp_compute_bounding_box_fu_3455_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state275))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state275;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1016_fu_5316_p2 = (zext_ln1015_1_fu_5300_p1 + 4'd6);

assign add_ln1017_1_fu_5336_p2 = (zext_ln1017_fu_5332_p1 + p_cast_reg_6179);

assign add_ln1017_fu_5327_p2 = ($signed(zext_ln1015_reg_6496) + $signed(5'd17));

assign add_ln1020_fu_5351_p2 = (zext_ln1015_1_reg_6502 + 4'd7);

assign add_ln1028_fu_5360_p2 = (zext_ln1015_reg_6496 + 5'd12);

assign add_ln1042_1_fu_5399_p2 = (zext_ln1042_fu_5395_p1 + p_cast_reg_6179);

assign add_ln1042_fu_5389_p2 = (zext_ln1040_fu_5369_p1 + 6'd23);

assign add_ln1046_1_fu_5482_p2 = (sub_ln1046_reg_6586 + zext_ln1046_2_fu_5478_p1);

assign add_ln1046_fu_5468_p2 = ($signed(zext_ln1045_1_fu_5452_p1) + $signed(4'd10));

assign add_ln1049_fu_5501_p2 = (zext_ln1045_reg_6595 + 5'd13);

assign add_ln1060_fu_5487_p2 = (zext_ln1040_1_reg_6557 + 5'd12);

assign add_ln1061_1_fu_5519_p2 = (zext_ln1061_fu_5515_p1 + p_cast_reg_6179);

assign add_ln1061_fu_5510_p2 = ($signed(zext_ln1040_reg_6551) + $signed(6'd35));

assign add_ln1064_fu_5534_p2 = (zext_ln1040_reg_6551 + 6'd30);

assign add_ln1095_1_fu_5573_p2 = (p_cast_reg_6179 + zext_ln1095_fu_5569_p1);

assign add_ln1095_fu_5563_p2 = ($signed(6'd47) + $signed(zext_ln1093_1_fu_5547_p1));

assign add_ln1098_1_fu_5656_p2 = (sub_ln1098_reg_6699 + zext_ln1098_2_fu_5652_p1);

assign add_ln1098_fu_5642_p2 = ($signed(zext_ln1097_fu_5622_p1) + $signed(6'd34));

assign add_ln1101_fu_5666_p2 = (zext_ln1097_reg_6704 + 6'd31);

assign add_ln1111_fu_5661_p2 = ($signed(zext_ln1093_1_reg_6670) + $signed(6'd42));

assign add_ln1119_1_fu_5703_p2 = (zext_ln1119_fu_5699_p1 + p_cast_reg_6179);

assign add_ln1119_fu_5694_p2 = ($signed(zext_ln1093_reg_6664) + $signed(7'd87));

assign add_ln1122_fu_5718_p2 = ($signed(zext_ln1093_reg_6664) + $signed(7'd82));

assign add_ln1151_1_fu_5761_p2 = ($signed(zext_ln1151_1_fu_5751_p1) + $signed(6'd42));

assign add_ln1151_2_fu_5767_p2 = ($signed(zext_ln1151_fu_5747_p1) + $signed(5'd22));

assign add_ln1151_fu_5755_p2 = ($signed(zext_ln1151_1_fu_5751_p1) + $signed(6'd36));

assign add_ln1156_fu_5781_p2 = (zext_ln1143_1_reg_6786 + 6'd24);

assign add_ln1157_1_fu_5800_p2 = (zext_ln1157_fu_5796_p1 + p_cast_reg_6179);

assign add_ln1157_fu_5791_p2 = (zext_ln1143_reg_6777 + 7'd63);

assign add_ln1160_fu_5815_p2 = (zext_ln1143_reg_6777 + 7'd58);

assign add_ln1163_fu_5820_p2 = (zext_ln1143_1_reg_6786 + 6'd25);

assign add_ln1164_fu_5842_p2 = (zext_ln1164_fu_5838_p1 + p_cast_reg_6179);

assign add_ln1166_fu_5857_p2 = (zext_ln1143_reg_6777 + 7'd59);

assign add_ln1169_fu_5862_p2 = (zext_ln1143_1_reg_6786 + 6'd26);

assign add_ln1170_fu_5890_p2 = (zext_ln1170_fu_5886_p1 + p_cast_reg_6179);

assign add_ln1172_fu_5934_p2 = (zext_ln1143_reg_6777 + 7'd60);

assign add_ln1175_fu_5939_p2 = (zext_ln1143_1_reg_6786 + 6'd27);

assign add_ln1176_fu_5913_p2 = (zext_ln1176_fu_5909_p1 + p_cast_reg_6179);

assign add_ln1178_fu_5959_p2 = (zext_ln1143_reg_6777 + 7'd61);

assign add_ln1190_1_fu_5994_p2 = (zext_ln1190_fu_5990_p1 + p_cast_reg_6179);

assign add_ln1190_fu_5980_p2 = ($signed(zext_ln1188_fu_5964_p1) + $signed(6'd39));

assign add_ln1194_1_fu_6053_p2 = (add_ln1194_fu_6047_p2 + zext_ln1194_fu_6043_p1);

assign add_ln1194_fu_6047_p2 = ($signed(zext_ln1193_1_fu_6017_p1) + $signed(9'd290));

assign add_ln1197_fu_6064_p2 = (zext_ln1193_reg_6960 + 7'd59);

assign add_ln1206_fu_6059_p2 = ($signed(zext_ln1188_reg_6931) + $signed(6'd34));

assign add_ln1225_fu_6095_p2 = (ci14_0_0_reg_1579 + 2'd1);

assign add_ln1226_fu_6101_p2 = ($signed(zext_ln1225_1_fu_6085_p1) + $signed(8'd154));

assign add_ln1227_fu_6107_p2 = ($signed(zext_ln1225_fu_6081_p1) + $signed(6'd34));

assign add_ln910_fu_4943_p2 = (p_cast_reg_6179 + 27'd3);

assign add_ln926_1_fu_5040_p2 = (zext_ln926_fu_5036_p1 + p_cast_reg_6179);

assign add_ln926_fu_5030_p2 = ($signed(zext_ln925_fu_5014_p1) + $signed(3'd5));

assign add_ln928_fu_5063_p2 = (shl_ln1_fu_5055_p3 + 3'd2);

assign add_ln931_fu_5073_p2 = (shl_ln1_reg_6344 + 3'd3);

assign add_ln958_fu_5082_p2 = (p_cast_reg_6179 + 27'd8);

assign add_ln979_1_fu_5209_p2 = (zext_ln979_fu_5205_p1 + p_cast_reg_6179);

assign add_ln979_fu_5199_p2 = (zext_ln977_2_fu_5183_p1 + 5'd11);

assign add_ln981_fu_5241_p2 = (sub_ln981_fu_5236_p2 + 6'd8);

assign add_ln984_fu_5269_p2 = (sub_ln981_reg_6446 + 6'd9);

assign add_ln987_fu_5278_p2 = (sub_ln981_reg_6446 + 6'd10);

assign add_ln990_1_fu_5247_p2 = ($signed(zext_ln977_1_reg_6416) + $signed(6'd36));

assign add_ln990_2_fu_5260_p2 = ($signed(zext_ln990_2_fu_5256_p1) + $signed(sext_ln990_reg_6401));

assign add_ln990_fu_5131_p2 = (shl_ln990_fu_5125_p2 + row4_0_reg_1448);

assign add_ln991_fu_5287_p2 = (zext_ln977_reg_6411 + 4'd6);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd159];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd161];

assign ap_CS_fsm_state163 = ap_CS_fsm[32'd162];

assign ap_CS_fsm_state164 = ap_CS_fsm[32'd163];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd164];

assign ap_CS_fsm_state166 = ap_CS_fsm[32'd165];

assign ap_CS_fsm_state167 = ap_CS_fsm[32'd166];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state174 = ap_CS_fsm[32'd173];

assign ap_CS_fsm_state175 = ap_CS_fsm[32'd174];

assign ap_CS_fsm_state176 = ap_CS_fsm[32'd175];

assign ap_CS_fsm_state177 = ap_CS_fsm[32'd176];

assign ap_CS_fsm_state178 = ap_CS_fsm[32'd177];

assign ap_CS_fsm_state179 = ap_CS_fsm[32'd178];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state180 = ap_CS_fsm[32'd179];

assign ap_CS_fsm_state181 = ap_CS_fsm[32'd180];

assign ap_CS_fsm_state182 = ap_CS_fsm[32'd181];

assign ap_CS_fsm_state183 = ap_CS_fsm[32'd182];

assign ap_CS_fsm_state184 = ap_CS_fsm[32'd183];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state191 = ap_CS_fsm[32'd190];

assign ap_CS_fsm_state192 = ap_CS_fsm[32'd191];

assign ap_CS_fsm_state193 = ap_CS_fsm[32'd192];

assign ap_CS_fsm_state194 = ap_CS_fsm[32'd193];

assign ap_CS_fsm_state195 = ap_CS_fsm[32'd194];

assign ap_CS_fsm_state196 = ap_CS_fsm[32'd195];

assign ap_CS_fsm_state197 = ap_CS_fsm[32'd196];

assign ap_CS_fsm_state198 = ap_CS_fsm[32'd197];

assign ap_CS_fsm_state199 = ap_CS_fsm[32'd198];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state200 = ap_CS_fsm[32'd199];

assign ap_CS_fsm_state207 = ap_CS_fsm[32'd206];

assign ap_CS_fsm_state208 = ap_CS_fsm[32'd207];

assign ap_CS_fsm_state209 = ap_CS_fsm[32'd208];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state210 = ap_CS_fsm[32'd209];

assign ap_CS_fsm_state211 = ap_CS_fsm[32'd210];

assign ap_CS_fsm_state212 = ap_CS_fsm[32'd211];

assign ap_CS_fsm_state213 = ap_CS_fsm[32'd212];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state220 = ap_CS_fsm[32'd219];

assign ap_CS_fsm_state221 = ap_CS_fsm[32'd220];

assign ap_CS_fsm_state222 = ap_CS_fsm[32'd221];

assign ap_CS_fsm_state223 = ap_CS_fsm[32'd222];

assign ap_CS_fsm_state224 = ap_CS_fsm[32'd223];

assign ap_CS_fsm_state225 = ap_CS_fsm[32'd224];

assign ap_CS_fsm_state226 = ap_CS_fsm[32'd225];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state233 = ap_CS_fsm[32'd232];

assign ap_CS_fsm_state234 = ap_CS_fsm[32'd233];

assign ap_CS_fsm_state235 = ap_CS_fsm[32'd234];

assign ap_CS_fsm_state236 = ap_CS_fsm[32'd235];

assign ap_CS_fsm_state237 = ap_CS_fsm[32'd236];

assign ap_CS_fsm_state238 = ap_CS_fsm[32'd237];

assign ap_CS_fsm_state239 = ap_CS_fsm[32'd238];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state246 = ap_CS_fsm[32'd245];

assign ap_CS_fsm_state247 = ap_CS_fsm[32'd246];

assign ap_CS_fsm_state248 = ap_CS_fsm[32'd247];

assign ap_CS_fsm_state249 = ap_CS_fsm[32'd248];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state250 = ap_CS_fsm[32'd249];

assign ap_CS_fsm_state251 = ap_CS_fsm[32'd250];

assign ap_CS_fsm_state252 = ap_CS_fsm[32'd251];

assign ap_CS_fsm_state253 = ap_CS_fsm[32'd252];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state260 = ap_CS_fsm[32'd259];

assign ap_CS_fsm_state261 = ap_CS_fsm[32'd260];

assign ap_CS_fsm_state262 = ap_CS_fsm[32'd261];

assign ap_CS_fsm_state263 = ap_CS_fsm[32'd262];

assign ap_CS_fsm_state264 = ap_CS_fsm[32'd263];

assign ap_CS_fsm_state265 = ap_CS_fsm[32'd264];

assign ap_CS_fsm_state266 = ap_CS_fsm[32'd265];

assign ap_CS_fsm_state267 = ap_CS_fsm[32'd266];

assign ap_CS_fsm_state268 = ap_CS_fsm[32'd267];

assign ap_CS_fsm_state269 = ap_CS_fsm[32'd268];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state270 = ap_CS_fsm[32'd269];

assign ap_CS_fsm_state271 = ap_CS_fsm[32'd270];

assign ap_CS_fsm_state272 = ap_CS_fsm[32'd271];

assign ap_CS_fsm_state273 = ap_CS_fsm[32'd272];

assign ap_CS_fsm_state274 = ap_CS_fsm[32'd273];

assign ap_CS_fsm_state275 = ap_CS_fsm[32'd274];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

always @ (*) begin
    ap_block_state132_on_subcall_done = (((trunc_ln1015_reg_6492 == 1'd1) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1015_reg_6492 == 1'd0) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1015_reg_6492 == 1'd1) & (grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b0)) | ((trunc_ln1015_reg_6492 == 1'd0) & (grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state150_on_subcall_done = (((trunc_ln1045_reg_6591 == 1'd1) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1045_reg_6591 == 1'd0) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1045_reg_6591 == 1'd1) & (grp_CONV_1x1_bias_fu_2494_ap_done == 1'b0)) | ((trunc_ln1045_reg_6591 == 1'd0) & (grp_CONV_1x1_bias_fu_2494_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state152_on_subcall_done = ((grp_Relu_Convert_FIX_fu_3555_ap_done == 1'b0) | (grp_load_weight_3x3_from_fu_4496_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state180_on_subcall_done = (((trunc_ln1097_reg_6709 == 1'd1) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1097_reg_6709 == 1'd0) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1097_reg_6709 == 1'd1) & (grp_CONV_1x1_bias_fu_2494_ap_done == 1'b0)) | ((trunc_ln1097_reg_6709 == 1'd0) & (grp_CONV_1x1_bias_fu_2494_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state183_on_subcall_done = ((grp_relu_copy_buf_to_DDR_1_fu_3483_ap_done == 1'b0) | (grp_load_weight_3x3_from_fu_4496_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state199_on_subcall_done = ((grp_load_and_reorg_fu_3891_ap_done == 1'b0) | (grp_load_weight_3x3_from_fu_4496_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state212_on_subcall_done = ((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b0) | (grp_local_buf_copy_fu_3759_ap_done == 1'b0) | (grp_load_weight_3x3_from_fu_4496_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state21_on_subcall_done = (((trunc_ln879_reg_6216 == 1'd1) & (grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b0)) | ((trunc_ln879_reg_6216 == 1'd0) & (grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b0)) | ((trunc_ln879_reg_6216 == 1'd1) & (grp_load_image_chunk_nor_fu_1590_ap_done == 1'b0)) | ((trunc_ln879_reg_6216 == 1'd0) & (grp_load_image_chunk_nor_fu_1590_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state225_on_subcall_done = ((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b0) | (grp_load_weight_3x3_from_fu_4496_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state238_on_subcall_done = ((grp_relu_copy_buf_to_DDR_fu_3687_ap_done == 1'b0) | (grp_load_weight_3x3_from_fu_4496_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state266_on_subcall_done = (((trunc_ln1193_reg_6965 == 1'd1) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1193_reg_6965 == 1'd0) & (grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0)) | ((trunc_ln1193_reg_6965 == 1'd1) & (grp_CONV_1x1_bias_fu_2494_ap_done == 1'b0)) | ((trunc_ln1193_reg_6965 == 1'd0) & (grp_CONV_1x1_bias_fu_2494_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state272_on_subcall_done = ((grp_load_buf_from_DDR_fu_4356_ap_done == 1'b0) | (grp_load_weight_1x1_from_fu_4579_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state43_on_subcall_done = ((grp_load_dw1_pool_from_D_fu_4158_ap_done == 1'b0) | (grp_DW_CONV_3x3_bias_fu_1650_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c_1_fu_5918_p2 = (c10_0_reg_1543 + 5'd4);

assign c_fu_5310_p2 = (3'd1 + c_0_reg_1484);

assign ci_1_fu_5636_p2 = (4'd1 + ci9_0_reg_1531);

assign ci_2_fu_6027_p2 = (6'd1 + ci12_0_reg_1567);

assign ci_fu_5462_p2 = (3'd1 + ci_0_reg_1507);

assign co_1_fu_4922_p2 = (co_0_reg_1400 + 2'd1);

assign co_2_fu_5193_p2 = (co6_0_reg_1472 + 3'd1);

assign co_3_fu_5383_p2 = (co7_0_reg_1495 + 4'd1);

assign co_4_fu_5557_p2 = (co8_0_reg_1519 + 5'd1);

assign co_5_fu_5974_p2 = (co11_0_reg_1555 + 2'd1);

assign co_fu_5024_p2 = (co3_0_reg_1436 + 2'd1);

assign col_1_fu_4896_p2 = (4'd1 + col_0_reg_1388);

assign col_2_fu_5119_p2 = (col5_0_reg_1460 + 2'd1);

assign col_fu_4992_p2 = (col2_0_reg_1424 + 3'd1);

assign empty_fu_4849_p1 = bias_all_V7_reg_6152;

assign grp_CONV_1x1_bias_fu_2494_ap_start = grp_CONV_1x1_bias_fu_2494_ap_start_reg;

assign grp_DW_CONV_3x3_bias_fu_1650_ap_start = grp_DW_CONV_3x3_bias_fu_1650_ap_start_reg;

assign grp_Relu_Convert_FIX_fu_3555_ap_start = grp_Relu_Convert_FIX_fu_3555_ap_start_reg;

assign grp_Relu_Max_Pooling_fu_3272_ap_start = grp_Relu_Max_Pooling_fu_3272_ap_start_reg;

assign grp_compute_bounding_box_fu_3455_ap_start = grp_compute_bounding_box_fu_3455_ap_start_reg;

assign grp_fu_4741_p2 = ((ci_0_reg_1507 == 3'd0) ? 1'b1 : 1'b0);

assign grp_fu_4747_p2 = ((ci9_0_reg_1531 == 4'd0) ? 1'b1 : 1'b0);

assign grp_fu_4753_p2 = ((ci12_0_reg_1567 == 6'd0) ? 1'b1 : 1'b0);

assign grp_load_and_reorg_fu_3891_ap_start = grp_load_and_reorg_fu_3891_ap_start_reg;

assign grp_load_buf_from_DDR_fu_4356_ap_start = grp_load_buf_from_DDR_fu_4356_ap_start_reg;

assign grp_load_dw1_pool_from_D_fu_4158_ap_start = grp_load_dw1_pool_from_D_fu_4158_ap_start_reg;

assign grp_load_dw2_pool_from_D_fu_4271_ap_start = grp_load_dw2_pool_from_D_fu_4271_ap_start_reg;

assign grp_load_image_chunk_nor_fu_1590_ap_start = grp_load_image_chunk_nor_fu_1590_ap_start_reg;

assign grp_load_weight_1x1_from_fu_4579_ap_start = grp_load_weight_1x1_from_fu_4579_ap_start_reg;

assign grp_load_weight_3x3_from_fu_4496_ap_start = grp_load_weight_3x3_from_fu_4496_ap_start_reg;

assign grp_local_buf_copy_fu_3759_ap_start = grp_local_buf_copy_fu_3759_ap_start_reg;

assign grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start = grp_relu_copy_buf_to_DDR_1_fu_3483_ap_start_reg;

assign grp_relu_copy_buf_to_DDR_fu_3687_ap_start = grp_relu_copy_buf_to_DDR_fu_3687_ap_start_reg;

assign icmp_ln1015_fu_5304_p2 = ((c_0_reg_1484 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1040_fu_5377_p2 = ((co7_0_reg_1495 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1045_fu_5456_p2 = ((ci_0_reg_1507 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1093_fu_5551_p2 = ((co8_0_reg_1519 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln1097_fu_5630_p2 = ((ci9_0_reg_1531 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1143_fu_5731_p2 = ((c10_0_reg_1543 < 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln1188_fu_5968_p2 = ((co11_0_reg_1555 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1193_fu_6021_p2 = ((ci12_0_reg_1567 == 6'd40) ? 1'b1 : 1'b0);

assign icmp_ln1225_fu_6089_p2 = ((ci14_0_0_reg_1579 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1228_fu_6113_p2 = ((ci14_0_0_reg_1579 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln876_fu_4862_p2 = ((row_0_reg_1376 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_4890_p2 = ((col_0_reg_1388 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_4916_p2 = ((co_0_reg_1400 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln916_fu_4958_p2 = ((row1_0_reg_1412 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln917_fu_4986_p2 = ((col2_0_reg_1424 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln925_fu_5018_p2 = ((co3_0_reg_1436 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln964_fu_5097_p2 = ((row4_0_reg_1448 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln965_fu_5113_p2 = ((col5_0_reg_1460 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln977_fu_5187_p2 = ((co6_0_reg_1472 == 3'd6) ? 1'b1 : 1'b0);

assign or_ln1170_fu_5872_p2 = (c10_0_reg_1543 | 5'd1);

assign or_ln1176_fu_5895_p2 = (c10_0_reg_1543 | 5'd2);

assign or_ln1_fu_5830_p3 = {{2'd2}, {c10_0_reg_1543}};

assign or_ln2_fu_5878_p3 = {{2'd2}, {or_ln1170_fu_5872_p2}};

assign or_ln3_fu_5901_p3 = {{2'd2}, {or_ln1176_fu_5895_p2}};

assign or_ln_fu_5773_p3 = {{2'd2}, {trunc_ln_reg_6797}};

assign p_cast_fu_4859_p1 = bias_all_V7_reg_6152;

assign row_1_fu_4964_p2 = (row1_0_reg_1412 + 3'd1);

assign row_2_fu_5103_p2 = (row4_0_reg_1448 + 2'd1);

assign row_fu_4868_p2 = (row_0_reg_1376 + 4'd1);

assign sext_ln1046_fu_5474_p1 = $signed(add_ln1046_fu_5468_p2);

assign sext_ln1098_fu_5648_p1 = $signed(add_ln1098_fu_5642_p2);

assign sext_ln1118_fu_5685_p1 = $signed(xor_ln1118_fu_5679_p2);

assign sext_ln1190_fu_5986_p1 = $signed(add_ln1190_fu_5980_p2);

assign sext_ln1206_fu_6073_p1 = $signed(add_ln1206_reg_6982);

assign sext_ln1226_fu_6119_p1 = $signed(add_ln1226_reg_7015);

assign sext_ln1227_fu_6123_p1 = $signed(add_ln1227_reg_7020);

assign sext_ln990_1_fu_5252_p1 = $signed(add_ln990_1_fu_5247_p2);

assign sext_ln990_fu_5167_p1 = $signed(sub_ln990_fu_5161_p2);

assign shl_ln1046_1_fu_5426_p3 = {{co7_0_reg_1495}, {1'd0}};

assign shl_ln1098_1_fu_5604_p3 = {{trunc_ln1098_fu_5588_p1}, {2'd0}};

assign shl_ln1_fu_5055_p3 = {{co3_0_reg_1436}, {1'd0}};

assign shl_ln2_fu_5414_p3 = {{co7_0_reg_1495}, {3'd0}};

assign shl_ln3_fu_5224_p3 = {{co6_0_reg_1472}, {2'd0}};

assign shl_ln4_fu_5592_p3 = {{trunc_ln1098_fu_5588_p1}, {4'd0}};

assign shl_ln990_1_fu_5137_p3 = {{add_ln990_fu_5131_p2}, {3'd0}};

assign shl_ln990_2_fu_5149_p3 = {{add_ln990_fu_5131_p2}, {1'd0}};

assign shl_ln990_fu_5125_p2 = col5_0_reg_1460 << 2'd1;

assign sub_ln1046_fu_5438_p2 = (zext_ln1046_fu_5422_p1 - zext_ln1046_1_fu_5434_p1);

assign sub_ln1098_fu_5616_p2 = (zext_ln1098_fu_5600_p1 - zext_ln1098_1_fu_5612_p1);

assign sub_ln981_fu_5236_p2 = (zext_ln981_fu_5232_p1 - zext_ln977_1_reg_6416);

assign sub_ln990_fu_5161_p2 = (zext_ln990_fu_5145_p1 - zext_ln990_1_fu_5157_p1);

assign tmp3_fu_6033_p4 = {{{co11_0_reg_1555}, {co11_0_reg_1555}}, {3'd0}};

assign tmp_390_fu_4970_p3 = row1_0_reg_1412[32'd1];

assign tmp_392_fu_4904_p3 = col_0_reg_1388[32'd2];

assign trunc_ln1015_fu_5292_p1 = c_0_reg_1484[0:0];

assign trunc_ln1045_fu_5444_p1 = ci_0_reg_1507[0:0];

assign trunc_ln1097_fu_5626_p1 = ci9_0_reg_1531[0:0];

assign trunc_ln1098_fu_5588_p1 = co8_0_reg_1519[3:0];

assign trunc_ln1193_fu_6013_p1 = ci12_0_reg_1567[0:0];

assign trunc_ln879_fu_4886_p1 = col_0_reg_1388[0:0];

assign trunc_ln_fu_5737_p4 = {{c10_0_reg_1543[4:2]}};

assign xor_ln1118_fu_5679_p2 = (co8_0_reg_1519 ^ 5'd16);

assign zext_ln1015_1_fu_5300_p1 = c_0_reg_1484;

assign zext_ln1015_fu_5296_p1 = c_0_reg_1484;

assign zext_ln1016_fu_5322_p1 = add_ln1016_fu_5316_p2;

assign zext_ln1017_1_fu_5341_p1 = add_ln1017_1_reg_6520;

assign zext_ln1017_fu_5332_p1 = add_ln1017_fu_5327_p2;

assign zext_ln1024_fu_5356_p1 = add_ln1020_fu_5351_p2;

assign zext_ln1028_fu_5365_p1 = add_ln1028_reg_6541;

assign zext_ln1040_1_fu_5373_p1 = co7_0_reg_1495;

assign zext_ln1040_fu_5369_p1 = co7_0_reg_1495;

assign zext_ln1042_1_fu_5404_p1 = add_ln1042_1_reg_6570;

assign zext_ln1042_fu_5395_p1 = add_ln1042_fu_5389_p2;

assign zext_ln1045_1_fu_5452_p1 = ci_0_reg_1507;

assign zext_ln1045_fu_5448_p1 = ci_0_reg_1507;

assign zext_ln1046_1_fu_5434_p1 = shl_ln1046_1_fu_5426_p3;

assign zext_ln1046_2_fu_5478_p1 = $unsigned(sext_ln1046_fu_5474_p1);

assign zext_ln1046_3_fu_5497_p1 = add_ln1046_1_reg_6608;

assign zext_ln1046_fu_5422_p1 = shl_ln2_fu_5414_p3;

assign zext_ln1053_fu_5506_p1 = add_ln1049_fu_5501_p2;

assign zext_ln1060_fu_5492_p1 = add_ln1060_fu_5487_p2;

assign zext_ln1061_1_fu_5524_p1 = add_ln1061_1_reg_6638;

assign zext_ln1061_fu_5515_p1 = add_ln1061_fu_5510_p2;

assign zext_ln1064_fu_5539_p1 = add_ln1064_reg_6654;

assign zext_ln1093_1_fu_5547_p1 = co8_0_reg_1519;

assign zext_ln1093_fu_5543_p1 = co8_0_reg_1519;

assign zext_ln1095_1_fu_5578_p1 = add_ln1095_1_reg_6683;

assign zext_ln1095_fu_5569_p1 = add_ln1095_fu_5563_p2;

assign zext_ln1097_fu_5622_p1 = ci9_0_reg_1531;

assign zext_ln1098_1_fu_5612_p1 = shl_ln1098_1_fu_5604_p3;

assign zext_ln1098_2_fu_5652_p1 = $unsigned(sext_ln1098_fu_5648_p1);

assign zext_ln1098_fu_5600_p1 = shl_ln4_fu_5592_p3;

assign zext_ln1105_fu_5671_p1 = add_ln1101_fu_5666_p2;

assign zext_ln1111_fu_5675_p1 = add_ln1111_reg_6726;

assign zext_ln1118_fu_5689_p1 = $unsigned(sext_ln1118_fu_5685_p1);

assign zext_ln1119_1_fu_5708_p1 = add_ln1119_1_reg_6756;

assign zext_ln1119_fu_5699_p1 = add_ln1119_fu_5694_p2;

assign zext_ln1143_1_fu_5727_p1 = c10_0_reg_1543;

assign zext_ln1143_fu_5723_p1 = c10_0_reg_1543;

assign zext_ln1151_1_fu_5751_p1 = trunc_ln_fu_5737_p4;

assign zext_ln1151_fu_5747_p1 = trunc_ln_fu_5737_p4;

assign zext_ln1156_fu_5786_p1 = add_ln1156_fu_5781_p2;

assign zext_ln1157_1_fu_5805_p1 = add_ln1157_1_reg_6827;

assign zext_ln1157_fu_5796_p1 = add_ln1157_fu_5791_p2;

assign zext_ln1163_fu_5825_p1 = add_ln1163_fu_5820_p2;

assign zext_ln1164_1_fu_5847_p1 = add_ln1164_reg_6853;

assign zext_ln1164_fu_5838_p1 = or_ln1_fu_5830_p3;

assign zext_ln1169_fu_5867_p1 = add_ln1169_fu_5862_p2;

assign zext_ln1170_1_fu_5924_p1 = add_ln1170_reg_6879;

assign zext_ln1170_fu_5886_p1 = or_ln2_fu_5878_p3;

assign zext_ln1175_fu_5944_p1 = add_ln1175_fu_5939_p2;

assign zext_ln1176_1_fu_5949_p1 = add_ln1176_reg_6884;

assign zext_ln1176_fu_5909_p1 = or_ln3_fu_5901_p3;

assign zext_ln1188_fu_5964_p1 = co11_0_reg_1555;

assign zext_ln1190_1_fu_5999_p1 = add_ln1190_1_reg_6944;

assign zext_ln1190_fu_5990_p1 = $unsigned(sext_ln1190_fu_5986_p1);

assign zext_ln1193_1_fu_6017_p1 = ci12_0_reg_1567;

assign zext_ln1193_fu_6009_p1 = ci12_0_reg_1567;

assign zext_ln1194_fu_6043_p1 = tmp3_fu_6033_p4;

assign zext_ln1201_fu_6069_p1 = add_ln1197_fu_6064_p2;

assign zext_ln1206_fu_6076_p1 = $unsigned(sext_ln1206_fu_6073_p1);

assign zext_ln1225_1_fu_6085_p1 = ci14_0_0_reg_1579;

assign zext_ln1225_fu_6081_p1 = ci14_0_0_reg_1579;

assign zext_ln1227_fu_6126_p1 = $unsigned(sext_ln1227_fu_6123_p1);

assign zext_ln891_1_fu_4933_p1 = co_1_fu_4922_p2;

assign zext_ln891_fu_4928_p1 = co_0_reg_1400;

assign zext_ln892_1_fu_4912_p1 = tmp_392_fu_4904_p3;

assign zext_ln892_2_fu_4883_p1 = tmp_reg_6205;

assign zext_ln892_fu_4938_p1 = co_0_reg_1400;

assign zext_ln910_fu_4948_p1 = add_ln910_reg_6257;

assign zext_ln925_fu_5014_p1 = co3_0_reg_1436;

assign zext_ln926_1_fu_5045_p1 = add_ln926_1_reg_6328;

assign zext_ln926_fu_5036_p1 = add_ln926_fu_5030_p2;

assign zext_ln928_fu_5069_p1 = add_ln928_reg_6349;

assign zext_ln931_fu_5078_p1 = add_ln931_reg_6359;

assign zext_ln934_1_fu_5007_p1 = col2_0_reg_1424;

assign zext_ln934_2_fu_4982_p1 = tmp_390_fu_4970_p3;

assign zext_ln934_3_fu_5011_p1 = tmp_391_reg_6299;

assign zext_ln934_fu_4978_p1 = row1_0_reg_1412;

assign zext_ln958_fu_5087_p1 = add_ln958_reg_6369;

assign zext_ln977_1_fu_5179_p1 = co6_0_reg_1472;

assign zext_ln977_2_fu_5183_p1 = co6_0_reg_1472;

assign zext_ln977_fu_5175_p1 = co6_0_reg_1472;

assign zext_ln979_1_fu_5214_p1 = add_ln979_1_reg_6430;

assign zext_ln979_fu_5205_p1 = add_ln979_fu_5199_p2;

assign zext_ln981_1_fu_5265_p1 = add_ln981_reg_6452;

assign zext_ln981_fu_5232_p1 = shl_ln3_fu_5224_p3;

assign zext_ln984_fu_5274_p1 = add_ln984_reg_6467;

assign zext_ln987_fu_5283_p1 = add_ln987_reg_6477;

assign zext_ln990_1_fu_5157_p1 = shl_ln990_2_fu_5149_p3;

assign zext_ln990_2_fu_5256_p1 = $unsigned(sext_ln990_1_fu_5252_p1);

assign zext_ln990_fu_5145_p1 = shl_ln990_1_fu_5137_p3;

assign zext_ln991_1_fu_5109_p1 = row4_0_reg_1448;

assign zext_ln991_fu_5171_p1 = col5_0_reg_1460;

always @ (posedge ap_clk) begin
    p_cast_reg_6179[26] <= 1'b0;
    zext_ln892_2_reg_6211[1] <= 1'b0;
    zext_ln892_1_reg_6229[1] <= 1'b0;
    zext_ln891_reg_6242[3:2] <= 2'b00;
    zext_ln891_1_reg_6247[3:2] <= 2'b00;
    zext_ln892_reg_6252[2] <= 1'b0;
    zext_ln934_reg_6281[3] <= 1'b0;
    zext_ln934_2_reg_6286[1] <= 1'b0;
    zext_ln934_1_reg_6305[3] <= 1'b0;
    zext_ln934_3_reg_6310[1] <= 1'b0;
    zext_ln925_reg_6315[2] <= 1'b0;
    shl_ln1_reg_6344[0] <= 1'b0;
    add_ln928_reg_6349[0] <= 1'b0;
    zext_ln928_reg_6354[0] <= 1'b0;
    zext_ln928_reg_6354[8:3] <= 6'b000000;
    add_ln931_reg_6359[0] <= 1'b1;
    zext_ln931_reg_6364[0] <= 1'b1;
    zext_ln931_reg_6364[8:3] <= 6'b000000;
    zext_ln991_1_reg_6388[3:2] <= 2'b00;
    sext_ln990_reg_6401[0] <= 1'b0;
    zext_ln991_reg_6406[3:2] <= 2'b00;
    zext_ln977_reg_6411[3] <= 1'b0;
    zext_ln977_1_reg_6416[5:3] <= 3'b000;
    zext_ln981_1_reg_6462[8:6] <= 3'b000;
    zext_ln984_reg_6472[8:6] <= 3'b000;
    zext_ln987_reg_6482[8:6] <= 3'b000;
    zext_ln1015_reg_6496[4:3] <= 2'b00;
    zext_ln1015_1_reg_6502[3] <= 1'b0;
    zext_ln1016_reg_6515[6:4] <= 3'b000;
    zext_ln1024_reg_6536[7:4] <= 4'b0000;
    zext_ln1028_reg_6546[6:5] <= 2'b00;
    zext_ln1040_reg_6551[5:4] <= 2'b00;
    zext_ln1040_1_reg_6557[4] <= 1'b0;
    sub_ln1046_reg_6586[0] <= 1'b0;
    zext_ln1045_reg_6595[4:3] <= 2'b00;
    zext_ln1060_reg_6613[6:5] <= 2'b00;
    zext_ln1046_3_reg_6618[8] <= 1'b0;
    zext_ln1053_reg_6623[7:5] <= 3'b000;
    zext_ln1064_reg_6659[6] <= 1'b0;
    zext_ln1093_reg_6664[6:5] <= 2'b00;
    zext_ln1093_1_reg_6670[5] <= 1'b0;
    sub_ln1098_reg_6699[1:0] <= 2'b00;
    zext_ln1097_reg_6704[5:4] <= 2'b00;
    zext_ln1105_reg_6731[7:6] <= 2'b00;
    zext_ln1111_reg_6746[7:6] <= 2'b00;
    zext_ln1118_reg_6751[6] <= 1'b0;
    zext_ln1143_reg_6777[6:5] <= 2'b00;
    zext_ln1143_1_reg_6786[5] <= 1'b0;
    or_ln_reg_6817[4:3] <= 2'b10;
    zext_ln1156_reg_6822[6] <= 1'b0;
    zext_ln1163_reg_6848[6] <= 1'b0;
    zext_ln1169_reg_6874[6] <= 1'b0;
    zext_ln1175_reg_6910[6] <= 1'b0;
    zext_ln1188_reg_6931[5:2] <= 4'b0000;
    zext_ln1193_reg_6960[6] <= 1'b0;
    zext_ln1201_reg_6987[7] <= 1'b0;
    zext_ln1206_reg_7002[7] <= 1'b0;
    zext_ln1227_reg_7035[7] <= 1'b0;
end

endmodule //SkyNet
