Worst 996.978, Best 998.778
Worst 996.978, Best 998.778
Coverage report
  User constraints covered 0 connections out of 79 total, coverage: 0.0%
  Auto constraints covered 47 connections out of 79 total, coverage: 59.5%


Setup 996.978, syn__45_ to syn__47_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.567, Req 1001.545
Setup 996.978, syn__45_ to syn__48_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.567, Req 1001.545
Setup 996.978, syn__45_ to syn__49_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.567, Req 1001.545
Setup 997.759, syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.184, Req 1001.943
Setup 997.761, syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.182, Req 1001.943
Setup 997.759, syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.184, Req 1001.943
Setup 997.729, syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.214, Req 1001.943
Setup 997.761, syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.182, Req 1001.943
Setup 997.759, syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.184, Req 1001.943
Setup 997.729, syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.214, Req 1001.943
Setup 997.759, syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.184, Req 1001.943
Setup 997.759, syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.184, Req 1001.943
Setup 997.759, syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.184, Req 1001.943
Setup 997.813, syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   4.130, Req 1001.943
Setup 998.127, syn__44_ to syn__45_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.418, Req 1001.545
Setup 998.127, syn__44_ to syn__46_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.418, Req 1001.545
Setup 998.176, syn__48_ to syn__49_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.410, Req 1001.586
Setup 998.187, syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.756, Req 1001.943
Setup 998.187, syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.756, Req 1001.943
Setup 998.173, syn__45_ to syn__46_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.413, Req 1001.586
Setup 998.187, syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.756, Req 1001.943
Setup 998.589, syn__47_ to syn__49_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.413, Req 1002.002
Setup 998.578, syn__43_ to syn__44_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.424, Req 1002.002
Setup 998.578, syn__43_ to syn__45_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.424, Req 1002.002
Setup 998.578, syn__43_ to syn__46_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.424, Req 1002.002
Setup 998.589, syn__47_ to syn__48_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   3.413, Req 1002.002
Setup 998.778, syn__49_ to syn__49_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   2.872, Req 1001.650
Setup 998.778, syn__43_ to syn__43_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   2.872, Req 1001.650
Setup 998.778, syn__47_ to syn__47_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   2.872, Req 1001.650
Setup 998.778, syn__44_ to syn__44_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   2.872, Req 1001.650
Setup 998.778, syn__46_ to syn__46_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   2.872, Req 1001.650
Setup 998.778, syn__48_ to syn__48_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   2.872, Req 1001.650
Setup 998.778, syn__45_ to syn__45_, clock Internal_generated_clock_Blinky|clk 1000.000, Arr   2.872, Req 1001.650
