[
  {
    "author": [
      {
        "family": "Brandt",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Business Week"
    ],
    "date": [
      "1993-03-29"
    ],
    "pages": [
      "94–95"
    ],
    "title": [
      "The Birth of Intel’s Pentium Chip—and the Labor Pains"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bass",
        "given": "Michael J."
      },
      {
        "family": "Christensen",
        "given": "Clayton M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2002-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "34–39"
    ],
    "title": [
      "The Future of the Microprocessor Business"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Port",
        "given": "O."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Business Week"
    ],
    "date": [
      "1997-06-23"
    ],
    "pages": [
      "120"
    ],
    "title": [
      "Gordon Moore’s Crystal Ball"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Foderaro",
        "given": "J.K."
      },
      {
        "family": "Dyke",
        "given": "K.S.",
        "particle": "Van"
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1982-09"
    ],
    "pages": [
      "27–32"
    ],
    "publisher": [
      "VLSI Des"
    ],
    "title": [
      "Running RISCs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Machiavelli",
        "given": "Nicolo"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1950"
    ],
    "publisher": [
      "Random House"
    ],
    "title": [
      "The Prince and the Discourses, in The Prince, Chapter 3"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Doyle",
        "given": "E.A.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1981-10"
    ],
    "pages": [
      "36–43"
    ],
    "title": [
      "How Parts Fail"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T.W."
      },
      {
        "family": "Brown",
        "given": "N.C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1981-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "987–988"
    ],
    "title": [
      "Defect Level as a Function of Fault Coverage"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Rechtin",
        "given": "Eberhardt"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "51–55"
    ],
    "title": [
      "The Synthesis of Complex Systems"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      },
      {
        "family": "Buelow",
        "given": "F."
      },
      {
        "family": "Quality",
        "given": "I.C."
      },
      {
        "family": "Transparency",
        "given": "Test"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "295–301"
    ],
    "title": [
      "Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Donlin",
        "given": "Noel E."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "1114"
    ],
    "title": [
      "Is Burn-in Burned Out?, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Henry",
        "given": "T.R."
      },
      {
        "family": "Soo",
        "given": "Thomas"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "242–249"
    ],
    "title": [
      "Burn-in Elimination of a High Volume Microprocessor Using IDDQ, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Weber",
        "given": "Samuel"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "ASIC Technol. News"
    ],
    "date": [
      "1991-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1"
    ],
    "title": [
      "Exploring the Time to Market Myths"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Teichrow",
        "given": "D."
      },
      {
        "family": "Hershey",
        "given": "E.A.",
        "suffix": "III"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Software Eng"
    ],
    "date": [
      "1977-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "41–48"
    ],
    "title": [
      "PSL/PSA: A Computer-Aided Technique for Structured Documentation and Analysis of Information Processing Systems"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Bell",
        "given": "C.G."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1971"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Structures: Readings and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "A.M."
      },
      {
        "family": "Leffingwell",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "genre": [
      "Technical Report 0001,"
    ],
    "publisher": [
      "Requisite, Inc"
    ],
    "title": [
      "Using Requirements Management to Speed Delivery of Higher Quality Applications"
    ],
    "type": "report",
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Sanborn",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 19th D.A"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "214–218"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Evolution of the Engineering Design System Data Base"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cunningham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Semicond. Mfg"
    ],
    "date": [
      "1990-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "60–71"
    ],
    "title": [
      "The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Seeds",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc. IEEE IEDM"
    ],
    "date": [
      "1967-10"
    ],
    "location": [
      "Washington, D.C"
    ],
    "title": [
      "Yield and Cost Analysis of Bipolar LSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murphy",
        "given": "B.T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1964-12"
    ],
    "pages": [
      "1537–1545"
    ],
    "title": [
      "Cost-Size Optima of Monolithic Integrated Circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Stapper",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1973-07"
    ],
    "pages": [
      "655–657"
    ],
    "title": [
      "Defect Density Distribution for LSI Yield Calculations"
    ],
    "type": "article-journal",
    "volume": [
      "ED-20"
    ]
  },
  {
    "author": [
      {
        "family": "Wadsack",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1978-05"
    ],
    "pages": [
      "1475–1488"
    ],
    "title": [
      "Fault Coverage in Digital Integrated Circuits, Bell Syst"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wiscombe",
        "given": "Paul C."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "293–299"
    ],
    "title": [
      "A Comparison of Stuck-at Fault Coverage and IDDQ Testing on Defect Levels, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "P.C."
      },
      {
        "family": "Aitken",
        "given": "R.C."
      },
      {
        "family": "Johansen",
        "given": "V."
      },
      {
        "family": "Chiang",
        "given": "I."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "358–364"
    ],
    "title": [
      "The Effect of Different Test Sets on Quality Level Prediction: When Is 80% Better than 90%?, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Seth",
        "given": "S.C."
      },
      {
        "family": "Agrawal",
        "given": "P."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1982-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "57–61"
    ],
    "title": [
      "Fault Coverage Requirement in Production Testing of LSI Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "D.V."
      },
      {
        "family": "Seth",
        "given": "S.C."
      },
      {
        "family": "Wagner",
        "given": "P.T."
      },
      {
        "family": "C.Anderson",
        "given": "J."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Kokomo Revisited, Proc",
      "Test Conf"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "712–720"
    ],
    "title": [
      "An Experimental Study on Reject Ratio Prediction for VLSI Circuits",
      "Int"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Seth",
        "given": "S.C."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Defect and Fault Tolerance in VLSI Systems"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "I. Koren",
        "particle": "ed."
      }
    ],
    "location": [
      "Plenum, New York"
    ],
    "pages": [
      "47–52,"
    ],
    "title": [
      "On the Probability of Fault Occurrence"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "Peter C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1995-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "603–607"
    ],
    "title": [
      "Reductions in Quality Caused by Uneven Fault Coverage of Different Areas of an Integrated Circuit"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "S."
      },
      {
        "family": "Nag",
        "given": "P.K."
      },
      {
        "family": "Blanton",
        "given": "R.D."
      },
      {
        "family": "Gattiker",
        "given": "A."
      },
      {
        "family": "Maly",
        "given": "W."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "557–566"
    ],
    "title": [
      "To DFT or Not to DFT?, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aitken",
        "given": "R.C."
      },
      {
        "family": "Scudder",
        "given": "R.K."
      },
      {
        "family": "Maxwell",
        "given": "P.C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "SEMI"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1– 5"
    ],
    "title": [
      "Never Mind the Cost of Test—Look at the Value!, Test Cost Reduction Workshop"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "Lewis H."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Electronic Business Today"
    ],
    "date": [
      "1995-10"
    ],
    "pages": [
      "50"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Business Week"
    ],
    "date": [
      "1994-08-08"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "Tom"
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Byte Magazine"
    ],
    "date": [
      "1997-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "3– 12"
    ],
    "title": [
      "How to Make the World’s Fastest CPUs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Daniels",
        "given": "R.G."
      },
      {
        "family": "Bruce",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "1985-04"
    ],
    "genre": [
      "Test,"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "64–71"
    ],
    "publisher": [
      "Comput"
    ],
    "title": [
      "Built-In Self-Test Trends in Motorola Microprocessors, IEEE Des"
    ],
    "type": null,
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Abadir",
        "given": "M.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Test Comput"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "40–52"
    ],
    "title": [
      "Analyzing Multichip Module Testing Strategies, IEEE Des"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Slana",
        "given": "Matthew F."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1979-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "102"
    ],
    "title": [
      "Workshop Report: Computer Elements for the 80’s"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Vallett",
        "given": "David P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "1997-07"
    ],
    "genre": [
      "Test,"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "76–82"
    ],
    "title": [
      "IC Failure Analysis: The Importance of Test and Diagnostics, IEEE Des"
    ],
    "type": null,
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Oldham",
        "given": "William G."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Am"
    ],
    "date": [
      "1977-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "111–128"
    ],
    "title": [
      "The Fabrication of Microelectronic Circuits, Sci"
    ],
    "type": "article-journal",
    "volume": [
      "237"
    ]
  },
  {
    "author": [
      {
        "family": "Pountain",
        "given": "Dick"
      },
      {
        "family": "Law",
        "given": "Amending Moore’s"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Byte Magazine"
    ],
    "date": [
      "1998-03"
    ],
    "pages": [
      "91–95"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "Tom R."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Byte Magazine"
    ],
    "date": [
      "1998-04"
    ],
    "pages": [
      "60–74"
    ],
    "title": [
      "Crash-Proof Computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gillmor",
        "given": "Dan"
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "San Jose Mercury News"
    ],
    "date": [
      "1997-08-18"
    ],
    "pages": [
      "1"
    ],
    "title": [
      "Curb on Tweaking Made Intel Strong"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "Donald E."
      },
      {
        "family": "Baker",
        "given": "B.S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Concurrent Engineering: The Product Development Environment for the 1990s"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Druian",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc. 20th D.A"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "506–514"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Functional Models for VLSI Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Falkoff",
        "given": "A.D."
      },
      {
        "family": "Iverson",
        "given": "K.E."
      },
      {
        "family": "Sussenguth",
        "given": "E.H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IBM Syst. J"
    ],
    "date": [
      "1964"
    ],
    "pages": [
      "198–262"
    ],
    "title": [
      "Formal Description of System/360"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "F.J."
      },
      {
        "family": "Peterson",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Computer Aided Logical Design: With Emphasis on VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1970"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Introduction to Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Duley",
        "given": "J.R."
      },
      {
        "family": "Dietmeyer",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1968-09"
    ],
    "pages": [
      "850–861"
    ],
    "title": [
      "A Digital System Design Language (DDL"
    ],
    "type": "article-journal",
    "volume": [
      "C-17"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "Jainendra"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1997-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "34–41"
    ],
    "title": [
      "Prototyping the M68060 for Concurrent Verification"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1984-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "160–177"
    ],
    "title": [
      "A Switch-level Model and Simulator for MOS Digital Systems"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Sheffer",
        "given": "H.M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Trans. Am. Math. Soc"
    ],
    "date": [
      "1913"
    ],
    "pages": [
      "481–488"
    ],
    "title": [
      "A Set of Five Independent Postulates for Boolean Algebras"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Huffman",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "J. Franklin Inst"
    ],
    "date": [
      "1954"
    ],
    "pages": [
      "161–190 275–303"
    ],
    "title": [
      "The Synthesis of Sequential Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "257"
    ]
  },
  {
    "citation-number": [
      "10."
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Texas Instruments, Dallas, TX"
    ],
    "pages": [
      "6–48"
    ],
    "title": [
      "The TTL Data Book"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E."
      },
      {
        "family": "Hebert",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 19th D.A"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "587–593"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Speed and Accuracy in Digital Network Simulation Based on Structural Modeling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1965-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "90–99"
    ],
    "title": [
      "Hazard Detection in Combinational and Sequential Switching Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Hardie",
        "given": "F.H."
      },
      {
        "family": "Suhocki",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1967-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "412–429"
    ],
    "title": [
      "Design and Use of Fault Simulation for Saturn Computer Design"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "Don"
      },
      {
        "family": "Moorby",
        "given": "Phil"
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "The Verilog Hardware Description Language"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Palnitkar",
        "given": "Samir"
      },
      {
        "family": "HDL",
        "given": "Verilog"
      },
      {
        "given": "Prentice-Hall"
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "River, NJ"
    ],
    "title": [
      "Upper Saddle"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1364"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Standards Assoc"
    ],
    "title": [
      "Standard, Verilog Hardware Description Language Reference Manual (LRM"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fantauzzi",
        "given": "G."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1974-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "576–581"
    ],
    "title": [
      "An Algebraic Model for the Analysis of Logical Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "N.D."
      },
      {
        "family": "Tellier",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc. 1978 IEEE Int. Test Conf"
    ],
    "pages": [
      "266–273"
    ],
    "title": [
      "Efficient Event Manipulation: The Key to Large Scale Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "ACM"
    ],
    "date": [
      "1969-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "102–110"
    ],
    "title": [
      "Exclusive Simulation of Activity in Digital Networks, Commun"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc. 14th D.A"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "61–67"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Non-integral Event Timing for Digital Logic Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bowden",
        "given": "K.R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. 1982 Int. Test Conf"
    ],
    "pages": [
      "147–152"
    ],
    "title": [
      "Design Goals and Implementation Techniques for Time-Based Digital Simulation and Hazard Detection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. Caltech Conf. VLSI"
    ],
    "date": [
      "1981-01"
    ],
    "pages": [
      "455–476"
    ],
    "title": [
      "A Logic Design Theory for VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Holt",
        "given": "D."
      },
      {
        "family": "Hutchings",
        "given": "D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. 18th D.A"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "280–287"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "A MOS/LSI Oriented Logic Simulator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1987-08"
    ],
    "genre": [
      "Test,"
    ],
    "pages": [
      "26–40"
    ],
    "title": [
      "A Survey of Switch-Level Algorithms, IEEE Des"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1981-08"
    ],
    "genre": [
      "VLSI 81,"
    ],
    "pages": [
      "329–340"
    ],
    "title": [
      "A Switch-Level Model of MOS Logic Circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1984-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "160–177"
    ],
    "title": [
      "A Switch-Level Model and Simulator for MOS Digital Systems"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Bose",
        "given": "S."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Szymanski",
        "given": "T.G."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "982–991"
    ],
    "title": [
      "Algorithms for Switch Level Delay Fault Simulation, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S.B."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1978-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "509–516"
    ],
    "title": [
      "Binary Decision Diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.Y."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1959-07"
    ],
    "pages": [
      "985–999"
    ],
    "title": [
      "Representation of Switching Circuits by Binary Decision Programs, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A.V."
      },
      {
        "family": "Hopcroft",
        "given": "J.E."
      },
      {
        "family": "Ullman",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1974"
    ],
    "location": [
      "Reading, MA"
    ],
    "pages": [
      "51–55"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Design and Analysis of Computer Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "E.Randal"
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1986-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "677–691"
    ],
    "title": [
      "Graph-Based Algorithms for Boolean Function Manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1987-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "46–54"
    ],
    "title": [
      "The Effects of Modeling on Simulator Performance"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc. 19th D.A"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "594–604"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Timing Verification and the Timing Analysis Program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wold",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. 15th D.A"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "264–270"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Design Verification and Performance Analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ng",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proc. 18th D.A"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "288–292"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "A Timing Verification System Based on Extracted MOS/VLSI Circuit Parameters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eldred",
        "given": "R.D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "J. ACM"
    ],
    "date": [
      "1959-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "33–36"
    ],
    "title": [
      "Test Routines Based on Symbolic Logic Statements"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Wadsack",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1978-05"
    ],
    "pages": [
      "1475–1488"
    ],
    "title": [
      "Fault Coverage in Digital Integrated Circuits, Bell Syst"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mei",
        "given": "K.C.Y."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Lab"
    ],
    "date": [
      "1970-08"
    ],
    "issue": [
      "2"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Fault Dominance in Combinational Circuits, Digital Syst"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Case, G. R., SALOGS-IV"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. 15th D.A"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "392–397"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "A Program to Perform Logic Simulation and Fault Diagnosis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1985-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "20–32"
    ],
    "title": [
      "Fault Simulation for Structured VLSI, VLSI Syst"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      },
      {
        "family": "Baker",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1974-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "39–44"
    ],
    "title": [
      "Concurrent Simulation of Nearly Identical Digital Networks"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Schuler",
        "given": "D.M."
      },
      {
        "family": "Cleghorn",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. 14th D.A"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "230–238"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "An Efficient Method of Fault Simulation for Digital Circuits Modeled from Boolean Gates and Memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "W."
      },
      {
        "family": "Yu",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "J. Electron. Testing: Theory and Applications"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "7–13"
    ],
    "title": [
      "Differential Fault Simulation for Sequential Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "I"
    ]
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1972-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "464–471"
    ],
    "title": [
      "A Deductive Method for Simulating Faults in Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "S.K."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1985-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "38–44"
    ],
    "title": [
      "Statistical Fault Analysis"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "S.K."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 21st D.A"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "18–23"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "STAFAN: An Alternative to Fault Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Case",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc. 12th D.A"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "257–260"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "A Statistical Method for Test Sequence Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moorby",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "101–102"
    ],
    "title": [
      "Fault Simulation Using Parallel Value Lists, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Krohn",
        "given": "H.E."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. 18th D.A"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "525–529"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Vector Coding Techniques for High Speed Digital Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sheffer",
        "given": "H.M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Trans. Am. Math. Soc"
    ],
    "date": [
      "1913"
    ],
    "pages": [
      "481–488"
    ],
    "title": [
      "A Set of Five Independent Postulates for Boolean Algebras"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "note": [
      "if (status == FAIL) { // back up on input // assignments for(;;) { // loop through P.I.s"
    ],
    "title": [
      "{ for(;;) { status = backtrace(); // returns FAIL or P.I"
    ],
    "type": null
  },
  {
    "container-title": [
      "i.e., status == P.I. imply P.I.s"
    ],
    "note": [
      "if (TEST == success) //D or DBAR reached P.O. return (TEST); //return with test vector "
    ],
    "title": [
      "//returning from backtrace("
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Case",
        "given": "P.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1981-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "631–646"
    ],
    "title": [
      "Design Automation in IBM"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Schneider",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1967-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "114"
    ],
    "title": [
      "On the Necessity to Examine D-chains in Diagnostic Test Generation—An Example"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1966-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "278–291"
    ],
    "title": [
      "Diagnosis of Automata Failures: A Calculus and a Method"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1967-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "567–580"
    ],
    "title": [
      "Programmed Algorithms to Compute Tests to Detect and Distinguish Between failures in Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Potomac, MD"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Computer Logic, Testing, and Verification, Chapter 3"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Benmehrez",
        "given": "C."
      },
      {
        "family": "McDonald",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "308–315"
    ],
    "title": [
      "Measured Performance of a Programmed Implementation of the Subscripted D-algorithm, Proc. 20th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kirkland",
        "given": "Tom"
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1988-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "43–55"
    ],
    "title": [
      "Algorithms for Automatic Test Pattern Generation"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "McDonald",
        "given": "J.F."
      },
      {
        "family": "Benmehrez",
        "given": "C."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. 1983 Int. Test Conf"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "115–121"
    ],
    "title": [
      "Test Set Reduction Using the Subscripted D-algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1981-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "215–222"
    ],
    "title": [
      "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Lawler",
        "given": "E.W."
      },
      {
        "family": "Wood",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Res"
    ],
    "date": [
      "1966"
    ],
    "pages": [
      "669–719"
    ],
    "title": [
      "Branch-and-Bound Methods—A Survey, Oper"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Shimono",
        "given": "T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1983-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1137–1144"
    ],
    "title": [
      "On the Acceleration of Test Generation Algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1988-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "126–137"
    ],
    "title": [
      "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "David T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Comp"
    ],
    "date": [
      "1975-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "742–746"
    ],
    "title": [
      "An Algorithm for the Generation of Test Sets for Combinational Logic Networks"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1971-08"
    ],
    "pages": [
      "63–67"
    ],
    "publisher": [
      "Computer Des"
    ],
    "title": [
      "Automated Diagnostic Test Programs for Digital Networks"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. 20th Des"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "214–220"
    ],
    "publisher": [
      "Automat., Conf"
    ],
    "title": [
      "Critical Path Tracing—An Alternative to Fault Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Test Mag"
    ],
    "date": [
      "1984-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "83–93"
    ],
    "title": [
      "Critical Path Tracing—An Alternative to Fault Simulation, IEEE Des"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. 8th Int. Symp. on Fault-Tolerant Computing"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "96–99"
    ],
    "title": [
      "Fault Simulation Strategy for Combinational Logic Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "note": [
      "unpublished paper."
    ],
    "title": [
      "Concurrent Fault Simulation: Some Performance Measurements"
    ],
    "type": "manuscript"
  },
  {
    "author": [
      {
        "family": "Sellers",
        "given": "F.F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1968-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "676–683"
    ],
    "title": [
      "Analyzing Errors with the Boolean Difference"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S.B."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "J. SIAM"
    ],
    "date": [
      "1959-12"
    ],
    "title": [
      "On a Theory of Boolean Functions"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Larrabee",
        "given": "T."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1992-01"
    ],
    "pages": [
      "4–15"
    ],
    "title": [
      "Test Pattern Generation Using Boolean Satisfiability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Abadir",
        "given": "M.S."
      },
      {
        "family": "Reghbati",
        "given": "H.K."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "180–195"
    ],
    "title": [
      "Test Generation for LSI: A Case Study, Proc. 21st Des"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "23."
    ],
    "date": [
      "1979"
    ],
    "location": [
      "Sunngvale, CA"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "The Am2900 Family Data Book, Advanced Micro Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H.P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. 1986 Int. Test Conf"
    ],
    "pages": [
      "97–104"
    ],
    "title": [
      "Structured Functional Level Test Generation Using Binary Decision Diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Seshu",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1965-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "76–79"
    ],
    "title": [
      "On an Improved Diagnosis Program"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Putzolu",
        "given": "G."
      },
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "639–647"
    ],
    "title": [
      "A Heuristic Algorithm for the Testing of Asynchronous Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C20"
    ]
  },
  {
    "author": [
      {
        "family": "Bouricius",
        "given": "W.G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1258–1264"
    ],
    "title": [
      "Algorithms for Detection of Faults in Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Muth",
        "given": "P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1976-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "630–636"
    ],
    "title": [
      "A Nine-Valued Circuit Model for Test Generation"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Marlett",
        "given": "Ralph"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1978-06"
    ],
    "pages": [
      "332–339"
    ],
    "title": [
      "EBT: A Comprehensive Test Generation Technique for Highly Sequential Circuits, Proc. 15th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kriz",
        "given": "T.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. 9th Symposium on Switching and Automata Theory"
    ],
    "date": [
      "1970"
    ],
    "pages": [
      "250–259"
    ],
    "title": [
      "A Path Sensitizing Algorithm for Diagnosis of Binary Sequential Logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kriz",
        "given": "T.A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. 10th Symposium on Switching and Automata Theory"
    ],
    "date": [
      "1969-10"
    ],
    "location": [
      "Waterloo, Canada"
    ],
    "pages": [
      "174–181"
    ],
    "title": [
      "Machine Identification Concepts of Path Sensitizing Fault Diagnosis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "538–548"
    ],
    "title": [
      "The BALLAST Methodology for Structured Partial Scan Design"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "2000-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "895–905,"
    ],
    "title": [
      "A New Class of Sequential Circuits with Combinational Test Generation Complexity"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Balakrishnan",
        "given": "A."
      },
      {
        "family": "Chakradhar",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. 9th Int. Conf. on VLSI Design"
    ],
    "date": [
      "1996-01"
    ],
    "pages": [
      "111–117"
    ],
    "title": [
      "Sequential Circuits With Combinational Test Generation Complexity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Y.C."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Saluja",
        "given": "Kewal K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1078–1087"
    ],
    "title": [
      "Combinational Test Generation for Various Classes of Acyclic Sequential Circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "E.F."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1956"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "pages": [
      "129–153"
    ],
    "publisher": [
      "Princeton University Press"
    ],
    "title": [
      "Gedanken—Experiments on Sequential Machines, Automation Studies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hennie",
        "given": "F.C."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Finite-State Models for Logical Machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1966-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "278–291"
    ],
    "title": [
      "Diagnosis of Automata Failures: A Calculus and a Method"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "143–147"
    ],
    "title": [
      "The Sequential ATPG: A Theoretical Limit, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Case",
        "given": "P.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1981-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "631–646"
    ],
    "title": [
      "Design Automation in IBM"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M.Y."
      },
      {
        "family": "Chia",
        "given": "Dennis K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971-11"
    ],
    "pages": [
      "1356–1361"
    ],
    "title": [
      "Boolean Difference for Fault Detection in Asynchronous Sequential Machines"
    ],
    "type": "article-journal",
    "volume": [
      "C-20"
    ]
  },
  {
    "author": [
      {
        "family": "DeSantis",
        "given": "T."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Eval. Eng"
    ],
    "date": [
      "1998-12"
    ],
    "pages": [
      "10–16"
    ],
    "title": [
      "Resolution versus Accuracy versus Sensitivity: Cutting Through the Confusion"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sulman",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. 1978 IEEE Test Conf"
    ],
    "pages": [
      "66–70"
    ],
    "title": [
      "Clock-Rate Testing of LSI Circuit Boards"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Catalano",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "188–192"
    ],
    "title": [
      "Individual Signal Path Calibration for Maximum Timing Accuracy in a High Pincount VLSI Test System, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bierman",
        "given": "H."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1987-04-19"
    ],
    "pages": [
      "125–128"
    ],
    "title": [
      "VLSI Test Gear Keeps Pace with Chip Advances"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "1997-05-00"
    ],
    "genre": [
      "IEEE-P1450,"
    ],
    "title": [
      "Standard Test Interface Language (STIL) for Digital Test Vector Data"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "962–970"
    ],
    "title": [
      "Standard Test Interface Language (STIL): Extending the Standard, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "T."
      },
      {
        "family": "Maston",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "565–570"
    ],
    "title": [
      "Standard Test Interface Language (STIL): A New Language for Patterns and Waveforms, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Biggs",
        "given": "N."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1149"
    ],
    "title": [
      "STIL: The Device-Oriented Database for the Test Development Lifecycle, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Levin",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1982-10"
    ],
    "pages": [
      "541–547"
    ],
    "title": [
      "Design of a New Test Generation System for Performance Testing of LSI Digital Printed Circuit Boards, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Walker",
        "given": "M.G."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2000-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "65–71"
    ],
    "title": [
      "Modeling the Wiring of Deep Submicron ICs"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Bego",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Eval. Eng"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "12–25"
    ],
    "title": [
      "The Value of an Optimized Engineering Test Station"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stevens",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Component Testing, Chapter 4"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goto",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1984-10"
    ],
    "pages": [
      "543–549"
    ],
    "title": [
      "Electron Beam Prober for LSI Testing with 100 PS Time Resolution, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kollensperger",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1984-10"
    ],
    "pages": [
      "550–556"
    ],
    "title": [
      "Automated Electron Beam Testing of VLSI Circuits, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "May",
        "given": "T.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Int. Rel. Physics Symp"
    ],
    "date": [
      "1984-04"
    ],
    "title": [
      "Dynamic Fault Imaging of VLSI Random Logic Devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Shapiro",
        "given": "D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1984-07"
    ],
    "genre": [
      "Test,"
    ],
    "pages": [
      "88–94"
    ],
    "title": [
      "Universal-Grid Bareboard Testers Offer Users Many Benefits, Electron"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schwedner",
        "given": "F.A."
      },
      {
        "family": "Grossman",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1975-09-04"
    ],
    "pages": [
      "98–102"
    ],
    "title": [
      "In-Circuit Testing Pins Down Defects in PC Boards Early"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sobotka",
        "given": "L.J."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1982-11"
    ],
    "pages": [
      "269–286"
    ],
    "title": [
      "The Effects of Backdriving Digital Integrated Circuits During In-Circuit Testing, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mastrocola",
        "given": "Aldo"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "124–131"
    ],
    "title": [
      "In-Circuit Test Techniques Applied to Complex Digital Assemblies, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Miklosz",
        "given": "J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Eng. Times"
    ],
    "date": [
      "1983-01-03"
    ],
    "pages": [
      "25–29"
    ],
    "title": [
      "ATE: In-Circuit and Functional, Electron"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Digital Logic Testing and Simulation, Chapter 6"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Runyan",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Eng. Times"
    ],
    "date": [
      "1997-04-21"
    ],
    "pages": [
      "52"
    ],
    "title": [
      "X-Ray May be PC-Board Key, Electron"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Europe"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "33–34"
    ],
    "title": [
      "Infrared Thermography Maintains PCB Reliability, Test Meas"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Titus",
        "given": "J."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "29–36"
    ],
    "publisher": [
      "World"
    ],
    "title": [
      "X-Ray Systems Reveal Hidden Defects, Test Meas"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Odegard",
        "given": "C."
      },
      {
        "family": "Lambert",
        "given": "C."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "53–58"
    ],
    "publisher": [
      "World"
    ],
    "title": [
      "Reflectometry Techniques Aid IC Failure Analysis, Test Meas"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Bus. Today"
    ],
    "date": [
      "1995-12"
    ],
    "pages": [
      "26"
    ],
    "title": [
      "Business Trends, Hardware Is Fraction of Total Cost, Electron"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Iscoff",
        "given": "R."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Int"
    ],
    "date": [
      "1993-09"
    ],
    "pages": [
      "58–62"
    ],
    "title": [
      "VLSI Testing: The Stakes Get Higher, Semicond"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "28."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Standard ATLAS Test Language, IEEE"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "P.C."
      },
      {
        "family": "Aitken",
        "given": "R.C."
      },
      {
        "family": "Johansen",
        "given": "V."
      },
      {
        "family": "Chiang",
        "given": "I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "168–177"
    ],
    "title": [
      "The Effectiveness of IDDQ, Functional and Scan Tests: How Many Fault Coverages Do We Need?, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      },
      {
        "family": "Grason",
        "given": "J."
      },
      {
        "family": "Siewiorek",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. Fault Tolerant Comput"
    ],
    "date": [
      "1971"
    ],
    "publisher": [
      "Symp"
    ],
    "title": [
      "Structural Factors in Fault Dominance for Combinational Logic Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1966-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "66–73"
    ],
    "title": [
      "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Mei",
        "given": "K.C.Y."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1974-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "720–727"
    ],
    "title": [
      "Bridging and Stuck-at Faults"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Son",
        "given": "K."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "163–166"
    ],
    "publisher": [
      "IEEE Test Conf"
    ],
    "title": [
      "Design of Programmable Logic Arrays for Testability, Proc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Szygenda",
        "given": "S.A."
      },
      {
        "family": "Lekkos",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. 10th Des. Autom. Conf"
    ],
    "pages": [
      "159–172"
    ],
    "title": [
      "Integrated Techniques for Functional and Gate-Level Digital Logic Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1977-01"
    ],
    "pages": [
      "89–94"
    ],
    "title": [
      "Common Misconceptions in Digital Test Generation, Comput"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wadsack",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1978-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1449–1474"
    ],
    "title": [
      "Fault Modelling and Logic Simulation of CMOS and MOS Integrated Circuits, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "El Ziq",
        "given": "Y.M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 18th D.A"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "347–354"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Automatic Test Generation for Stuck-Open Faults in CMOS VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beh",
        "given": "C.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "35–42"
    ],
    "publisher": [
      "IEEE Test Conf"
    ],
    "title": [
      "Do Stuck Fault Models Reflect Manufacturing Defects?, Proc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wadsack",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1978-05"
    ],
    "pages": [
      "1475–1488"
    ],
    "title": [
      "Fault Coverage in Digital Integrated Circuits, Bell Syst"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "43–49"
    ],
    "publisher": [
      "IEEE Test Conf"
    ],
    "title": [
      "Fault Modelling for Functional Primitives, Proc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wadsack",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1984-08"
    ],
    "genre": [
      "Test,"
    ],
    "pages": [
      "66–75"
    ],
    "title": [
      "Design Verification and Testing of the WE 32,100 CPUs, IEEE Des"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "Peter C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Int. Circuits Syst"
    ],
    "date": [
      "1995-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "603–607"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Reductions in Quality Caused by Uneven Fault Coverage of Different Areas of an Integrated Circuit"
    ],
    "translator": [
      {
        "family": "Des",
        "given": "Comput-Aided"
      }
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H.Y."
      },
      {
        "family": "Manning",
        "given": "E."
      },
      {
        "family": "Metze",
        "given": "G."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1970"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Fault Dictionaries, Fault Diagnosis of Digital Systems, Chapter 5"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Megill",
        "given": "N."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. 1979 Int. Test Conf"
    ],
    "pages": [
      "90–94"
    ],
    "title": [
      "Techniques for Reducing Pattern Count for Functional Testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. High Level Des. Validation & Test Workshop"
    ],
    "date": [
      "1997-11"
    ],
    "pages": [
      "99–104"
    ],
    "title": [
      "Enhanced Test Through Improved RTL Code Coverage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snethen",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc. 14th D.A"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "88–93"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Simulator-Oriented Fault Test Generator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1966-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "278–291"
    ],
    "title": [
      "Diagnosis of Automata Failures: A Calculus and a Method"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1967-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "567–580"
    ],
    "title": [
      "Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      },
      {
        "family": "Rosales",
        "given": "Barry C."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. 1979 Int. Test Conf"
    ],
    "pages": [
      "189–192"
    ],
    "title": [
      "Test Generation & Dynamic Compaction of Tests"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S.B."
      },
      {
        "family": "Krishnamurthy",
        "given": "B."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Des. & Test of Computers"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "58–77"
    ],
    "title": [
      "Test Counting: A Tool for VLSI Testing"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "given": "Anonymous"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1991-04-01"
    ],
    "pages": [
      "64"
    ],
    "title": [
      "Comput"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "1."
    ],
    "location": [
      "Hewlett Packard, Loveland, CO"
    ],
    "title": [
      "Designing Digital Circuits for Testability, Hewlett-Packard Application Note 210-4"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "L.H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1979-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "685–693"
    ],
    "title": [
      "Controllability/Observability Analysis of Digital Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Powell",
        "given": "T."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1983-11-24"
    ],
    "pages": [
      "149–154"
    ],
    "title": [
      "Software Gauges the Testability of Computer-Designed ICs, Electron"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fong",
        "given": "J.Y.O."
      },
      {
        "family": "Controllability",
        "given": "On Functional"
      },
      {
        "family": "Analysis",
        "given": "Observability"
      },
      {
        "given": "Proc"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Test Conf"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "170–175"
    ],
    "title": [
      "Int"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "D.K."
      },
      {
        "family": "McDermott",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "581–586"
    ],
    "title": [
      "An Interactive Testability Analysis Program—ITTAP, Proc. 19th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1983-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1198–1200"
    ],
    "title": [
      "Good Controllability and Observability Do Not Guarantee Good Testability"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "391–396"
    ],
    "title": [
      "Testability Measures—What Do They Tell Us?, Proc"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "8."
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "LASAR User’s Manual, Teradyne Corp"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Levitt",
        "given": "Marc E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1997-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "10–17"
    ],
    "title": [
      "Designing UltraSparc for Testability"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Ando",
        "given": "H."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "CompCon.1980"
    ],
    "date": [
      "1980-02"
    ],
    "pages": [
      "50–52"
    ],
    "title": [
      "Testing VLSI with Random Access Scan, Dig"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Maling",
        "given": "K."
      },
      {
        "family": "Allen",
        "given": "E.L."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1963-12"
    ],
    "pages": [
      "887–895"
    ],
    "title": [
      "A Computer Organization and Programming System for Automated Maintenance"
    ],
    "type": "article-journal",
    "volume": [
      "EC-12"
    ]
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "W.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1964-04"
    ],
    "pages": [
      "115–126"
    ],
    "title": [
      "Design of Serviceability Features for the IBM System/360"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Hirtle",
        "given": "A.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1968-12-30"
    ],
    "issue": [
      "3,582,902"
    ],
    "title": [
      "Data Processing System Having Auxiliary Register Storage, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "M.J.Y."
      },
      {
        "family": "Angell",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1973-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "46–60"
    ],
    "title": [
      "Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1977-06"
    ],
    "pages": [
      "462–468"
    ],
    "title": [
      "A Logic Design Structure for LSI Testability, Proc. 14th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bottorff",
        "given": "P.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1977-06"
    ],
    "pages": [
      "479–485"
    ],
    "title": [
      "Test Generation for Large Logic Networks, Proc. 14th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Godoy",
        "given": "H.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1977-06"
    ],
    "pages": [
      "469–478"
    ],
    "title": [
      "Automatic Checking of Logic Design Structures for Compliance with Testability Ground Rules, Proc. 14th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cheung",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1997-08"
    ],
    "pages": [
      "50–56"
    ],
    "title": [
      "The Seven Deadly Sins of Scan-Based Designs, Integrated Syst"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yohannes",
        "given": "Paul"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "ISD Mag"
    ],
    "date": [
      "2000-09"
    ],
    "pages": [
      "58–66"
    ],
    "title": [
      "Useful Design-for-Test Practices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jaramillo",
        "given": "K."
      },
      {
        "family": "Meiyappan",
        "given": "S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "EDN Mag"
    ],
    "date": [
      "2000-02-17"
    ],
    "pages": [
      "67–75"
    ],
    "title": [
      "10 Tips for Successful Scan Design: Part One"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jaramillo",
        "given": "K."
      },
      {
        "family": "Meiyappan",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "EDN Mag"
    ],
    "date": [
      "2000-02-17"
    ],
    "pages": [
      "77–90"
    ],
    "title": [
      "10 Tips for Successful Scan Design: Part Two"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Narayanan",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1993-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1121–1131"
    ],
    "title": [
      "Optimal Configuring of Multiple Scan Chains"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "T.L."
      },
      {
        "family": "Allsup",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1994-10"
    ],
    "pages": [
      "23–32"
    ],
    "publisher": [
      "ASIC & EDA"
    ],
    "title": [
      "Incorporating Partial Scan"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stewart",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1977",
      "1977-10"
    ],
    "pages": [
      "6–17"
    ],
    "publisher": [
      "Cherry Hill Test Conf"
    ],
    "title": [
      "Future Testing of Large LSI Circuit Cards, Proc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Trischler",
        "given": "Erwin"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "153–162"
    ],
    "title": [
      "Incomplete Scan Path with an Automatic Test Generation Methodology, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "8–15"
    ],
    "title": [
      "Designing Circuits with Partial Scan"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Morley",
        "given": "S.P."
      },
      {
        "family": "Marlett",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "385–392"
    ],
    "title": [
      "Selectable Length Partial Scan: A Method to Reduce Vector Length, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1990-04"
    ],
    "pages": [
      "544–548"
    ],
    "title": [
      "A Partial Scan Method for Sequential Circuits with Feedback"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc. Des. Auto"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Layout Driven Selecting and Chaining of Partial Scan Flip-Flops"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chickermane",
        "given": "V."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "377–386"
    ],
    "title": [
      "An Optimization Based Approach to the Partial Scan Design Problem, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chickermane",
        "given": "V."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "400–403"
    ],
    "title": [
      "A Fault Oriented Partial Scan Design Approach, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hudli",
        "given": "R.V."
      },
      {
        "family": "Seth",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Int. Test. Conf"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "364–372"
    ],
    "title": [
      "Testability Analysis of Synchronous Sequential Circuits Based on Structural Data, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Co",
        "given": "Hewlett-Packard"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Boundary-Scan Tutorial, Rev. G"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "Section 1.1.5, The Manufacturing Fault Spectrum and Boundary Scan"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dody",
        "given": "G."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "The Magazine for Electronics Assembly"
    ],
    "date": [
      "1999-07"
    ],
    "pages": [
      "44–50"
    ],
    "title": [
      "Troubleshooting BGAs, SMT"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1990-05"
    ],
    "genre": [
      "IEEE Standard 1149.1-1990,"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Standards Board"
    ],
    "title": [
      "IEEE Standard Test Access Port and Boundary Scan Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Boundary-Scan Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Walker",
        "given": "Martin G."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "67"
    ],
    "title": [
      "Modeling the Wiring of Deep Submicron ICs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Huott",
        "given": "W.V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "July/September 1997"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "611–627"
    ],
    "title": [
      "Advanced Microprocessor Test Strategy and Methodology"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Illman",
        "given": "R."
      },
      {
        "family": "Clarke",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "29–40"
    ],
    "title": [
      "Built-in Self-Test of the Macrolan Chip"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "type": null,
    "url": [
      "www.dmtf.org/spec/dmis.html"
    ]
  },
  {
    "author": [
      {
        "family": "Meggett",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IRE Trans. Inf. Theory"
    ],
    "date": [
      "1961-10"
    ],
    "pages": [
      "234–244"
    ],
    "title": [
      "Error Correcting Codes and Their Implementation for Data Transmission Systems"
    ],
    "type": "article-journal",
    "volume": [
      "IT-7"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1980-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "510–514"
    ],
    "title": [
      "Measures of the Effectiveness of Fault Signature Analysis"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Nebus",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1983-04-05"
    ],
    "pages": [
      "127–134"
    ],
    "title": [
      "Parallel Data Compression for Fault Tolerance, Comput"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Konemann",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "37–41"
    ],
    "title": [
      "Built-in Logic Block Observation Techniques, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1984-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "265–272"
    ],
    "title": [
      "Verification Testing—A Pseudoexhaustive Test Technique"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "471–479"
    ],
    "title": [
      "Probability Models for Pseudorandom Test Sequences, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "K.D."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      },
      {
        "family": "Testing",
        "given": "Pseudorandom"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1987-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "332–343"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Illman",
        "given": "Richard J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1985-04"
    ],
    "genre": [
      "Test,"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58"
    ],
    "title": [
      "Self-Tested Data Flow Logic: A New Approach, IEEE Des"
    ],
    "type": null,
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1983-05"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "265–272"
    ],
    "title": [
      "Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Schnurmann",
        "given": "H.D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1975-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "695–700"
    ],
    "title": [
      "The Weighted Random Test-Pattern Generator"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1989-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "149–161"
    ],
    "title": [
      "A Method for Generating Weighted Random Test Patterns"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Siavoshi",
        "given": "F."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "256–262"
    ],
    "title": [
      "WTPGA: A Novel Weighted Test-Pattern Generation Approach for VLSI Built-In Self Test, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1983-05"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "265–272"
    ],
    "title": [
      "Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Laroche",
        "given": "G."
      },
      {
        "family": "Bohlman",
        "given": "D."
      },
      {
        "family": "Bashaw",
        "given": "L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Phoenix Conf. Comput. Commun"
    ],
    "date": [
      "1982-05"
    ],
    "title": [
      "Test Results of Honeywell Test Generator, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Hewlett-Packard"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Application Note"
    ],
    "date": [
      "1977-04"
    ],
    "title": [
      "A Designer’s Guide to Signature Analysis"
    ],
    "type": "article-journal",
    "volume": [
      "222"
    ]
  },
  {
    "author": [
      {
        "family": "Nadig",
        "given": "H.J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "159–169"
    ],
    "publisher": [
      "Cherry Hill Test Conf"
    ],
    "title": [
      "Testing a Microprocessor Product Using a Signature Analysis, Proc"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Signature Analysis-Enhancing the Serviceability of Microprocessor-Based Industrial Products, Proc. IECI"
    ],
    "date": [
      "1978-03"
    ],
    "editor": [
      {
        "family": "White",
        "given": "Ed"
      }
    ],
    "pages": [
      "68–76"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Int. Test. Conf"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "200–204"
    ],
    "title": [
      "Self-Testing of Multichip Logic Modules, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "Paul H."
      },
      {
        "family": "Lapointe",
        "given": "Michael J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "28–36"
    ],
    "title": [
      "Production Experience with Built-in Self-test In the IBM ES/9000 System, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Keller",
        "given": "B.L."
      },
      {
        "family": "Snethen",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "March/May 1990"
    ],
    "pages": [
      "406–415"
    ],
    "title": [
      "Built-in Self-test Support in the IBM Engineering Design System"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Pyron",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "414–423"
    ],
    "title": [
      "Next Generation PowerPCTM Microprocessor Test Strategy Improvements, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Carbine",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "294–303"
    ],
    "title": [
      "Pentium Pro Processor Design for Test and Debug, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gelsinger",
        "given": "P."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1987-06"
    ],
    "genre": [
      "Test,"
    ],
    "pages": [
      "42–50"
    ],
    "title": [
      "Design and Test of the 80386, IEEE Des"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kuban",
        "given": "J.R."
      },
      {
        "family": "Bruce",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1984-05"
    ],
    "genre": [
      "Test,"
    ],
    "pages": [
      "33–41"
    ],
    "title": [
      "Self-Testing the Motorola MC6804P2, IEEE Des"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M.Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1981-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "453–465"
    ],
    "title": [
      "Reliability, Availability, and Serviceability of IBM Computer Systems: A Quarter Century of Progress"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Wallach",
        "given": "S."
      },
      {
        "family": "Holland",
        "given": "C."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1981-01"
    ],
    "pages": [
      "111–120"
    ],
    "title": [
      "32-Bit Minicomputer Achieves Full 16-Bit Compatability, Comput"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hawk",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1983-09"
    ],
    "pages": [
      "121–126"
    ],
    "title": [
      "A Supermini for Supermaxi Tasks, Comput"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Boone",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. 10th Fault Tolerant Computing Symp"
    ],
    "date": [
      "1980-10"
    ],
    "pages": [
      "3–8"
    ],
    "title": [
      "Reliability and Maintainability Aspects of the Sperry Univac 1100/60"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Frechette",
        "given": "T.J."
      },
      {
        "family": "Tanner",
        "given": "F."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1979-11-08"
    ],
    "pages": [
      "116–118"
    ],
    "title": [
      "Support Processor Analyzer Errors Caught by Latches"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Swarz",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc. 8th Fault Tolerant Computing Symp"
    ],
    "date": [
      "1978-06"
    ],
    "pages": [
      "24–28"
    ],
    "title": [
      "Reliability and Maintainability Enhancements for the VAX-11/780"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miller",
        "given": "H.W."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Test"
    ],
    "date": [
      "1983-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "108–116"
    ],
    "title": [
      "Design for Test Via Standardized Design and Display Techniques, Electron"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "citation-number": [
      "35."
    ],
    "type": null,
    "url": [
      "http://www.dmtf.org"
    ]
  },
  {
    "author": [
      {
        "family": "SELF-TEST",
        "given": "B.U.I.L.T.-I.N."
      }
    ],
    "citation-number": [
      "512"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nicolaisen",
        "given": "Nancy"
      },
      {
        "family": "Failing",
        "given": "I.’m"
      },
      {
        "family": "Up!",
        "given": "I.Can’t Boot"
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Byte Magazine"
    ],
    "date": [
      "1997-10"
    ],
    "pages": [
      "112 1–112 6"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Robach",
        "given": "C."
      },
      {
        "family": "Saucier",
        "given": "G."
      },
      {
        "family": "Lebrun",
        "given": "J."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1976-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "645–652"
    ],
    "title": [
      "Processor Testability and Design Consequences"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Srini",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1977-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "60–65"
    ],
    "title": [
      "Fault Diagnosis of Microprocessor Systems"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Thatte",
        "given": "S.M."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1980-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "429–441"
    ],
    "title": [
      "Test Generation for Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Avizienis",
        "given": "A."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1978-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1109–1125"
    ],
    "title": [
      "Fault-Tolerance: The Survival Attribute of Digital Systems"
    ],
    "type": "article-journal",
    "volume": [
      "66"
    ]
  },
  {
    "author": [
      {
        "family": "Bossen",
        "given": "D.C."
      },
      {
        "family": "Hsiao",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1982-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "67–77"
    ],
    "title": [
      "Model for Transient and Permanent Error-Detection and Fault-Isolation Coverage"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Sridhar",
        "given": "T."
      },
      {
        "family": "Thatte",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "191–199"
    ],
    "title": [
      "Concurrent Checking of Program Flow in VLSI Processors, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "J.P."
      },
      {
        "family": "Schuette",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "275–282"
    ],
    "title": [
      "On-Line Self-Monitoring Using Signatured Instruction Streams, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1983-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "831–844"
    ],
    "title": [
      "A Theory of Totally Self-Checking System Design"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1983-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "695–696"
    ],
    "title": [
      "A Self-Test Hardwired Control Section"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Lignos",
        "given": "Demetrios"
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1972-10"
    ],
    "pages": [
      "71–75"
    ],
    "title": [
      "Error Detection and Correction in Mass Storage Equipment, Comput"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "47."
    ],
    "note": [
      "Advanced Micro Devices,Sunnyvale, CA, 94086."
    ],
    "title": [
      "AmZ8065 Product Specification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lyons",
        "given": "R.E."
      },
      {
        "family": "Vanderkulk",
        "given": "W."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IBM J"
    ],
    "date": [
      "1962-04"
    ],
    "pages": [
      "200–209"
    ],
    "title": [
      "The Use of Triple-Modular Redundancy to Improve Computer Reliability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hendrie",
        "given": "G."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1983-01-29"
    ],
    "pages": [
      "103–105"
    ],
    "title": [
      "A Hardware Solution to Part Failures Totally Insulates Programs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wensly",
        "given": "J.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1978-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1240–1255"
    ],
    "title": [
      "SIFT: Design and Analysis of a Fault Tolerant Computer for Aircraft Control"
    ],
    "type": "article-journal",
    "volume": [
      "66"
    ]
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "Peter C."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1995-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "603–607"
    ],
    "title": [
      "Reductions in Quality Caused by Uneven Fault Coverage of Different Areas of an Integrated Circuit"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Myers",
        "given": "G.J."
      }
    ],
    "citation-number": [
      "52."
    ],
    "date": [
      "1978"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Advances in Computer Architecture, Chapter 13"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Zorian"
      }
    ],
    "citation-number": [
      "53."
    ],
    "title": [
      "Yervant, Embedded Test Complicates SoC Realm"
    ],
    "type": null,
    "url": [
      "http://www.eedesign.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Pyron",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "414–423"
    ],
    "title": [
      "Next Generation PowerPC Microprocessor Test Strategy Improvements"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stolicny",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "278–286"
    ],
    "title": [
      "Manufacturing Pattern Development for the Alpha 21164 Microprocessor, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Product Overview"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "5–12"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jonge",
        "given": "J.H.",
        "particle": "de"
      },
      {
        "family": "Smulders",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1976-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "169–173"
    ],
    "title": [
      "Moving Inversions Test Pattern is Thorough, Yet Speedy, Comput"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Goor",
        "given": "A.J.",
        "particle": "van de"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "8–14"
    ],
    "title": [
      "Using March Tests to Test SRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Note",
        "given": "Application"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Test"
    ],
    "date": [
      "1981-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "22–24"
    ],
    "title": [
      "Standard Patterns for Testing Memories, Electron"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "J."
      },
      {
        "family": "Thatte",
        "given": "S.M."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1978-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "572–576"
    ],
    "title": [
      "Efficient Algorithms for Testing Semiconductor Random-Access Memories"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Goor",
        "given": "A.J.",
        "particle": "van de"
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "International Test Conference"
    ],
    "title": [
      "Testing Memories: Advanced Concepts, Tutorial 12"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Discussion",
        "given": "Panel"
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1999-01"
    ],
    "genre": [
      "Test Comput.,"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "80–86"
    ],
    "title": [
      "A D&T Roundtable: Online Test, IEEE Des"
    ],
    "type": null,
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Al-Assad",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1998-10"
    ],
    "genre": [
      "Test Comput.,"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "17–24"
    ],
    "title": [
      "Online BIST For Embedded Systems, IEEE Des"
    ],
    "type": null,
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Dekker",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "343–352"
    ],
    "title": [
      "Fault Modeling and Test Algorithm Development for Static Random Access Memories, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fetherston",
        "given": "R.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "406–413"
    ],
    "title": [
      "Testability Features of AMD-K6 Microprocessor, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dekker",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "353–361"
    ],
    "title": [
      "A Realistic Self-Test Machine for Static Random Access Memories, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Franklin",
        "given": "M."
      },
      {
        "family": "Saluja",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1990-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "45–56"
    ],
    "title": [
      "Built-in Self-Testing of Random-Access Memories"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Ohsawa",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "663–668"
    ],
    "title": [
      "A 60-ns 4-Mbit CMOS DRAM With Built-In Self-Test Function"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Sridhar",
        "given": "T."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1986-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "15–22"
    ],
    "title": [
      "A New Parallel Test Approach for Large Memories"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Altnether",
        "given": "J.P."
      },
      {
        "family": "Stensland",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Test"
    ],
    "date": [
      "1983-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "66–76"
    ],
    "title": [
      "Testing Redundant Memories, Electron"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Shannon",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1948-07"
    ],
    "title": [
      "The Mathematical Theory of Communication, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "May",
        "given": "T.C."
      },
      {
        "family": "Woods",
        "given": "M.H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Electron. Dev"
    ],
    "date": [
      "1979-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Alpha-Particle-Induces Soft Errors in Dynamic Memories"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Bossen",
        "given": "D.C."
      },
      {
        "family": "Hsiao",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1980-05"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "390–398"
    ],
    "title": [
      "A System Solution to the Memory Soft Error Problem"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Khan",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1983-09-08"
    ],
    "note": [
      "550 MEMORY TEST"
    ],
    "pages": [
      "126–130"
    ],
    "title": [
      "Fast RAM Corrects Errors on Chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Levine",
        "given": "L."
      },
      {
        "family": "Meyers",
        "given": "W."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1976-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "43–50"
    ],
    "title": [
      "Semiconductor Memory Reliability with Error Detecting and Correcting Codes"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Palfi",
        "given": "T.L."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1975"
    ],
    "publisher": [
      "IEEE Semiconductor Test Symp"
    ],
    "title": [
      "MOS Memory System Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Travis",
        "given": "B."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1982-12-17"
    ],
    "edition": [
      "EDN"
    ],
    "pages": [
      "40–46"
    ],
    "title": [
      "IC’s and Semiconductors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "C.F."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1980-02-28"
    ],
    "pages": [
      "118–123"
    ],
    "title": [
      "Bit Slice Processors Come to Mainframe Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Peterson",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1961"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "M.I.T. Press"
    ],
    "title": [
      "Error Correcting Codes, Chapter 5"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Koike",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "815–822"
    ],
    "title": [
      "A BIST Scheme Using Microprogram ROM For Large Capacity Memories, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nicolaidis",
        "given": "M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "598–607"
    ],
    "title": [
      "Transparent BIST For RAMs, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Prince",
        "given": "Betty"
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "1991"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Semiconductor Memories: A Handbook of Design, Manufacture, and Application"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goor",
        "given": "A.J.",
        "particle": "van de"
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley & Sons"
    ],
    "title": [
      "Testing Semiconductor Memories: Theory and Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wiscombe",
        "given": "Paul C."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "293–299"
    ],
    "title": [
      "A Comparison of Stuck-at Fault Coverage and IDDQ Testing on Defect Levels, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Riezenman",
        "given": "Michael J."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1991-05"
    ],
    "pages": [
      "44"
    ],
    "title": [
      "Wanlass’s CMOS Circuit"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "K."
      },
      {
        "family": "Bratt",
        "given": "A."
      },
      {
        "family": "Richardson",
        "given": "A."
      },
      {
        "family": "Welbers",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "213–222"
    ],
    "title": [
      "Development of a Class 1 QTAG Monitor, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mao",
        "given": "Weiwei"
      },
      {
        "family": "Gulati",
        "given": "R.K."
      },
      {
        "family": "Goel",
        "given": "D.K."
      },
      {
        "family": "Ciletti",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Int. Conf. Comput. Aided Des"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "280–283"
    ],
    "title": [
      "QUIETEST: A Quiescent Current Testing Methodology for Detecting Leakage Faults, Proc"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Application Note 398-3, Measuring CMOS Quiescent Power Supply Current (IDDQ) with the HP 82000"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Hewlett Packard"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wallquist",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "910–915"
    ],
    "title": [
      "On the Effect of ISSQ Testing in Reducing Early Failure Rate, Proc"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Quality Test Action Group, QTAG Main Meeting: Minutes and Assoc. Material, Proc. Int"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Test Conf"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      },
      {
        "family": "Meyer",
        "given": "D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "316–321"
    ],
    "title": [
      "A New Approach to Dynamic IDD Testing, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wallquist",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "62–69"
    ],
    "title": [
      "Achieving IDDQ /ISSQ Production Testing with QuiC-Mon"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "McEuen",
        "given": "Steven D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "285,"
    ],
    "title": [
      "IDDQ Benefits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kane",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "VLSI Test Symp"
    ],
    "title": [
      "Proc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Henry",
        "given": "T.R."
      },
      {
        "family": "Soo",
        "given": "Thomas"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "242–249"
    ],
    "title": [
      "Burn-in Elimination of a High Volume Microprocessor Using IDDQ, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Henderson",
        "given": "C.L."
      },
      {
        "family": "Soden",
        "given": "J.M."
      },
      {
        "family": "Hawkins",
        "given": "C.F."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "302–310"
    ],
    "title": [
      "The Behavior and Testing Implications of CMOS IC Logic Gate Open Circuits, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Int. Test Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "786–792"
    ],
    "title": [
      "IDDQ Test: Sensitivity Analysis of Scaling, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Soden",
        "given": "J.M."
      },
      {
        "family": "Hawkins",
        "given": "C.F."
      },
      {
        "family": "Miller",
        "given": "A.C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1996-09"
    ],
    "pages": [
      "66–71"
    ],
    "title": [
      "Identifying Defects In Deep-Submicron CMOS ICs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Quinnel",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "EDN Magazine"
    ],
    "date": [
      "1996-05-23"
    ],
    "title": [
      "Kill Bugs Early with Software-Test Tools"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Debany",
        "given": "W.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. IEEE Int. Workshop on Rapid System Prototyping"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "17–24"
    ],
    "title": [
      "Design Verification Using Logic Tests"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baird",
        "given": "Mike"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "ISD Magazine"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "48–53"
    ],
    "title": [
      "Designers May Find C++ to Their Liking"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "D.E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1993-09"
    ],
    "pages": [
      "6–15"
    ],
    "publisher": [
      "IEEE Des. & Test"
    ],
    "title": [
      "A Model and Methodology for Hardware-Software Codesign"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kalavade",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1993-09"
    ],
    "genre": [
      "Test,"
    ],
    "pages": [
      "16–28"
    ],
    "title": [
      "A Hardware-Software Codesign Methodology for DSP Applications, IEEE Des"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Syzgenda",
        "given": "S.A."
      },
      {
        "family": "Lekkos",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. 10th Design Automation Conf"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "159–172"
    ],
    "title": [
      "Integrated Techniques for Functional and Gate-Level Digital Logic Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1977-01"
    ],
    "pages": [
      "89–94"
    ],
    "title": [
      "Common Misconceptions in Digital Test Generation, Comput"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bening",
        "given": "L."
      },
      {
        "family": "Foster",
        "given": "H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Principles of Verifiable RTL Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Beizer",
        "given": "Boris"
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "9"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Black-Box Testing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bellon",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "566–573"
    ],
    "title": [
      "Automatic Generation of Microprocessor Test Programs, Proc. 19th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aharon",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IBM Syst. J"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "527–538"
    ],
    "title": [
      "Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-Random Test Program Generator"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "David A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1990-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "13–25"
    ],
    "title": [
      "Verifying a Multiprocessor Cache Controller Using Random Test Generation"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "citation-number": [
      "13."
    ],
    "type": null,
    "url": [
      "http://www.edif.org/lpmweb/intro/functions.html"
    ]
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1980-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "223–235"
    ],
    "title": [
      "Functional Level Primitives in Test Generation"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Menon",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1982-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "577–587"
    ],
    "title": [
      "Test Generation Algorithms for Computer Hardware Description Languages"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Belt",
        "given": "John E."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1973"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "University of Arizona"
    ],
    "title": [
      "An Heuristic Search Approach to Test Sequence Generation for AHPL Described Synchronous Sequential Circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "F."
      },
      {
        "family": "Huey",
        "given": "B.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1977-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "28–33"
    ],
    "title": [
      "A Design Language Based Approach to Test Sequence Generation"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Azema",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc. 13th D.A"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "109–116"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Petri Nets as a Common Tool for Design Verification and Hardware Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dennis",
        "given": "J.B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1971-07"
    ],
    "genre": [
      "Project MAC Progress Report VIII,"
    ],
    "pages": [
      "11–52"
    ],
    "title": [
      "Computational Structures"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Torku",
        "given": "E.K."
      },
      {
        "family": "Huey",
        "given": "B.M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Autom. Conf"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "323–330"
    ],
    "title": [
      "Petri Net Based Search Directing Heuristics for Test Generation, Proc. 20th Des"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Torku",
        "given": "Emmanuel K."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "1979"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Norman, OK"
    ],
    "publisher": [
      "University of Oklahoma"
    ],
    "title": [
      "Fault Test Generation for Sequential Circuits: A Search Directing Heuristic"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "F.J."
      },
      {
        "family": "Peterson",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Appendix B, John Wiley & Sons"
    ],
    "title": [
      "Computer Aided Logical Design with Emphasis on VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Freundlich",
        "given": "Y."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1990-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "51–57"
    ],
    "title": [
      "Knowledge Bases and Databases"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "Peter C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1995-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "603–607"
    ],
    "title": [
      "Reductions in Quality Caused by Uneven Fault Coverage of Different Areas of an Integrated Circuit"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Huey",
        "given": "Ben M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1975"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "University of Arizona"
    ],
    "title": [
      "Search Directing Heuristics for the Sequential Circuit Test Search System (SCIRTSS"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Arbib",
        "given": "M.A."
      },
      {
        "given": "Brains"
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Chapter"
    ],
    "date": [
      "1964"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Machines and Mathematics, “Cybernetics"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Bharath",
        "given": "R."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1986"
    ],
    "publisher": [
      "TAB Books"
    ],
    "title": [
      "An Introduction to Prolog, Appendix B, “Artificial Intelligence, Expert Systems and Prolog"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "28."
    ],
    "container-title": [
      "PC Magazine"
    ],
    "date": [
      "1999-05-25"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "274"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "P.C."
      },
      {
        "family": "Aitken",
        "given": "R.C."
      },
      {
        "family": "Johansen",
        "given": "V."
      },
      {
        "family": "Chiang",
        "given": "I."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Int. Test Conf"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "168–177"
    ],
    "title": [
      "The Effectiveness of IDDQ, Functional and Scan Tests: How Many Fault Coverages Do We Need?, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Blackett",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1996-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "68–71"
    ],
    "title": [
      "As Good as Gold"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "Kurshan",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1996-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "61–67"
    ],
    "title": [
      "Computer-aided Verification"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "DA Conf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "427–432"
    ],
    "title": [
      "Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bochmann",
        "given": "Gregor V."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1982-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "223–231"
    ],
    "title": [
      "Hardware Specification with Temporal Logic: An Example"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "ACM Trans. Programming Languages and Systems"
    ],
    "date": [
      "1986-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "244–263"
    ],
    "title": [
      "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Huth",
        "given": "R.A.M."
      },
      {
        "family": "Ryan",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Cambridge, England"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Logic in Computer Science: Modelling and Reasoning About Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "Grumberg",
        "given": "O."
      },
      {
        "family": "Peled",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Model Checking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kropf",
        "given": "T."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Introduction to Formal Hardware Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McMillan",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Pittsburgh, PA"
    ],
    "publisher": [
      "Carnegie Mellon University"
    ],
    "title": [
      "Symbolic Model Checking: An Approach to the State Explosion Problem"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Formal Methods in System Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "217–232"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Verification of the Futurebus + Cache Coherence Protocol"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Schlipf",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4/5"
    ],
    "title": [
      "Formal Verification Made Easy"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "given": "Dill"
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Computer Design"
    ],
    "date": [
      "1998-06"
    ],
    "title": [
      "David, quoted in Formal Verification: Assessing a Critical Technology, panel discussion, Barbara Tuck, moderator"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "42."
    ],
    "type": null,
    "url": [
      "http://www.eedesign.com/story/OEG20020509s0075"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "Alan M."
      },
      {
        "family": "Leffingwell",
        "given": "Dean A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Technical Report 0001,"
    ],
    "location": [
      "Boulder, CO"
    ],
    "publisher": [
      "Requisite, Inc"
    ],
    "title": [
      "Using Requirements Management to Speed Delivery of Higher Quality Applications"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Rechtin",
        "given": "Eberhardt"
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997-07"
    ],
    "pages": [
      "51–55"
    ],
    "publisher": [
      "INDEX"
    ],
    "title": [
      "The Synthesis of Complex Systems"
    ],
    "type": "article-journal"
  },
  {
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Digital Logic Testing and Simulation, Second Edition, by Alexander Miczo ISBN 0-471-43995-9 Copyright © 2003"
    ],
    "type": "book"
  }
]
