<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.h' l='91' type='bool llvm::HexagonDAGToDAGISel::SelectBrevLdIntrinsic(llvm::SDNode * IntN)'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='319' ll='356' type='bool llvm::HexagonDAGToDAGISel::SelectBrevLdIntrinsic(llvm::SDNode * IntN)'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='634' u='c' c='_ZN4llvm19HexagonDAGToDAGISel21SelectIntrinsicWChainEPNS_6SDNodeE'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='318'>// Convert the bit-reverse load intrinsic to appropriate target instruction.</doc>
