

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Tue Jul  4 18:06:35 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.100|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1250|  1250|  1250|  1250|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_AddRoundKey_fu_284  |AddRoundKey  |   41|   41|   41|   41|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  1164|  1164|       128|          -|          -|     9|    no    |
        | + SubBytes_label2    |    56|    56|        14|          -|          -|     4|    no    |
        |  ++ SubBytes_label3  |    12|    12|         3|          -|          -|     4|    no    |
        | + Loop 1.2           |    16|    16|         4|          -|          -|     4|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 8 5 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 24 19 
19 --> 20 23 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 3 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 26 [2/2] (1.46ns)   --->   "call fastcc void @AddRoundKey(i8 0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:435]   --->   Operation 26 'call' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 1" [c_src/aes.c:297->c_src/aes.c:443]   --->   Operation 27 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 5" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 28 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 9" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 29 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 13" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 30 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 2" [c_src/aes.c:304->c_src/aes.c:443]   --->   Operation 31 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 10" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 32 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 6" [c_src/aes.c:308->c_src/aes.c:443]   --->   Operation 33 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 14" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 34 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 3" [c_src/aes.c:313->c_src/aes.c:443]   --->   Operation 35 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr [16 x i8]* %state, i64 0, i64 15" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 36 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr [16 x i8]* %state, i64 0, i64 11" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 37 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr [16 x i8]* %state, i64 0, i64 7" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 38 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i8 0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:435]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:441]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.39>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%round_0 = phi i8 [ 1, %0 ], [ %round, %MixColumns.exit ]"   --->   Operation 41 'phi' 'round_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.39ns)   --->   "br label %2" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.39>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 0, %1 ], [ %i, %SubBytes_label2_end ]"   --->   Operation 43 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.98ns)   --->   "%icmp_ln283 = icmp eq i3 %i_0_i, -4" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 44 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.45ns)   --->   "%i = add i3 %i_0_i, 1" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 46 'add' 'i' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln283, label %SubBytes.exit, label %SubBytes_label2_begin" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3) nounwind" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 49 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i3 %i_0_i to i6" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 50 'zext' 'zext_ln284' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.39ns)   --->   "br label %3" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 51 'br' <Predicate = (!icmp_ln283)> <Delay = 1.39>
ST_4 : Operation 52 [2/2] (1.76ns)   --->   "%temp = load i8* %state_addr, align 1" [c_src/aes.c:297->c_src/aes.c:443]   --->   Operation 52 'load' 'temp' <Predicate = (icmp_ln283)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 53 [2/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_1, align 1" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 53 'load' 'state_load' <Predicate = (icmp_ln283)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.35>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ 0, %SubBytes_label2_begin ], [ %j, %4 ]"   --->   Operation 54 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln284 = icmp eq i3 %j_0_i, -4" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 55 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.45ns)   --->   "%j = add i3 %j_0_i, 1" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 57 'add' 'j' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln284, label %SubBytes_label2_end, label %4" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_0_i, i2 0)" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i5 %tmp to i6" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 60 'zext' 'zext_ln285' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.58ns)   --->   "%add_ln285 = add i6 %zext_ln284, %zext_ln285" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 61 'add' 'add_ln285' <Predicate = (!icmp_ln284)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i6 %add_ln285 to i64" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 62 'zext' 'zext_ln285_1' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln285_1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 63 'getelementptr' 'state_addr_12' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.76ns)   --->   "%state_load_11 = load i8* %state_addr_12, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 64 'load' 'state_load_11' <Predicate = (!icmp_ln284)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_i) nounwind" [c_src/aes.c:287->c_src/aes.c:442]   --->   Operation 65 'specregionend' 'empty_43' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 66 'br' <Predicate = (icmp_ln284)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.54>
ST_6 : Operation 67 [1/2] (1.76ns)   --->   "%state_load_11 = load i8* %state_addr_12, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 67 'load' 'state_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln285_2 = zext i8 %state_load_11 to i64" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 68 'zext' 'zext_ln285_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_2" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 69 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 70 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 4.54>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 72 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 73 [1/1] (1.76ns)   --->   "store i8 %sbox_load, i8* %state_addr_12, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 73 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %3" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 75 [1/2] (1.76ns)   --->   "%temp = load i8* %state_addr, align 1" [c_src/aes.c:297->c_src/aes.c:443]   --->   Operation 75 'load' 'temp' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 76 [1/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_1, align 1" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 76 'load' 'state_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 77 [2/2] (1.76ns)   --->   "%state_load_1 = load i8* %state_addr_2, align 1" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 77 'load' 'state_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 78 [2/2] (1.76ns)   --->   "%state_load_2 = load i8* %state_addr_3, align 1" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 78 'load' 'state_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 5> <Delay = 1.76>
ST_9 : Operation 79 [1/2] (1.76ns)   --->   "%state_load_1 = load i8* %state_addr_2, align 1" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 79 'load' 'state_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 80 [1/2] (1.76ns)   --->   "%state_load_2 = load i8* %state_addr_3, align 1" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 80 'load' 'state_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 81 [2/2] (1.76ns)   --->   "%temp_1 = load i8* %state_addr_4, align 1" [c_src/aes.c:304->c_src/aes.c:443]   --->   Operation 81 'load' 'temp_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 82 [2/2] (1.76ns)   --->   "%state_load_4 = load i8* %state_addr_5, align 1" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 82 'load' 'state_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 6> <Delay = 1.76>
ST_10 : Operation 83 [1/2] (1.76ns)   --->   "%temp_1 = load i8* %state_addr_4, align 1" [c_src/aes.c:304->c_src/aes.c:443]   --->   Operation 83 'load' 'temp_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 84 [1/2] (1.76ns)   --->   "%state_load_4 = load i8* %state_addr_5, align 1" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 84 'load' 'state_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 85 [2/2] (1.76ns)   --->   "%temp_2 = load i8* %state_addr_6, align 1" [c_src/aes.c:308->c_src/aes.c:443]   --->   Operation 85 'load' 'temp_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 86 [2/2] (1.76ns)   --->   "%state_load_6 = load i8* %state_addr_7, align 1" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 86 'load' 'state_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 7> <Delay = 1.76>
ST_11 : Operation 87 [1/2] (1.76ns)   --->   "%temp_2 = load i8* %state_addr_6, align 1" [c_src/aes.c:308->c_src/aes.c:443]   --->   Operation 87 'load' 'temp_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 88 [1/2] (1.76ns)   --->   "%state_load_6 = load i8* %state_addr_7, align 1" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 88 'load' 'state_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 89 [2/2] (1.76ns)   --->   "%temp_3 = load i8* %state_addr_8, align 1" [c_src/aes.c:313->c_src/aes.c:443]   --->   Operation 89 'load' 'temp_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 90 [2/2] (1.76ns)   --->   "%state_load_8 = load i8* %state_addr_9, align 1" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 90 'load' 'state_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 8> <Delay = 1.76>
ST_12 : Operation 91 [1/2] (1.76ns)   --->   "%temp_3 = load i8* %state_addr_8, align 1" [c_src/aes.c:313->c_src/aes.c:443]   --->   Operation 91 'load' 'temp_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 92 [1/2] (1.76ns)   --->   "%state_load_8 = load i8* %state_addr_9, align 1" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 92 'load' 'state_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 93 [2/2] (1.76ns)   --->   "%state_load_9 = load i8* %state_addr_10, align 1" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 93 'load' 'state_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 94 [2/2] (1.76ns)   --->   "%state_load_10 = load i8* %state_addr_11, align 1" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 94 'load' 'state_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 9> <Delay = 1.76>
ST_13 : Operation 95 [1/1] (1.76ns)   --->   "store i8 %state_load, i8* %state_addr, align 1" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 96 [1/1] (1.76ns)   --->   "store i8 %state_load_1, i8* %state_addr_1, align 1" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 96 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 97 [1/2] (1.76ns)   --->   "%state_load_9 = load i8* %state_addr_10, align 1" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 97 'load' 'state_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 98 [1/2] (1.76ns)   --->   "%state_load_10 = load i8* %state_addr_11, align 1" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 98 'load' 'state_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 10> <Delay = 1.76>
ST_14 : Operation 99 [1/1] (1.76ns)   --->   "store i8 %state_load_2, i8* %state_addr_2, align 1" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 99 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 100 [1/1] (1.76ns)   --->   "store i8 %temp, i8* %state_addr_3, align 1" [c_src/aes.c:301->c_src/aes.c:443]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 11> <Delay = 1.76>
ST_15 : Operation 101 [1/1] (1.76ns)   --->   "store i8 %state_load_4, i8* %state_addr_4, align 1" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 102 [1/1] (1.76ns)   --->   "store i8 %temp_1, i8* %state_addr_5, align 1" [c_src/aes.c:306->c_src/aes.c:443]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 12> <Delay = 1.76>
ST_16 : Operation 103 [1/1] (1.76ns)   --->   "store i8 %state_load_6, i8* %state_addr_6, align 1" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 104 [1/1] (1.76ns)   --->   "store i8 %temp_2, i8* %state_addr_7, align 1" [c_src/aes.c:310->c_src/aes.c:443]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 13> <Delay = 1.76>
ST_17 : Operation 105 [1/1] (1.76ns)   --->   "store i8 %state_load_8, i8* %state_addr_8, align 1" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 106 [1/1] (1.76ns)   --->   "store i8 %state_load_9, i8* %state_addr_9, align 1" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 14> <Delay = 1.76>
ST_18 : Operation 107 [1/1] (1.76ns)   --->   "store i8 %state_load_10, i8* %state_addr_10, align 1" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 108 [1/1] (1.76ns)   --->   "store i8 %temp_3, i8* %state_addr_11, align 1" [c_src/aes.c:317->c_src/aes.c:443]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 109 [1/1] (1.21ns)   --->   "%icmp_ln444 = icmp eq i8 %round_0, 10" [c_src/aes.c:444]   --->   Operation 109 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 110 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %6, label %.preheader.preheader" [c_src/aes.c:444]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (1.39ns)   --->   "br label %.preheader" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 112 'br' <Predicate = (!icmp_ln444)> <Delay = 1.39>

State 19 <SV = 15> <Delay = 1.76>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%i_0_i3 = phi i3 [ %i_6, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 113 'phi' 'i_0_i3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.98ns)   --->   "%icmp_ln326 = icmp eq i3 %i_0_i3, -4" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 114 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 115 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.45ns)   --->   "%i_6 = add i3 %i_0_i3, 1" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 116 'add' 'i_6' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln326, label %MixColumns.exit, label %5" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i3, i2 0)" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 118 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i5 %tmp_1 to i64" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 119 'zext' 'zext_ln327' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln327" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 120 'getelementptr' 'state_addr_13' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln328 = or i5 %tmp_1, 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 121 'or' 'or_ln328' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln328)" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 122 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_2" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 123 'getelementptr' 'state_addr_14' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 124 [2/2] (1.76ns)   --->   "%t = load i8* %state_addr_13, align 1" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 124 'load' 't' <Predicate = (!icmp_ln326)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 125 [2/2] (1.76ns)   --->   "%state_load_13 = load i8* %state_addr_14, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 125 'load' 'state_load_13' <Predicate = (!icmp_ln326)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 126 [2/2] (1.46ns)   --->   "call fastcc void @AddRoundKey(i8 %round_0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:448]   --->   Operation 126 'call' <Predicate = (icmp_ln326)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 127 [1/1] (1.63ns)   --->   "%round = add i8 %round_0, 1" [c_src/aes.c:441]   --->   Operation 127 'add' 'round' <Predicate = (icmp_ln326)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 1.76>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln328_1 = or i5 %tmp_1, 2" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 128 'or' 'or_ln328_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln328_1)" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 129 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_3" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 130 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln328_2 = or i5 %tmp_1, 3" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 131 'or' 'or_ln328_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln328_2)" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 132 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_4" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 133 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/2] (1.76ns)   --->   "%t = load i8* %state_addr_13, align 1" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 134 'load' 't' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 135 [1/2] (1.76ns)   --->   "%state_load_13 = load i8* %state_addr_14, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 135 'load' 'state_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 136 [2/2] (1.76ns)   --->   "%state_load_14 = load i8* %state_addr_15, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 136 'load' 'state_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 137 [2/2] (1.76ns)   --->   "%state_load_15 = load i8* %state_addr_16, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 137 'load' 'state_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 21 <SV = 17> <Delay = 6.10>
ST_21 : Operation 138 [1/2] (1.76ns)   --->   "%state_load_14 = load i8* %state_addr_15, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 138 'load' 'state_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 139 [1/2] (1.76ns)   --->   "%state_load_15 = load i8* %state_addr_16, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 139 'load' 'state_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 140 [1/1] (0.79ns)   --->   "%Tm = xor i8 %state_load_13, %t" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 140 'xor' 'Tm' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.79ns)   --->   "%xor_ln328_1 = xor i8 %state_load_14, %Tm" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 141 'xor' 'xor_ln328_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.79ns)   --->   "%Tmp = xor i8 %state_load_15, %xor_ln328_1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 142 'xor' 'Tmp' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%shl_ln320 = shl i8 %Tm, 1" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447]   --->   Operation 143 'shl' 'shl_ln320' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm, i32 7)" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447]   --->   Operation 144 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%select_ln320 = select i1 %tmp_5, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447]   --->   Operation 145 'select' 'select_ln320' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%xor_ln331 = xor i8 %t, %select_ln320" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 146 'xor' 'xor_ln331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%xor_ln331_2 = xor i8 %shl_ln320, %Tmp" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 147 'xor' 'xor_ln331_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln331_1 = xor i8 %xor_ln331_2, %xor_ln331" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 148 'xor' 'xor_ln331_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (1.76ns)   --->   "store i8 %xor_ln331_1, i8* %state_addr_13, align 1" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 149 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 150 [1/1] (0.79ns)   --->   "%Tm_1 = xor i8 %state_load_14, %state_load_13" [c_src/aes.c:332->c_src/aes.c:447]   --->   Operation 150 'xor' 'Tm_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%shl_ln320_1 = shl i8 %Tm_1, 1" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447]   --->   Operation 151 'shl' 'shl_ln320_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447]   --->   Operation 152 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%select_ln320_1 = select i1 %tmp_6, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447]   --->   Operation 153 'select' 'select_ln320_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%xor_ln334 = xor i8 %state_load_13, %select_ln320_1" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 154 'xor' 'xor_ln334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%xor_ln334_2 = xor i8 %shl_ln320_1, %Tmp" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 155 'xor' 'xor_ln334_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln334_1 = xor i8 %xor_ln334_2, %xor_ln334" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 156 'xor' 'xor_ln334_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (1.76ns)   --->   "store i8 %xor_ln334_1, i8* %state_addr_14, align 1" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 157 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 158 [1/1] (0.79ns)   --->   "%Tm_2 = xor i8 %state_load_15, %state_load_14" [c_src/aes.c:335->c_src/aes.c:447]   --->   Operation 158 'xor' 'Tm_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%shl_ln320_2 = shl i8 %Tm_2, 1" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447]   --->   Operation 159 'shl' 'shl_ln320_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447]   --->   Operation 160 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%select_ln320_2 = select i1 %tmp_7, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447]   --->   Operation 161 'select' 'select_ln320_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%xor_ln337 = xor i8 %state_load_14, %select_ln320_2" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 162 'xor' 'xor_ln337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%xor_ln337_2 = xor i8 %shl_ln320_2, %Tmp" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 163 'xor' 'xor_ln337_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln337_1 = xor i8 %xor_ln337_2, %xor_ln337" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 164 'xor' 'xor_ln337_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.79ns)   --->   "%Tm_3 = xor i8 %state_load_15, %t" [c_src/aes.c:338->c_src/aes.c:447]   --->   Operation 165 'xor' 'Tm_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%shl_ln320_3 = shl i8 %Tm_3, 1" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447]   --->   Operation 166 'shl' 'shl_ln320_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447]   --->   Operation 167 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%select_ln320_3 = select i1 %tmp_8, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447]   --->   Operation 168 'select' 'select_ln320_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%xor_ln340_1 = xor i8 %shl_ln320_3, %xor_ln328_1" [c_src/aes.c:340->c_src/aes.c:447]   --->   Operation 169 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340 = xor i8 %xor_ln340_1, %select_ln320_3" [c_src/aes.c:340->c_src/aes.c:447]   --->   Operation 170 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 1.76>
ST_22 : Operation 171 [1/1] (1.76ns)   --->   "store i8 %xor_ln337_1, i8* %state_addr_15, align 1" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 171 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 172 [1/1] (1.76ns)   --->   "store i8 %xor_ln340, i8* %state_addr_16, align 1" [c_src/aes.c:340->c_src/aes.c:447]   --->   Operation 172 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 16> <Delay = 0.00>
ST_23 : Operation 174 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i8 %round_0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:448]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:441]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 15> <Delay = 1.46>
ST_24 : Operation 176 [2/2] (1.46ns)   --->   "call fastcc void @AddRoundKey(i8 10, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:451]   --->   Operation 176 'call' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 16> <Delay = 0.00>
ST_25 : Operation 177 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i8 10, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:451]   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:452]   --->   Operation 178 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ RoundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr         (getelementptr    ) [ 00011111111111111111111100]
state_addr_1       (getelementptr    ) [ 00011111111111111111111100]
state_addr_2       (getelementptr    ) [ 00011111111111111111111100]
state_addr_3       (getelementptr    ) [ 00011111111111111111111100]
state_addr_4       (getelementptr    ) [ 00011111111111111111111100]
state_addr_5       (getelementptr    ) [ 00011111111111111111111100]
state_addr_6       (getelementptr    ) [ 00011111111111111111111100]
state_addr_7       (getelementptr    ) [ 00011111111111111111111100]
state_addr_8       (getelementptr    ) [ 00011111111111111111111100]
state_addr_9       (getelementptr    ) [ 00011111111111111111111100]
state_addr_10      (getelementptr    ) [ 00011111111111111111111100]
state_addr_11      (getelementptr    ) [ 00011111111111111111111100]
call_ln435         (call             ) [ 00000000000000000000000000]
br_ln441           (br               ) [ 00111111111111111111111100]
round_0            (phi              ) [ 00011111111111111111111100]
br_ln283           (br               ) [ 00011111111111111111111100]
i_0_i              (phi              ) [ 00001000000000000000000000]
icmp_ln283         (icmp             ) [ 00011111111111111111111100]
empty              (speclooptripcount) [ 00000000000000000000000000]
i                  (add              ) [ 00011111111111111111111100]
br_ln283           (br               ) [ 00000000000000000000000000]
specloopname_ln283 (specloopname     ) [ 00000000000000000000000000]
tmp_i              (specregionbegin  ) [ 00000111000000000000000000]
zext_ln284         (zext             ) [ 00000111000000000000000000]
br_ln284           (br               ) [ 00011111111111111111111100]
j_0_i              (phi              ) [ 00000100000000000000000000]
icmp_ln284         (icmp             ) [ 00011111111111111111111100]
empty_42           (speclooptripcount) [ 00000000000000000000000000]
j                  (add              ) [ 00011111111111111111111100]
br_ln284           (br               ) [ 00000000000000000000000000]
tmp                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln285         (zext             ) [ 00000000000000000000000000]
add_ln285          (add              ) [ 00000000000000000000000000]
zext_ln285_1       (zext             ) [ 00000000000000000000000000]
state_addr_12      (getelementptr    ) [ 00000011000000000000000000]
empty_43           (specregionend    ) [ 00000000000000000000000000]
br_ln283           (br               ) [ 00011111111111111111111100]
state_load_11      (load             ) [ 00000000000000000000000000]
zext_ln285_2       (zext             ) [ 00000000000000000000000000]
sbox_addr          (getelementptr    ) [ 00000001000000000000000000]
specloopname_ln284 (specloopname     ) [ 00000000000000000000000000]
sbox_load          (load             ) [ 00000000000000000000000000]
store_ln285        (store            ) [ 00000000000000000000000000]
br_ln284           (br               ) [ 00011111111111111111111100]
temp               (load             ) [ 00000000011111100000000000]
state_load         (load             ) [ 00000000011111000000000000]
state_load_1       (load             ) [ 00000000001111000000000000]
state_load_2       (load             ) [ 00000000001111100000000000]
temp_1             (load             ) [ 00000000000111110000000000]
state_load_4       (load             ) [ 00000000000111110000000000]
temp_2             (load             ) [ 00000000000011111000000000]
state_load_6       (load             ) [ 00000000000011111000000000]
temp_3             (load             ) [ 00000000000001111110000000]
state_load_8       (load             ) [ 00000000000001111100000000]
store_ln298        (store            ) [ 00000000000000000000000000]
store_ln299        (store            ) [ 00000000000000000000000000]
state_load_9       (load             ) [ 00000000000000111100000000]
state_load_10      (load             ) [ 00000000000000111110000000]
store_ln300        (store            ) [ 00000000000000000000000000]
store_ln301        (store            ) [ 00000000000000000000000000]
store_ln305        (store            ) [ 00000000000000000000000000]
store_ln306        (store            ) [ 00000000000000000000000000]
store_ln309        (store            ) [ 00000000000000000000000000]
store_ln310        (store            ) [ 00000000000000000000000000]
store_ln314        (store            ) [ 00000000000000000000000000]
store_ln315        (store            ) [ 00000000000000000000000000]
store_ln316        (store            ) [ 00000000000000000000000000]
store_ln317        (store            ) [ 00000000000000000000000000]
icmp_ln444         (icmp             ) [ 00011111111111111111111100]
empty_44           (speclooptripcount) [ 00000000000000000000000000]
br_ln444           (br               ) [ 00000000000000000000000000]
br_ln326           (br               ) [ 00011111111111111111111100]
i_0_i3             (phi              ) [ 00000000000000000001000000]
icmp_ln326         (icmp             ) [ 00011111111111111111111100]
empty_45           (speclooptripcount) [ 00000000000000000000000000]
i_6                (add              ) [ 00011111111111111111111100]
br_ln326           (br               ) [ 00000000000000000000000000]
tmp_1              (bitconcatenate   ) [ 00000000000000000000100000]
zext_ln327         (zext             ) [ 00000000000000000000000000]
state_addr_13      (getelementptr    ) [ 00000000000000000000110000]
or_ln328           (or               ) [ 00000000000000000000000000]
tmp_2              (bitconcatenate   ) [ 00000000000000000000000000]
state_addr_14      (getelementptr    ) [ 00000000000000000000110000]
round              (add              ) [ 00110000000000000000000100]
or_ln328_1         (or               ) [ 00000000000000000000000000]
tmp_3              (bitconcatenate   ) [ 00000000000000000000000000]
state_addr_15      (getelementptr    ) [ 00000000000000000000011000]
or_ln328_2         (or               ) [ 00000000000000000000000000]
tmp_4              (bitconcatenate   ) [ 00000000000000000000000000]
state_addr_16      (getelementptr    ) [ 00000000000000000000011000]
t                  (load             ) [ 00000000000000000000010000]
state_load_13      (load             ) [ 00000000000000000000010000]
state_load_14      (load             ) [ 00000000000000000000000000]
state_load_15      (load             ) [ 00000000000000000000000000]
Tm                 (xor              ) [ 00000000000000000000000000]
xor_ln328_1        (xor              ) [ 00000000000000000000000000]
Tmp                (xor              ) [ 00000000000000000000000000]
shl_ln320          (shl              ) [ 00000000000000000000000000]
tmp_5              (bitselect        ) [ 00000000000000000000000000]
select_ln320       (select           ) [ 00000000000000000000000000]
xor_ln331          (xor              ) [ 00000000000000000000000000]
xor_ln331_2        (xor              ) [ 00000000000000000000000000]
xor_ln331_1        (xor              ) [ 00000000000000000000000000]
store_ln331        (store            ) [ 00000000000000000000000000]
Tm_1               (xor              ) [ 00000000000000000000000000]
shl_ln320_1        (shl              ) [ 00000000000000000000000000]
tmp_6              (bitselect        ) [ 00000000000000000000000000]
select_ln320_1     (select           ) [ 00000000000000000000000000]
xor_ln334          (xor              ) [ 00000000000000000000000000]
xor_ln334_2        (xor              ) [ 00000000000000000000000000]
xor_ln334_1        (xor              ) [ 00000000000000000000000000]
store_ln334        (store            ) [ 00000000000000000000000000]
Tm_2               (xor              ) [ 00000000000000000000000000]
shl_ln320_2        (shl              ) [ 00000000000000000000000000]
tmp_7              (bitselect        ) [ 00000000000000000000000000]
select_ln320_2     (select           ) [ 00000000000000000000000000]
xor_ln337          (xor              ) [ 00000000000000000000000000]
xor_ln337_2        (xor              ) [ 00000000000000000000000000]
xor_ln337_1        (xor              ) [ 00000000000000000000001000]
Tm_3               (xor              ) [ 00000000000000000000000000]
shl_ln320_3        (shl              ) [ 00000000000000000000000000]
tmp_8              (bitselect        ) [ 00000000000000000000000000]
select_ln320_3     (select           ) [ 00000000000000000000000000]
xor_ln340_1        (xor              ) [ 00000000000000000000000000]
xor_ln340          (xor              ) [ 00000000000000000000001000]
store_ln337        (store            ) [ 00000000000000000000000000]
store_ln340        (store            ) [ 00000000000000000000000000]
br_ln326           (br               ) [ 00011111111111111111111100]
call_ln448         (call             ) [ 00000000000000000000000000]
br_ln441           (br               ) [ 00111111111111111111111100]
call_ln451         (call             ) [ 00000000000000000000000000]
ret_ln452          (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="RoundKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddRoundKey"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="state_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="state_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="state_addr_3_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="state_addr_4_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="state_addr_5_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="state_addr_6_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="state_addr_7_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_addr_8_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="state_addr_9_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_9/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="state_addr_10_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_10/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="state_addr_11_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_11/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="4" slack="0"/>
<pin id="182" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
<pin id="184" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/4 state_load/4 state_load_11/5 store_ln285/7 state_load_1/8 state_load_2/8 temp_1/9 state_load_4/9 temp_2/10 state_load_6/10 temp_3/11 state_load_8/11 state_load_9/12 state_load_10/12 store_ln298/13 store_ln299/13 store_ln300/14 store_ln301/14 store_ln305/15 store_ln306/15 store_ln309/16 store_ln310/16 store_ln314/17 store_ln315/17 store_ln316/18 store_ln317/18 t/19 state_load_13/19 state_load_14/20 state_load_15/20 store_ln331/21 store_ln334/21 store_ln337/22 store_ln340/22 "/>
</bind>
</comp>

<comp id="185" class="1004" name="state_addr_12_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_12/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sbox_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="state_addr_13_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_13/19 "/>
</bind>
</comp>

<comp id="214" class="1004" name="state_addr_14_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="64" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_14/19 "/>
</bind>
</comp>

<comp id="223" class="1004" name="state_addr_15_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="64" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_15/20 "/>
</bind>
</comp>

<comp id="230" class="1004" name="state_addr_16_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/20 "/>
</bind>
</comp>

<comp id="239" class="1005" name="round_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="round_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="8" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_0/3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_0_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_0_i_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/4 "/>
</bind>
</comp>

<comp id="262" class="1005" name="j_0_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="j_0_i_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_0_i3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i3 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_0_i3_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i3/19 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_AddRoundKey_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="8" slack="0"/>
<pin id="289" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln435/1 call_ln448/19 call_ln451/24 "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp t "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load state_load_9 state_load_13 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="4"/>
<pin id="310" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_1 state_load_10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln283_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln283/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln284_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln284/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln284_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln285_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln285_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="1"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln285/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln285_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285_1/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln285_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285_2/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln444_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="12"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/18 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln326_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/19 "/>
</bind>
</comp>

<comp id="382" class="1004" name="i_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/19 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln327_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327/19 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln328_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln328/19 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="416" class="1004" name="round_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="13"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="round/19 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln328_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="1"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln328_1/20 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln328_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln328_2/20 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="450" class="1004" name="Tm_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="0" index="1" bw="8" slack="1"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm/21 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln328_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln328_1/21 "/>
</bind>
</comp>

<comp id="462" class="1004" name="Tmp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tmp/21 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shl_ln320_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln320/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="0" index="2" bw="4" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln320_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="6" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln320/21 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln331_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="0" index="1" bw="6" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln331/21 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln331_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln331_2/21 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln331_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln331_1/21 "/>
</bind>
</comp>

<comp id="509" class="1004" name="Tm_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="1"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_1/21 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln320_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln320_1/21 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="0" index="2" bw="4" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln320_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln320_1/21 "/>
</bind>
</comp>

<comp id="537" class="1004" name="xor_ln334_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="0" index="1" bw="6" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln334/21 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln334_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln334_2/21 "/>
</bind>
</comp>

<comp id="549" class="1004" name="xor_ln334_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln334_1/21 "/>
</bind>
</comp>

<comp id="556" class="1004" name="Tm_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_2/21 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln320_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln320_2/21 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_7_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/21 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln320_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="6" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln320_2/21 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln337_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln337/21 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln337_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln337_2/21 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xor_ln337_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln337_1/21 "/>
</bind>
</comp>

<comp id="602" class="1004" name="Tm_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="1"/>
<pin id="605" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_3/21 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln320_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln320_3/21 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_8_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/21 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln320_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="6" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln320_3/21 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln340_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/21 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln340_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="6" slack="0"/>
<pin id="639" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/21 "/>
</bind>
</comp>

<comp id="642" class="1005" name="state_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="2"/>
<pin id="644" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="state_addr_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="2"/>
<pin id="649" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="state_addr_2_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="3"/>
<pin id="654" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="state_addr_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="3"/>
<pin id="659" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="state_addr_4_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="4"/>
<pin id="664" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="667" class="1005" name="state_addr_5_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="4"/>
<pin id="669" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="672" class="1005" name="state_addr_6_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="5"/>
<pin id="674" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="677" class="1005" name="state_addr_7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="5"/>
<pin id="679" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="682" class="1005" name="state_addr_8_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="6"/>
<pin id="684" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="687" class="1005" name="state_addr_9_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="6"/>
<pin id="689" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="state_addr_9 "/>
</bind>
</comp>

<comp id="692" class="1005" name="state_addr_10_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="7"/>
<pin id="694" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="state_addr_10 "/>
</bind>
</comp>

<comp id="697" class="1005" name="state_addr_11_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="7"/>
<pin id="699" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="state_addr_11 "/>
</bind>
</comp>

<comp id="705" class="1005" name="i_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln284_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="6" slack="1"/>
<pin id="712" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln284 "/>
</bind>
</comp>

<comp id="718" class="1005" name="j_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="0"/>
<pin id="720" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="723" class="1005" name="state_addr_12_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="1"/>
<pin id="725" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_12 "/>
</bind>
</comp>

<comp id="729" class="1005" name="sbox_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="state_load_2_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="5"/>
<pin id="736" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="temp_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="5"/>
<pin id="741" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="state_load_4_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="5"/>
<pin id="746" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_4 "/>
</bind>
</comp>

<comp id="749" class="1005" name="temp_2_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="5"/>
<pin id="751" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="754" class="1005" name="state_load_6_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="5"/>
<pin id="756" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_6 "/>
</bind>
</comp>

<comp id="759" class="1005" name="temp_3_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="6"/>
<pin id="761" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

<comp id="764" class="1005" name="state_load_8_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="5"/>
<pin id="766" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_8 "/>
</bind>
</comp>

<comp id="775" class="1005" name="i_6_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="0"/>
<pin id="777" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="1"/>
<pin id="782" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="state_addr_13_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="1"/>
<pin id="788" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_13 "/>
</bind>
</comp>

<comp id="791" class="1005" name="state_addr_14_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="1"/>
<pin id="793" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_14 "/>
</bind>
</comp>

<comp id="796" class="1005" name="round_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round "/>
</bind>
</comp>

<comp id="801" class="1005" name="state_addr_15_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="1"/>
<pin id="803" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_15 "/>
</bind>
</comp>

<comp id="806" class="1005" name="state_addr_16_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="811" class="1005" name="xor_ln337_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="1"/>
<pin id="813" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln337_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="xor_ln340_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln340 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="200" pin="3"/><net_sink comp="176" pin=4"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="207" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="8" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="2" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="294"><net_src comp="239" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="299"><net_src comp="176" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="304"><net_src comp="176" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="306"><net_src comp="176" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="311"><net_src comp="176" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="313"><net_src comp="176" pin="7"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="319"><net_src comp="255" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="255" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="255" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="266" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="266" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="266" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="368"><net_src comp="176" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="374"><net_src comp="239" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="277" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="277" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="277" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="405"><net_src comp="388" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="415"><net_src comp="407" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="420"><net_src comp="239" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="68" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="435"><net_src comp="427" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="440"><net_src comp="72" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="436" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="449"><net_src comp="441" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="454"><net_src comp="301" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="296" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="176" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="176" pin="7"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="450" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="36" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="74" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="450" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="76" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="8" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="296" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="468" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="462" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="490" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="513"><net_src comp="176" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="301" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="74" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="509" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="76" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="8" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="301" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="529" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="515" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="462" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="537" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="549" pin="2"/><net_sink comp="176" pin=4"/></net>

<net id="560"><net_src comp="176" pin="7"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="176" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="36" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="74" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="556" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="76" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="78" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="8" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="176" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="576" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="562" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="462" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="584" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="176" pin="7"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="296" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="36" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="602" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="76" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="78" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="8" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="608" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="456" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="622" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="80" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="650"><net_src comp="88" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="655"><net_src comp="96" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="660"><net_src comp="104" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="665"><net_src comp="112" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="670"><net_src comp="120" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="675"><net_src comp="128" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="680"><net_src comp="136" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="685"><net_src comp="144" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="690"><net_src comp="152" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="695"><net_src comp="160" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="700"><net_src comp="168" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="708"><net_src comp="321" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="713"><net_src comp="327" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="721"><net_src comp="337" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="726"><net_src comp="185" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="732"><net_src comp="193" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="737"><net_src comp="176" pin="7"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="742"><net_src comp="176" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="747"><net_src comp="176" pin="7"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="752"><net_src comp="176" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="757"><net_src comp="176" pin="7"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="762"><net_src comp="176" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="767"><net_src comp="176" pin="7"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="778"><net_src comp="382" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="783"><net_src comp="388" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="789"><net_src comp="207" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="794"><net_src comp="214" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="799"><net_src comp="416" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="804"><net_src comp="223" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="809"><net_src comp="230" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="814"><net_src comp="596" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="819"><net_src comp="636" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="176" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {1 2 7 13 14 15 16 17 18 19 21 22 23 24 25 }
 - Input state : 
	Port: Cipher : state | {1 2 4 5 6 8 9 10 11 12 13 19 20 21 23 24 25 }
	Port: Cipher : RoundKey | {1 2 19 23 24 25 }
	Port: Cipher : sbox | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		icmp_ln283 : 1
		i : 1
		br_ln283 : 2
		zext_ln284 : 1
	State 5
		icmp_ln284 : 1
		j : 1
		br_ln284 : 2
		tmp : 1
		zext_ln285 : 2
		add_ln285 : 3
		zext_ln285_1 : 4
		state_addr_12 : 5
		state_load_11 : 6
	State 6
		zext_ln285_2 : 1
		sbox_addr : 2
		sbox_load : 3
	State 7
		store_ln285 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		br_ln444 : 1
	State 19
		icmp_ln326 : 1
		i_6 : 1
		br_ln326 : 2
		tmp_1 : 1
		zext_ln327 : 2
		state_addr_13 : 3
		or_ln328 : 2
		tmp_2 : 2
		state_addr_14 : 3
		t : 4
		state_load_13 : 4
	State 20
		state_addr_15 : 1
		state_addr_16 : 1
		state_load_14 : 2
		state_load_15 : 2
	State 21
		select_ln320 : 1
		xor_ln331 : 2
		xor_ln331_1 : 2
		store_ln331 : 2
		Tm_1 : 1
		shl_ln320_1 : 1
		tmp_6 : 1
		select_ln320_1 : 2
		xor_ln334 : 3
		xor_ln334_1 : 3
		store_ln334 : 3
		Tm_2 : 1
		shl_ln320_2 : 1
		tmp_7 : 1
		select_ln320_2 : 2
		xor_ln337 : 3
		xor_ln337_1 : 3
		Tm_3 : 1
		shl_ln320_3 : 1
		tmp_8 : 1
		select_ln320_3 : 2
		xor_ln340_1 : 1
		xor_ln340 : 3
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   call   | grp_AddRoundKey_fu_284 |  2.786  |    42   |    96   |
|----------|------------------------|---------|---------|---------|
|          |        Tm_fu_450       |    0    |    0    |    8    |
|          |   xor_ln328_1_fu_456   |    0    |    0    |    8    |
|          |       Tmp_fu_462       |    0    |    0    |    8    |
|          |    xor_ln331_fu_490    |    0    |    0    |    8    |
|          |   xor_ln331_2_fu_496   |    0    |    0    |    8    |
|          |   xor_ln331_1_fu_502   |    0    |    0    |    8    |
|          |       Tm_1_fu_509      |    0    |    0    |    8    |
|          |    xor_ln334_fu_537    |    0    |    0    |    8    |
|    xor   |   xor_ln334_2_fu_543   |    0    |    0    |    8    |
|          |   xor_ln334_1_fu_549   |    0    |    0    |    8    |
|          |       Tm_2_fu_556      |    0    |    0    |    8    |
|          |    xor_ln337_fu_584    |    0    |    0    |    8    |
|          |   xor_ln337_2_fu_590   |    0    |    0    |    8    |
|          |   xor_ln337_1_fu_596   |    0    |    0    |    8    |
|          |       Tm_3_fu_602      |    0    |    0    |    8    |
|          |   xor_ln340_1_fu_630   |    0    |    0    |    8    |
|          |    xor_ln340_fu_636    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_321        |    0    |    0    |    12   |
|          |        j_fu_337        |    0    |    0    |    12   |
|    add   |    add_ln285_fu_355    |    0    |    0    |    15   |
|          |       i_6_fu_382       |    0    |    0    |    12   |
|          |      round_fu_416      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln283_fu_315   |    0    |    0    |    9    |
|   icmp   |    icmp_ln284_fu_331   |    0    |    0    |    9    |
|          |    icmp_ln444_fu_370   |    0    |    0    |    11   |
|          |    icmp_ln326_fu_376   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |   select_ln320_fu_482  |    0    |    0    |    6    |
|  select  |  select_ln320_1_fu_529 |    0    |    0    |    6    |
|          |  select_ln320_2_fu_576 |    0    |    0    |    6    |
|          |  select_ln320_3_fu_622 |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln284_fu_327   |    0    |    0    |    0    |
|          |    zext_ln285_fu_351   |    0    |    0    |    0    |
|   zext   |   zext_ln285_1_fu_360  |    0    |    0    |    0    |
|          |   zext_ln285_2_fu_365  |    0    |    0    |    0    |
|          |    zext_ln327_fu_396   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_343       |    0    |    0    |    0    |
|          |      tmp_1_fu_388      |    0    |    0    |    0    |
|bitconcatenate|      tmp_2_fu_407      |    0    |    0    |    0    |
|          |      tmp_3_fu_427      |    0    |    0    |    0    |
|          |      tmp_4_fu_441      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln328_fu_401    |    0    |    0    |    0    |
|    or    |    or_ln328_1_fu_422   |    0    |    0    |    0    |
|          |    or_ln328_2_fu_436   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    shl_ln320_fu_468    |    0    |    0    |    0    |
|    shl   |   shl_ln320_1_fu_515   |    0    |    0    |    0    |
|          |   shl_ln320_2_fu_562   |    0    |    0    |    0    |
|          |   shl_ln320_3_fu_608   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_5_fu_474      |    0    |    0    |    0    |
| bitselect|      tmp_6_fu_521      |    0    |    0    |    0    |
|          |      tmp_7_fu_568      |    0    |    0    |    0    |
|          |      tmp_8_fu_614      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |  2.786  |    42   |   360   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    i_0_i3_reg_273   |    3   |
|    i_0_i_reg_251    |    3   |
|     i_6_reg_775     |    3   |
|      i_reg_705      |    3   |
|    j_0_i_reg_262    |    3   |
|      j_reg_718      |    3   |
|       reg_296       |    8   |
|       reg_301       |    8   |
|       reg_308       |    8   |
|   round_0_reg_239   |    8   |
|    round_reg_796    |    8   |
|  sbox_addr_reg_729  |    8   |
|state_addr_10_reg_692|    4   |
|state_addr_11_reg_697|    4   |
|state_addr_12_reg_723|    4   |
|state_addr_13_reg_786|    4   |
|state_addr_14_reg_791|    4   |
|state_addr_15_reg_801|    4   |
|state_addr_16_reg_806|    4   |
| state_addr_1_reg_647|    4   |
| state_addr_2_reg_652|    4   |
| state_addr_3_reg_657|    4   |
| state_addr_4_reg_662|    4   |
| state_addr_5_reg_667|    4   |
| state_addr_6_reg_672|    4   |
| state_addr_7_reg_677|    4   |
| state_addr_8_reg_682|    4   |
| state_addr_9_reg_687|    4   |
|  state_addr_reg_642 |    4   |
| state_load_2_reg_734|    8   |
| state_load_4_reg_744|    8   |
| state_load_6_reg_754|    8   |
| state_load_8_reg_764|    8   |
|    temp_1_reg_739   |    8   |
|    temp_2_reg_749   |    8   |
|    temp_3_reg_759   |    8   |
|    tmp_1_reg_780    |    5   |
| xor_ln337_1_reg_811 |    8   |
|  xor_ln340_reg_816  |    8   |
|  zext_ln284_reg_710 |    6   |
+---------------------+--------+
|        Total        |   217  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_176   |  p0  |  12  |   4  |   48   ||    53   |
|    grp_access_fu_176   |  p1  |   8  |   8  |   64   ||    41   |
|    grp_access_fu_176   |  p2  |  11  |   0  |    0   ||    50   |
|    grp_access_fu_176   |  p4  |   9  |   4  |   36   ||    44   |
|    grp_access_fu_200   |  p0  |   2  |   8  |   16   ||    9    |
|     round_0_reg_239    |  p0  |   2  |   8  |   16   ||    9    |
| grp_AddRoundKey_fu_284 |  p1  |   3  |   8  |   24   ||    9    |
|         reg_301        |  p0  |   2  |   8  |   16   ||    9    |
|         reg_308        |  p0  |   2  |   8  |   16   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   236  || 14.2997 ||   233   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   42   |   360  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   233  |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   259  |   593  |
+-----------+--------+--------+--------+
