#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar  1 12:03:48 2026
# Process ID         : 15916
# Current directory  : C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13536 C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.xpr
# Log file           : C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/vivado.log
# Journal file       : C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2\vivado.jou
# Running On         : FY-6302-09
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-14700
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 28
# Host memory        : 34031 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39131 MB
# Available Virtual  : 28561 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/DAT096/vivado-boards-master/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/DAT096/vivado-boards-master/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/DAT096/vivado-library-zmod-v2-2019.1-2/vivado-library-zmod-v2-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Progs/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.758 ; gain = 256.559
update_compile_order -fileset sources_1
open_bd_design {C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd}
Reading block design file <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd>...
Adding component instance block -- digilent.com:user:ZmodScopeController:1.0 - ZmodScopeController_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <design_2> from block design file <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.867 ; gain = 106.723
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1738.094 ; gain = 259.027
endgroup
set_property location {1 -78 -161} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_ports sys_clk] [get_bd_pins clk_wiz_0/clk_in1]
set_property location {-193 -147} [get_bd_ports sys_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ZmodScopeController_0/SysClk100]
connect_bd_net [get_bd_pins ZmodScopeController_0/ADC_SamplingClk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins ZmodScopeController_0/ADC_InClk] [get_bd_pins clk_wiz_0/clk_out1]
set_property location {1 -11 74} [get_bd_cells xlconstant_0]
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_0]
startgroup
make_bd_pins_external  [get_bd_cells ZmodScopeController_0]
make_bd_intf_pins_external  [get_bd_cells ZmodScopeController_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells ZmodScopeController_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells ZmodScopeController_0]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins ZmodScopeController_0/sTestMode]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {3.5 871 -404} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 -35 -566} [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s {0} \
  CONFIG.c_include_sg {0} \
] [get_bd_cells axi_dma_0]
set_property location {1 -25 -482} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
set_property location {4 1148 -287} [get_bd_cells processing_system7_0]
set_property location {4 1152 -570} [get_bd_cells processing_system7_0]
set_property location {6 1863 -585} [get_bd_cells axi_smc]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
set_property location {4 1151 -837} [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
set_property location {1 356 -163} [get_bd_cells clk_wiz_0]
set_property location {1 290 54} [get_bd_cells xlconstant_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells ZmodScopeController_0]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets sys_clk_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports sys_clk]
delete_bd_objs [get_bd_cells axi_smc]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 154 -697} [get_bd_cells axi_dma_0]
set_property location {1 114 -327} [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 167 -330} [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s {0} \
  CONFIG.c_include_sg {0} \
] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
startgroup
create_bd_cell -type ip -vlnv digilent.com:user:ZmodScopeController:1.0 ZmodScopeController_0
endgroup
set_property location {1 157 -716} [get_bd_cells ZmodScopeController_0]
set_property location {1 167 -818} [get_bd_cells ZmodScopeController_0]
set_property location {1 168 -836} [get_bd_cells ZmodScopeController_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells axi_smc]
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells axi_mem_intercon]
set_property location {3.5 1259 -670} [get_bd_cells ZmodScopeController_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1.5 721 -605} [get_bd_cells clk_wiz_0]
set_property location {1 717 -651} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property location {2 733 -542} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ZmodScopeController_0/SysClk100]
connect_bd_net [get_bd_pins ZmodScopeController_0/ADC_SamplingClk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins ZmodScopeController_0/ADC_InClk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins ZmodScopeController_0/aRst_n] [get_bd_pins xlconstant_0/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property location {2 738 -450} [get_bd_cells xlconstant_1]
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins ZmodScopeController_0/sTestMode]
connect_bd_net [get_bd_pins ZmodScopeController_0/sCh1CouplingConfig] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins ZmodScopeController_0/sCh2CouplingConfig] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins ZmodScopeController_0/sCh1GainConfig] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins ZmodScopeController_0/sCh2GainConfig] [get_bd_pins xlconstant_1/dout]
create_bd_port -dir I -type clk -freq_hz 125000000 sys_clk
set_property location {-19 -676} [get_bd_ports sys_clk]
set_property location {-11 -654} [get_bd_ports sys_clk]
set_property location {-82 -657} [get_bd_ports sys_clk]
set_property location {-13 -659} [get_bd_ports sys_clk]
connect_bd_net [get_bd_ports sys_clk] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/ZmodAdcClkIn_p]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/ZmodAdcClkIn_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/dZmodADC_Data]
endgroup
set_property location {1957 -377} [get_bd_ports dZmodADC_Data_0]
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/sZmodADC_SDIO]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/sZmodADC_CS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/sZmodADC_Sclk]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {3 1361 -1036} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins ZmodScopeController_0/DataStream] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {1.5 349 -958} [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
endgroup
set_property location {1 122 -976} [get_bd_cells system_ila_0]
delete_bd_objs [get_bd_cells system_ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.C_DATA_DEPTH {4096} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property location {-39 -644} [get_bd_ports sys_clk]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.C_MONITOR_TYPE {Native} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.C_NUM_OF_PROBES {3} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_PROBE0_WIDTH {32} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {32} \
] [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {4} \
  CONFIG.C_PROBE1_WIDTH {1} \
  CONFIG.C_PROBE2_WIDTH {1} \
] [get_bd_cells ila_0]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property CONFIG.TDATA_NUM_BYTES {32} [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property CONFIG.TDATA_NUM_BYTES {4} [get_bd_cells axis_data_fifo_0]
endgroup
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tdata] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1306] The connection to interface pin </axis_data_fifo_0/m_axis_tdata> is being overridden by the user with net <axis_data_fifo_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tready] [get_bd_pins ila_0/probe1]
WARNING: [BD 41-1306] The connection to interface pin </axis_data_fifo_0/m_axis_tready> is being overridden by the user with net <Net1>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tvalid] [get_bd_pins ila_0/probe2]
WARNING: [BD 41-1306] The connection to interface pin </axis_data_fifo_0/m_axis_tvalid> is being overridden by the user with net <axis_data_fifo_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins xlconstant_0/dout]
startgroup
make_bd_pins_external  [get_bd_cells ZmodScopeController_0]
make_bd_intf_pins_external  [get_bd_cells ZmodScopeController_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells ZmodScopeController_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells ZmodScopeController_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_cells ZmodScopeController_0]
make_bd_intf_pins_external  [get_bd_cells ZmodScopeController_0]
endgroup
delete_bd_objs [get_bd_intf_nets ExtCh1Calib_0_1] [get_bd_intf_ports ExtCh1Calib_0]
delete_bd_objs [get_bd_intf_nets ExtCh2Calib_0_1] [get_bd_intf_ports ExtCh2Calib_0]
delete_bd_objs [get_bd_nets ZmodDcoClk_0_1] [get_bd_ports ZmodDcoClk_0]
set_property location {1687 -705} [get_bd_ports ZmodAdcClkIn_n_0]
set_property location {1680 -634} [get_bd_ports sZmodADC_SDIO_0]
set_property location {1675 -704} [get_bd_ports ZmodAdcClkIn_p_0]
set_property location {1672 -624} [get_bd_ports sZmodADC_CS_0]
set_property location {1667 -677} [get_bd_ports ZmodAdcClkIn_n_0]
delete_bd_objs [get_bd_nets ZmodScopeController_0_sRstBusy] [get_bd_ports sRstBusy_0]
delete_bd_objs [get_bd_nets ZmodScopeController_0_sInitDoneADC]
delete_bd_objs [get_bd_ports sInitDoneADC_0]
delete_bd_objs [get_bd_nets ZmodScopeController_0_sConfigError] [get_bd_ports sConfigError_0]
delete_bd_objs [get_bd_nets ZmodScopeController_0_sInitDoneRelay] [get_bd_ports sInitDoneRelay_0]
delete_bd_objs [get_bd_nets ZmodScopeController_0_sDataOverflow] [get_bd_ports sDataOverflow_0]
connect_bd_net [get_bd_pins ZmodScopeController_0/sInitDoneADC] [get_bd_pins ila_0/probe3]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_NUM_OF_PROBES {5} [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ZmodScopeController_0/sConfigError] [get_bd_pins ila_0/probe4]
file mkdir C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/constrs_1
file mkdir C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/constrs_1/new
close [ open C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/constrs_1/new/Board_2.xdc w ]
add_files -fileset constrs_1 C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/constrs_1/new/Board_2.xdc
make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ZmodScopeController_0/ZmodDcoClk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ZmodScopeController_0/ZmodDcoClk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ZmodScopeController_0/ZmodDcoClk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {2 344 -527} [get_bd_cells util_ds_buf_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins util_ds_buf_0/IBUF_DS_P] [get_bd_pins ZmodScopeController_0/ZmodAdcClkIn_p]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_P> is being overridden by the user with net </ZmodScopeController_0_ZmodAdcClkIn_p>. This pin will not be connected as a part of interface connection <CLK_IN_D>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins util_ds_buf_0/IBUF_DS_N] [get_bd_pins ZmodScopeController_0/ZmodAdcClkIn_n]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_N> is being overridden by the user with net </ZmodScopeController_0_ZmodAdcClkIn_n>. This pin will not be connected as a part of interface connection <CLK_IN_D>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins util_ds_buf_0/IBUF_OUT] [get_bd_pins ZmodScopeController_0/ZmodDcoClk]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
add_files -norecurse c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
delete_bd_objs [get_bd_ports ZmodAdcClkIn_p_0]
delete_bd_objs [get_bd_ports ZmodAdcClkIn_n_0]
create_bd_port -dir I -from 0 -to 0 -type data adc_dco_p
set_property location {-26 -492} [get_bd_ports adc_dco_p]
delete_bd_objs [get_bd_ports adc_dco_p]
create_bd_port -dir I -type data adc_dco_p
set_property location {-35 -486} [get_bd_ports adc_dco_p]
delete_bd_objs [get_bd_nets ZmodScopeController_0_ZmodAdcClkIn_n]
delete_bd_objs [get_bd_nets ZmodScopeController_0_ZmodAdcClkIn_p]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets ZmodScopeController_0_ZmodAdcClkIn_p]'
delete_bd_objs [get_bd_nets ZmodScopeController_0_ZmodAdcClkIn_p]
startgroup
connect_bd_net [get_bd_ports adc_dco_p] [get_bd_pins util_ds_buf_0/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_P> is being overridden by the user with net <adc_dco_p_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_ports adc_dco_p] [get_bd_pins util_ds_buf_0/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_N> is being overridden by the user with net </adc_dco_p_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
delete_bd_objs [get_bd_nets adc_dco_p_1]
connect_bd_net [get_bd_ports adc_dco_p] [get_bd_pins util_ds_buf_0/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_P> is being overridden by the user with net <adc_dco_p_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
create_bd_port -dir I -type data adc_dco_n
set_property location {0 -413} [get_bd_ports adc_dco_p]
connect_bd_net [get_bd_ports adc_dco_n] [get_bd_pins util_ds_buf_0/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_N> is being overridden by the user with net <adc_dco_n_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/ZmodAdcClkIn_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ZmodScopeController_0/ZmodAdcClkIn_p]
endgroup
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
validate_bd_design -force
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-19:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2171.121 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
open_bd_design {C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd}
launch_runs synth_1 -jobs 28
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [IP_Flow 19-3422] Upgraded ZmodADC_SynchonizationFIFO (FIFO Generator 13.2) from revision 4 to revision 11
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZmodScopeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
Exporting to file c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_2_ZmodScopeController_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_2_axis_data_fifo_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_2_clk_wiz_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_2_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_2_util_ds_buf_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_ZmodScopeController_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_axis_data_fifo_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_clk_wiz_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_util_ds_buf_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Mar  1 13:53:55 2026] Launched design_2_ZmodScopeController_0_1_synth_1, design_2_clk_wiz_0_1_synth_1, design_2_axis_data_fifo_0_0_synth_1, design_2_ila_0_0_synth_1, design_2_util_ds_buf_0_0_synth_1...
Run output will be captured here:
design_2_ZmodScopeController_0_1_synth_1: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_ZmodScopeController_0_1_synth_1/runme.log
design_2_clk_wiz_0_1_synth_1: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_clk_wiz_0_1_synth_1/runme.log
design_2_axis_data_fifo_0_0_synth_1: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_axis_data_fifo_0_0_synth_1/runme.log
design_2_ila_0_0_synth_1: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_ila_0_0_synth_1/runme.log
design_2_util_ds_buf_0_0_synth_1: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_util_ds_buf_0_0_synth_1/runme.log
[Sun Mar  1 13:53:55 2026] Launched synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.312 ; gain = 30.191
open_bd_design {C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd}
validate_bd_design -force
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

reset_run design_2_ila_0_0_synth_1
save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1

launch_runs synth_1 -jobs 28
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
Exporting to file c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Mar  1 13:55:30 2026] Launched design_2_ila_0_0_synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_ila_0_0_synth_1/runme.log
[Sun Mar  1 13:55:30 2026] Launched synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 28
[Sun Mar  1 13:59:20 2026] Launched impl_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/impl_1/runme.log
startgroup
set_property CONFIG.FIFO_DEPTH {32} [get_bd_cells axis_data_fifo_0]
endgroup
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
reset_run design_2_axis_data_fifo_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/design_2_wrapper.dcp to C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 28
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/m_axis_tready
/ila_0/probe1

WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
Exporting to file c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_axis_data_fifo_0_0
[Sun Mar  1 14:04:34 2026] Launched design_2_axis_data_fifo_0_0_synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_axis_data_fifo_0_0_synth_1/runme.log
[Sun Mar  1 14:04:34 2026] Launched synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/runme.log
open_bd_design {C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd}
launch_runs impl_1 -jobs 28
[Sun Mar  1 14:05:56 2026] Launched impl_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/impl_1/runme.log
delete_bd_objs [get_bd_intf_nets ZmodScopeController_0_DataStream] [get_bd_nets axis_data_fifo_0_m_axis_tdata] [get_bd_nets axis_data_fifo_0_m_axis_tvalid] [get_bd_nets Net1] [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_0
endgroup
set_property location {4 1455 -1007} [get_bd_cells axis_register_slice_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_register_slice_0]
set_property CONFIG.TDATA_NUM_BYTES {4} [get_bd_cells axis_register_slice_0]
connect_bd_intf_net [get_bd_intf_pins ZmodScopeController_0/DataStream] [get_bd_intf_pins axis_register_slice_0/S_AXIS]
connect_bd_net [get_bd_pins axis_register_slice_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_register_slice_0/aresetn] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tvalid] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1306] The connection to interface pin </axis_register_slice_0/m_axis_tvalid> is being overridden by the user with net <axis_register_slice_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
delete_bd_objs [get_bd_nets axis_register_slice_0_m_axis_tvalid]
connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tdata] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1306] The connection to interface pin </axis_register_slice_0/m_axis_tdata> is being overridden by the user with net <axis_register_slice_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tready] [get_bd_pins ila_0/probe1]
WARNING: [BD 41-1306] The connection to interface pin </axis_register_slice_0/m_axis_tready> is being overridden by the user with net <Net1>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tvalid] [get_bd_pins ila_0/probe2]
WARNING: [BD 41-1306] The connection to interface pin </axis_register_slice_0/m_axis_tvalid> is being overridden by the user with net <axis_register_slice_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ila_0/probe1
/axis_register_slice_0/m_axis_tready

save_bd_design
WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ila_0/probe1
/axis_register_slice_0/m_axis_tready

WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp with file C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/design_2_wrapper.dcp
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs synth_1 -jobs 28
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ila_0/probe1
/axis_register_slice_0/m_axis_tready

WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-166] Source port for the net:Net1 is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_register_slice_0 .
Exporting to file c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_axis_register_slice_0_0
[Sun Mar  1 14:13:10 2026] Launched design_2_axis_register_slice_0_0_synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/design_2_axis_register_slice_0_0_synth_1/runme.log
[Sun Mar  1 14:13:10 2026] Launched synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 28
[Sun Mar  1 14:14:24 2026] Launched impl_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_nets axis_register_slice_0_m_axis_tvalid]
connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tvalid] [get_bd_pins ila_0/probe1]
WARNING: [BD 41-1306] The connection to interface pin </axis_register_slice_0/m_axis_tvalid> is being overridden by the user with net <axis_register_slice_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tready] [get_bd_pins ila_0/probe2]
WARNING: [BD 41-1306] The connection to interface pin </axis_register_slice_0/m_axis_tready> is being overridden by the user with net <Net1>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tready] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </axis_register_slice_0/m_axis_tready> is being overridden by the user with net </xlconstant_0_dout>. This pin will not be connected as a part of interface connection <M_AXIS>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axis_register_slice_0/m_axis_tready] [get_bd_pins xlconstant_0/dout]'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property location {3.5 1282 -1214} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins axis_register_slice_0/m_axis_tready]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
make_wrapper -files [get_files C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp with file C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/design_2_wrapper.dcp
launch_runs synth_1 -jobs 28
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
Exporting to file c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File c:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.gen/sources_1/bd/design_2/synth/design_2.hwdef
[Sun Mar  1 14:17:54 2026] Launched synth_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 28
[Sun Mar  1 14:18:49 2026] Launched impl_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 28
[Sun Mar  1 14:20:36 2026] Launched impl_1...
Run output will be captured here: C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.runs/impl_1/runme.log
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property CONFIG.C_SIZE {7} [get_bd_cells util_ds_buf_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property CONFIG.C_SIZE {1} [get_bd_cells util_ds_buf_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property CONFIG.C_SIZE {7} [get_bd_cells util_ds_buf_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property CONFIG.C_SIZE {1} [get_bd_cells util_ds_buf_0]
endgroup
save_bd_design
Wrote  : <C:\Users\qianzha\Desktop\Embedded-System-Project-DAT096\Board_2\Board_2\Board_2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/qianzha/Desktop/Embedded-System-Project-DAT096/Board_2/Board_2/Board_2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  1 14:56:41 2026...
