Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3_AR71948 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Sat Jun  5 09:14:44 2021
| Host             : sebastian-ZBook running 64-bit Linux Mint 20
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.798        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.670        |
| Device Static (W)        | 0.128        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.3         |
| Junction Temperature (C) | 45.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        6 |       --- |             --- |
| Slice Logic              |     0.013 |    12671 |       --- |             --- |
|   LUT as Logic           |     0.011 |     4438 |     17600 |           25.22 |
|   Register               |    <0.001 |     5336 |     35200 |           15.16 |
|   LUT as Distributed RAM |    <0.001 |      196 |      6000 |            3.27 |
|   CARRY4                 |    <0.001 |      153 |      4400 |            3.48 |
|   LUT as Shift Register  |    <0.001 |      213 |      6000 |            3.55 |
|   F7/F8 Muxes            |    <0.001 |      119 |     17600 |            0.68 |
|   Others                 |    <0.001 |      942 |       --- |             --- |
| Signals                  |     0.019 |     9022 |       --- |             --- |
| Block RAM                |     0.015 |       20 |        60 |           33.33 |
| DSPs                     |     0.003 |        5 |        80 |            6.25 |
| I/O                      |     0.036 |       44 |       100 |           44.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.556 |        1 |       --- |             --- |
| Static Power             |     0.128 |          |           |                 |
| Total                    |     1.798 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.085 |       0.076 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.001 |      0.008 |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.031 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                                                | Domain                                                                | Constraint (ns) |
+----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                           | mem1/SpaceInvaders_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| mem1/SpaceInvaders_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | mem1/SpaceInvaders_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                     |            33.3 |
| mem1/SpaceInvaders_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | mem1/SpaceInvaders_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0             |            33.3 |
| sys_clk_pin                                                          | clk_8ns                                                               |             8.0 |
+----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| top                             |     1.670 |
|   mem1                          |     1.627 |
|     SpaceInvaders_i             |     1.627 |
|       axi_bram_ctrl_0           |     0.001 |
|       axi_bram_ctrl_1           |     0.002 |
|       axi_bram_ctrl_2           |     0.002 |
|       axi_smc                   |     0.019 |
|       blk_mem_gen_0             |     0.004 |
|       blk_mem_gen_1             |     0.004 |
|       microblaze_0              |     0.023 |
|       microblaze_0_axi_intc     |     0.001 |
|       microblaze_0_axi_periph   |     0.001 |
|       microblaze_0_local_memory |     0.008 |
|       processing_system7_0      |     1.556 |
|       xadc_wiz_0                |     0.003 |
|   timer1                        |     0.001 |
+---------------------------------+-----------+


