[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN65HVD235DR production of TEXAS INSTRUMENTS from the text:GNDVCC\nRDVCC\nLBK / EN /ABRS SLOPE CONTROL \nand MODE\nLOGIC\nBIAS UNITVCCVCC\nVCC\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nSN65HVD23x 3.3-VCANBusTransceivers\n11Features\n1•Single 3.3-V Supply Voltage\n•Bus Pins Fault Protection Exceeds ±36V\n•Bus Pins ESD Protection Exceeds ±16kVHBM\n•Compatible With ISO 11898-2\n•GIFT/ICT Compliant\n•Data Rates upto1Mbps\n•Extended –7Vto12VCommon Mode Range\n•High-Input Impedance Allows for120Nodes\n•LVTTL I/Os are5-VTolerant\n•Adjustable Driver Transition Times forImproved\nEmissions Performance\n•Unpowered Node Does NotDisturb theBus\n•Low Current Standby Mode, 200-μA(Typical)\n•SN65HVD233: Loopback Mode\n•SN65HVD234: Ultra Low Current Sleep Mode\n–50-nA Typical Current Consumption\n•SN65HVD235: Autobaud Loopback Mode\n•Thermal Shutdown Protection\n•Power upandDown With Glitch-Free Bus Inputs\nandOutputs\n–High-Input Impedance With Low VCC\n–Monolithic Output During Power Cycling\n2Applications\n•Industrial Automation, Control, Sensors, andDrive\nSystems\n•Motor andRobotic Control\n•Building andClimate Control (HVAC)\n•Backplane Communication andControl\n•CAN Bus Standards such asCANopen,\nDeviceNet, CAN Kingdom, NMEA 2000,\nSAE J19393Description\nThe SN65HVD233, SN65HVD234, andSN65HVD235\nareused inapplications employing thecontroller area\nnetwork (CAN) serial communication physical layer in\naccordance with theISO 11898 standard. AsaCAN\ntransceiver, each provides transmit and receive\ncapability between thedifferential CAN bus and a\nCAN controller, with signaling rates upto1Mbps.\nDesigned for operation in especially harsh\nenvironments, the devices feature cross-wire\nprotection, overvoltage protection upto±36V,loss of\nground protection, overtemperature (thermal\nshutdown) protection, and common-mode transient\nprotection of±100V.These devices operate over a\nwide –7Vto12Vcommon-mode range. These\ntransceivers aretheinterface between thehost CAN\ncontroller onthemicroprocessor and thedifferential\nCAN bus used inindustrial, building automation,\ntransportation, andautomotive applications.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nSN65HVD233\nSOIC (8) 4.90 mm×3.91 mm SN65HVD234\nSN65HVD235\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nBlock Diagram\n2SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 4\n6Device Comparison Table ..................................... 4\n7PinConfiguration andFunctions ......................... 5\n8Specifications ......................................................... 5\n8.1 Absolute Maximum Ratings ..................................... 5\n8.2 ESD Ratings .............................................................. 6\n8.3 Recommended Operating Conditions ....................... 6\n8.4 Thermal Information .................................................. 6\n8.5 Power Dissipation Ratings ........................................ 6\n8.6 Electrical Characteristics: Driver ............................... 7\n8.7 Electrical Characteristics: Receiver .......................... 8\n8.8 Switching Characteristics: Driver .............................. 8\n8.9 Switching Characteristics: Receiver .......................... 9\n8.10 Switching Characteristics: Device ........................... 9\n8.11 Typical Characteristics .......................................... 10\n9Parameter Measurement Information ................ 12\n10Detailed Description ........................................... 1910.1 Overview ............................................................... 19\n10.2 Functional Block Diagrams ................................... 19\n10.3 Feature Description ............................................... 19\n10.4 Device Functional Modes ...................................... 21\n11Application andImplementation ........................ 23\n11.1 Application Information .......................................... 23\n11.2 Typical Application ................................................ 24\n11.3 System Example ................................................... 26\n12Power Supply Recommendations ..................... 28\n13Layout ................................................................... 28\n13.1 Layout Guidelines ................................................. 28\n13.2 Layout Example .................................................... 29\n14Device andDocumentation Support ................. 30\n14.1 Related Links ........................................................ 30\n14.2 Receiving Notification ofDocumentation Updates 30\n14.3 Community Resources .......................................... 30\n14.4 Trademarks ........................................................... 30\n14.5 Electrostatic Discharge Caution ............................ 30\n14.6 Glossary ................................................................ 30\n15Mechanical, Packaging, andOrderable\nInformation ........................................................... 30\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(January 2015) toRevision H Page\n•Deleted: "ISO 11783 "from thelastApplication Bullet ............................................................................................................ 1\nChanges from Revision F(August 2008) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Changed theFunctional Block Diagrams ............................................................................................................................... 4\n•Added theTHERMAL SHUTDOWN paragraph totheApplication Information section ....................................................... 21\n•Changed theBUS CABLE paragraph toBUS LOADING, LENGTH AND NUMBER OFNODES paragraph inthe\nApplication Information section ............................................................................................................................................. 24\n•Added theCAN TERMINATION paragraph totheApplication Information section ............................................................. 24\nChanges from Revision E(October 2007) toRevision F Page\n•Changed Figure 17,Receiver Test Circuit andVoltage Waveform. From: CL=50pF±20% to:CL=15pF±20% ........... 13\nChanges from Revision D(June 2005) toRevision E Page\n•Added 60-Ωload testcondition toFigure 3......................................................................................................................... 10\n•Deleted INTEROPERABILITY WITH 5-VCAN SYSTEMS section ...................................................................................... 26\n•Added ISO 11898 COMPLIANCE OFSN65HVD230 FAMILY OF3.3-V CAN TRANSCEIVERS section .......................... 26\n3SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedChanges from Revision C(March 2005) toRevision D Page\n•Added Features Bullet: GIFT/ICT Compliant (SN65HVD234) ................................................................................................ 1\nChanges from Revision B(June 2003) toRevision C Page\n•Added IO,Receiver output current totheAbs Max Table ...................................................................................................... 5\nChanges from Revision A(March 2003) toRevision B Page\n•Changed thedata sheet from Product Preview toProduction forpart number SN65HVD234 andSN65HVD235. .............. 1\n•Changed theAPPLICATION INFORMATION section. ......................................................................................................... 23\nChanges from Original (November 2002) toRevision A Page\n•Changed thedata sheet from Product Preview toProduction forpart number SN65HVD233. ............................................. 1\n4SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated5Description (continued)\nModes: The RSpin(pin 8)oftheSN65HVD233, SN65HVD234, and SN65HVD235 provides three modes of\noperation: high-speed, slope control, and low-power standby mode. The high-speed mode ofoperation is\nselected byconnecting pin8directly toground, allowing thedriver output transistors toswitch onandoffasfast\naspossible with nolimitation ontheriseand fallslope. The riseand fallslope canbeadjusted byconnecting a\nresistor between theRSpinandground. The slope willbeproportional tothepin\'soutput current. With aresistor\nvalue of10kΩthedevice driver willhave aslew rate of~15V/μsandwith avalue of100kΩthedevice willhave\n~2.0 V/μsslew rate. Formore information about slope control, refer toFeature Description .\nThe SN65HVD233, SN65HVD234, and SN65HVD235 enter alow-current standby (listen only) mode during\nwhich thedriver isswitched offandthereceiver remains active ifahigh logic level isapplied totheRSpin.Ifthe\nlocal protocol controller needs totransmit amessage tothebusitwillhave toreturn thedevice toeither high-\nspeed mode orslope control mode viatheRSpin.\nLoopback (SN65HVD233): Alogic high ontheloopback (LBK) pin(pin 5)oftheSN65HVD233 places thebus\noutput and bus input inahigh-impedance state. Internally, theDtoRpath ofthedevice remains active and\navailable fordriver toreceiver loopback thatcanbeused forself-diagnostic node functions without disturbing the\nbus. Formore information ontheloopback mode, refer toFeature Description .\nUltra Low-Current Sleep (SN65HVD234): The SN65HVD234 enters anultra low-current sleep mode inwhich\nboth thedriver and receiver circuits aredeactivated ifalowlogic level isapplied toENpin(pin 5).The device\nremains inthissleep mode until thecircuit isreactivated byapplying ahigh logic level topin5.\nAutobaud Loopback (SN65HVD235): The ABpin(pin 5)oftheSN65HVD235 implements abus listen-only\nloopback feature which allows thelocal node controller tosynchronize itsbaud rate with thatoftheCAN bus. In\nautobaud mode, thebus output ofthedriver isplaced inahigh-impedance state while thebus input ofthe\nreceiver remains active. There isaninternal DpintoRpinloopback toassist thecontroller inbaud rate\ndetection, ortheautobaud function. Formore information ontheautobaud mode, refer toFeature Description .\n(1) Forthemost current package andordering information, seeMechanical, Packaging, andOrderable Information ,orseetheTIweb site\natwww.ti.com .6Device Comparison Table(1)\nPART NUMBER LOW POWER MODESLOPE\nCONTROLDIAGNOSTIC\nLOOPBACKAUTOBAUD\nLOOPBACK\nSN65HVD233D 200-μAstandby mode Adjustable Yes No\nSN65HVD234D 200-μAstandby mode or50-nA sleep mode Adjustable No No\nSN65HVD235D 200-μAstandby mode Adjustable No Yes\n1\n2\n3\n48\n7\n6\n5D\nGND\nVCC\nRRS\nCANH\nCANL\nLBKSN65HVD233D\n(Marked as VP233)\n(TOP VIEW)\n1\n2\n3\n48\n7\n6\n5D\nGND\nVCC\nRRS\nCANH\nCANL\nEN1\n2\n3\n48\n7\n6\n5D\nGND\nVCC\nRRS\nCANH\nCANL\nABSN65HVD234D\n(Marked as VP234)\n(TOP VIEW)SN65HVD235D\n(Marked as VP235)\n(TOP VIEW)\n5SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated7PinConfiguration andFunctions\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nD 1 ICAN transmit data input (LOW fordominant andHIGH forrecessive busstates), also called TXD, driver\ninput\nGND 2 GND Ground connection\nVCC 3 Supply Transceiver 3.3-V supply voltage\nR 4 OCAN receive data output (LOW fordominant andHIGH forrecessive busstates), also called RXD, receiver\noutput\nLBK\n5I SN65HVD233: Loopback mode input pin\nEN ISN65HVD234: Enable input pin.Logic high forenabling anormal mode (high speed orslope control)\nmode. Logic lowforsleep mode.\nAB I SN65HVD235: Autobaud loopback mode input pin\nCANL 6 I/O Low level CAN busline\nCANH 7 I/O High level CAN busline\nRS 8 IMode select pin:strong pulldown toGND =high speed mode, strong pullup toVCC=lowpower mode, 10-\nkΩto100-kΩpulldown toGND =slope control mode\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential I/Obusvoltages, arewith respect tonetwork ground pin.8Specifications\n8.1 Absolute Maximum Ratings(1)(2)\nover operating free-air temperature range unless otherwise noted\nMIN MAX UNIT\nVCC Supply voltage –0.3 7 V\nVoltage atanybusterminal (CANH orCANL) –36 36 V\nVoltage input, transient pulse, CANH andCANL, through 100Ω(see\nFigure 18)–100 100 V\nVI Input voltage, (D,RS,EN,LBK, AB) –0.5 7 V\nVO Output voltage –0.5 7 V\nIO Receiver output current –10 10 mA\nContinuous total power dissipation SeePower Dissipation Ratings\nTJ Operating junction temperature 150\n°C\nTstg Storage temperature 125\n6SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.8.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-\n001(1)CANH, CANL andGND ±16000\nV Allpins 3000\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n(1) Maximum free-air temperature operation isallowed aslong asthedevice maximum junction temperature isnotexceeded.8.3 Recommended Operating Conditions\nMIN MAX UNIT\nVCC Supply voltage 3 3.6\nVVoltage atanybusterminal (separately orcommon mode) –7 12\nVIH High-level input voltage D,EN,AB,LBK 2 5.5\nVIL Low-level input voltage D,EN,AB,LBK 0 0.8\nVID Differential input voltage between CANH andCANL –6 6\nResistance from RStoground 0 100 kΩ\nVI(Rs) Input Voltage atRSforstandby 0.75 VCC 5.5 V\nIOH High-level output currentDriver –50\nmA\nReceiver –10\nIOL Low-level output currentDriver 50\nmA\nReceiver 10\nTJ Operating junction temperature HVD233, HVD234, HVD235 150 °C\nTA Operating free-air temperature(1)HVD233, HVD234, HVD235 –40 125 °C\n(1) See SZZA003 foranexplanation ofthisparameter.\n(2) JESD51-3 loweffective thermal conductivity testboard forleaded surface mount packages.\n(3) JESD51-7 high effective thermal conductivity testboard forleaded surface mount packages.8.4 Thermal Information\nover operating free-air temperature range (unless otherwise noted)\nPARAMETERS TEST CONDITIONS VALUE UNIT\nRθJA Junction-to-ambient thermal resistance(1)Low-K(2)board, noairflow 185\n°C/W\nHigh-K(3)board, noairflow 101\nRθJB Junction-to-board thermal resistance High-K(3)board, noairflow 82.8 °C/W\nRθJC Junction-to-case thermal resistance 26.5 °C/W\nP(AVG) Average power dissipationRL=60Ω,RSat0V,input toDa1-MHz 50% duty\ncycle square wave VCCat3.3V,TA=25°C36.4 mW\nT(SD) Thermal shutdown junction temperature 170 °C\n(1) This istheinverse ofthejunction-to-ambient thermal resistance when board-mounted andwith noairflow.8.5 Power Dissipation Ratings\nPACKAGECIRCUIT\nBOARDTA≤25°C\nPOWER RATINGDERATING FACTOR(1)\nABOVE TA=25°CTA=85°C\nPOWER RATINGTA=125°C\nPOWER RATING\nD Low-K 596.6 mW 5.7mW/ °C 255.7 mW 28.4 mW\nD High-K 1076.9 mW 10.3 mW/ °C 461.5 mW 51.3 mW\n7SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated(1) Alltypical values areat25°Candwith a3.3-V supply.8.6 Electrical Characteristics: Driver\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVO(D)Bus output voltage\n(Dominant)CANH Dat0V,RSat0V,See Figure 12and\nFigure 132.45 VCCV\nCANL 0.5 1.25\nVOBus output voltage\n(Recessive)CANH Dat3V,RSat0V,See Figure 12and\nFigure 132.3\nV\nCANL 2.3\nVOD(D) Differential output voltage (Dominant)Dat0V,RSat0V,See Figure 12and\nFigure 131.5 2 3\nV\nDat0V,RSat0V,See Figure 13and\nFigure 141.2 2 3\nVOD Differential output voltage (Recessive)Dat3V,RSat0V,See Figure 12and\nFigure 13–120 12 mV\nDat3V,RSat0V,NoLoad –0.5 0.05 V\nVOC(pp) Peak-to-peak common-mode output voltage See Figure 21 1 V\nIIH High-level input currentD,EN,LBK,\nABD=2VorEN=2VorLBK =2VorAB=2V –30 30μA\nIIL Low-level input currentD,EN,LBK,\nABD=0.8VorEN=0.8VorLBK =0.8VorAB\n=0.8V–30 30μA\nIOS Short-circuit output currentVCANH =–7V,CANL Open, See Figure 26 –250\nmAVCANH =12V,CANL Open, See Figure 26 1\nVCANL =–7V,CANH Open, See Figure 26 –1\nVCANL =12V,CANH Open, See Figure 26 250\nCO Output capacitance See receiver input capacitance\nIIRs(s) RSinput current forstandby RSat0.75 VCC –10 μA\nICC Supply currentSleep ENat0V,DatVCC,RSat0VorVCC 0.05 2\nμA\nStandbyRSatVCC,DatVCC,ABat0V,LBK at0V,\nENatVCC200 600\nDominantDat0V,NoLoad, ABat0V,LBK at0V,\nRSat0V,ENatVCC6\nmA\nRecessiveDatVCC,NoLoad, ABat0V,LBK at0V,\nRSat0V,ENatVCC6\n8SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated(1) Alltypical values areat25°Candwith a3.3-V supply.8.7 Electrical Characteristics: Receiver\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVIT+ Positive-going input threshold voltage\nABat0V,LBK at0V,ENatVCC,See Table 1750 900\nmV VIT– Negative-going input threshold voltage 500 650\nVhys Hysteresis voltage (VIT+–VIT–) 100\nVOH High-level output voltage IO=–4mA, See Figure 17 2.4\nV\nVOL Low-level output voltage IO=4mA, See Figure 17 0.4\nII Bus input currentCANH orCANL at12V\nOther buspinat0V,\nDat3V,ABat0V,\nLBK at0V,RSat0V,\nENatVCC150 500\nμACANH orCANL at12V,\nVCCat0V200 600\nCANH orCANL at–7V –610 –150\nCANH orCANL at–7V,\nVCCat0V–450 –130\nCI Input capacitance (CANH orCANL)Pin-to-ground, VI=0.4sin(4E6πt)+0.5V,Dat3V,\nABat0V,LBK at0V,ENatVCC40\npF\nCID Differential input capacitancePin-to-pin, VI=0.4sin(4E6πt)+0.5V,Dat3V,\nABat0V,LBK at0V,ENatVCC20\nRID Differential input resistance\nDat3V,ABat0V,LBK at0V,ENatVCC40 100\nkΩ\nRINInput resistance (CANH orCANL) to\nground20 50\nICC Supply currentSleep ENat0V,DatVCC,RSat0VorVCC 0.05 2\nμA\nStandby RSatVCC,DatVCC,ABat0V,LBK at0V,ENatVCC 200 600\nDominantDat0V,NoLoad, RSat0V,LBK at0V,ABat0V,\nENatVCC6\nmA\nRecessiveDatVCC,NoLoad, RSat0V,LBK at0V,ABat0V,\nENatVCC6\n(1) Alltypical values areat25°Candwith a3.3-V supply.8.8 Switching Characteristics: Driver\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\ntPLHPropagation delay time,\nlow-to-high-level outputRSat0V,See Figure 15 35 85\nns RSwith 10kΩtoground, See Figure 15 70 125\nRSwith 100kΩtoground, See Figure 15 500 870\ntPHLPropagation delay time,\nhigh-to-low-level outputRSat0V,See Figure 15 70 120\nns RSwith 10kΩtoground, See Figure 15 130 180\nRSwith 100kΩtoground, See Figure 15 870 1200\ntsk(p) Pulse skew (|tPHL–tPLH|)RSat0V,See Figure 15 35\nns RSwith 10kΩtoground, See Figure 15 60\nRSwith 100kΩtoground, See Figure 15 370\ntr Differential output signal risetime\nRSat0V,See Figure 1520 70\nns\ntf Differential output signal falltime 20 70\ntr Differential output signal risetime\nRSwith 10kΩtoground, See Figure 1530 135\nns\ntf Differential output signal falltime 30 135\ntr Differential output signal risetime\nRSwith 100kΩtoground, See Figure 15350 1400\nns\ntf Differential output signal falltime 350 1400\nten(s) Enable time from standby todominant\nSee Figure 19andFigure 200.6 1.5\nμs\nten(z) Enable time from sleep todominant 1 5\n9SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated(1) Alltypical values areat25°Candwith a3.3-V supply.8.9 Switching Characteristics: Receiver\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\ntPLH Propagation delay time, low-to-high-level output\nSee Figure 1735 60\nnstPHL Propagation delay time, high-to-low-level output 35 60\ntsk(p) Pulse skew (|tPHL–tPLH|) 7\ntr Output signal risetime 2 5\ntf Output signal falltime 2 5\n(1) Alltypical values areat25°Candwith a3.3-V supply.8.10 Switching Characteristics: Device\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nt(LBK)Loopback delay, driver input to\nreceiver outputHVD233 See Figure 23 7.5 12 ns\nt(AB1)Loopback delay, driver input to\nreceiver output\nHVD235See Figure 24 10 20 ns\nt(AB2)Loopback delay, businput to\nreceiver outputSee Figure 25 35 60 ns\nt(loop1)Total loop delay, driver input toreceiver output,\nrecessive todominantRSat0V,See Figure 22 70 135\nns RSwith 10kΩtoground, See Figure 22 105 190\nRSwith 100kΩtoground, See Figure 22 535 1000\nt(loop2)Total loop delay, driver input toreceiver output,\ndominant torecessiveRSat0V,See Figure 22 70 135\nns RSwith 10kΩtoground, See Figure 22 105 190\nRSwith 100kΩtoground, See Figure 22 535 1000\n11.21.41.61.822.2\n−40 45 125VOD− Differential Output V oltage − V\nTA − Free-Air T emperature − °CVCC = 3 VVCC = 3.3 VVCC = 3.6 V\nRL = 60 W\nRs, LBK, AB = 0 V\nEN = VCC\n5 80\n00.020.040.060.080.10.12\n0 0.5 1 1.5 2 2.5 3 3.5IOH− Driver High-Level Output Current − mA\nOHV− High-Level Output V oltage − VVCC = 3.3 V,\nRs, LBK, AB = 0 V ,\nEN = VCC,\nTA = 25°C\n151617181920\n200 300 500 700 1000\nf − Frequency − kbpsICC− Supply Current − mAVCC = 3.3 V,\nRs, LBK, AB = 0 V ,\nEN = VCC,\nTA = 25°C,\n60-/C0087 Load\n020406080100120140160\n0 1 2 3 4IOL− Driver Output Current − mA\nOLV− Low-Level Output V oltage − VVCC = 3.3 V,\nRs, LBK, AB = 0 V ,\nEN = VCC,\nTA = 25°C\n60657075808590\n−40 45 125− Ressive−T o−Dominant Loop T ime − ns\nTA − Free-Air T emperature − °Ct(LOOPL1)VCC = 3.6 VRs, LBK, AB = 0 V\nEN = VCC\n5 80VCC = 3.3 VVCC = 3 V\n65707580859095\n−40 45 125− Dominant−T o−Recessive Loop T ime − ns\nTA − Free-Air T emperature − °Ct(LOOPL2)Rs, LBK, AB = 0 V\nEN = VCC\nVCC = 3 VVCC = 3.3 VVCC = 3.6 V\n5 80\n10SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated8.11 Typical Characteristics\nRs,LBK, AB=0V;EN=VCC\nFigure 1.Recessive-to-Dominant Loop Time vsFree-Air\nTemperatureFigure 2.Dominant-to-Recessive Loop Time vsFree-Air\nTemperature\nVCC=3.3V TA=25°C 60-ΩLoad\nFigure 3.Supply Current vsFrequencyVCC=3.3V TA=25°C\nFigure 4.Driver Low-Level Output Current vsLow-Level\nOutput Voltage\nVCC=3.3V TA=25°C\nFigure 5.Driver High-Level Output Current vsHigh-Level\nOutput VoltageRL=60-Ω\nFigure 6.Differential Output Voltage vsFree-Air\nTemperature\n−505101520253035\n0 0.6 1.2 1.8 2.4 3 3.6IO− Driver Output Current − mA\nVCCSupply Voltage − V −Rs, LBK, AB = 0 V ,\nEN = VCC,\nTA = 25°C\nRL = 60 W\n25303540455055\nTA − Free-Air T emperature − °CtPLH− Driver Low-T o-High Propagation Delay − ns\n−40 45 125 5 80Rs, LBK, AB = 0 V\nEN = VCC \nSee Figure 4\nVCC = 3.6 VVCC = 3.3 VVCC = 3 V\n3035404550556065\nTA − Free-Air T emperature − °CtPHL− Driver High-T o-Low Proragation Delay − ns\n−40 45 125 5 80VCC = 3 V\nVCC = 3.3 V\nVCC = 3.6 V\nRs, LBK, AB = 0 V\nEN = VCC \nSee Figure 4\n32333435363738\nTA − Free-Air T emperature − °CtPHL− Receiver High-T o-Low Propagation Delay − nsVCC = 3 V\nVCC = 3.3 V\nVCC = 3.6 VRs, LBK, AB = 0 V\nEN = VCC \nSee Figure 6\n−40 45 125 5 80\n3536373839404142434445\nTA − Free-Air T emperature − °CtPLH− Receiver Low-T o-High Propagation Delay − ns\nVCC = 3.6 VRs, LBK, AB = 0 V\nEN = VCC \nSee Figure 6\n−40 45 125 5 80VCC = 3 VVCC = 3.3 V\n11SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nRs,LBK, AB=0V;EN=VCC\nSee Figure 3\nFigure 7.Receiver Low-to-High Propagation Delay vsFree-\nAirTemperatureSee Figure 3\nFigure 8.Receiver High-to-Low Propagation Delay vsFree-\nAirTemperature\nSee Figure 1\nFigure 9.Driver Low-to-High Propagation Delay vsFree-Air\nTemperatureSee Figure 1\nFigure 10.Driver High-to-Low Propagation Delay vsFree-Air\nTemperature\nRL=60-Ω TA=25°C\nFigure 11.Driver Output Current vsSupply Voltage\nVIVOD\nRL = 60 W ±1%\nRSCANH\nCANL+\n-CL = 50 pF ±20%\n(see Note B)\n(see Note A)VI(Rs)VCC/2 V CC/2VCC\n0 V\nVO(D)\nVO(R)90%\n10%\ntr tf0.9 V0.5 VVI\nVOtPLH tPHL\nVIVODD60 W ±1%330 W ±1%\n330 W ±1%_+-7 V ≤/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZrVTEST/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr≤/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr12 V RSCANH\nCANL\nDominant\nRecessive≈ 3 V VO(CANH)\n≈ 2.3 V\n≈ 1 V VO(CANL)\nVIVODII60 W ±1%\nIO(CANL)IO(CANH)\nVO(CANH)\nVO(CANL)IIRsRS\n+\nVI(Rs)\n-VOCVO(CANH)  + VO(CANL)\n2D\n12SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated9Parameter Measurement Information\nFigure 12.Driver Voltage, Current, andTest Definition\nFigure 13.Bus Logic State Voltage Definitions\nFigure 14.Driver VOD\nA. The input pulse issupplied byagenerator having thefollowing characteristics: Pulse repetition rate (PRR)≤125kHz,\n50% duty cycle, tr≤6ns,tf≤6ns,ZO=50Ω.\nB. CLincludes fixture andinstrumentation capacitance.\nFigure 15.Driver Test Circuit andVoltage Waveforms\n100 WCANH\nCANL\nRs, AB, EN, LBK, at 0 V or V CCPulse Generator\n15 ms Duration\n1% Duty Cycle\ntr, tf ≤ 100 nsR\nD at 0 V or V CC\nIORCANH\nCANLVI2.2□V 2.2□V2.9□V\n1.5□V\nVOH\nVOL90%\n10%\ntr tf50%VI\nVOtPLH tPHL\n(see□Note A)1.5□VCL=□15□pF /c17720%\n(see□Note□B)VO\n10%90%50%\nVOIOR\nVIDCANH\nCANL\nVI(CANL)VI(CANH) VI(CANH + VI(CANL)\n2VIC =\n13SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 16.Receiver Voltage andCurrent Definitions\nA. The input pulse issupplied byagenerator having thefollowing characteristics: Pulse repetition rate (PRR)≤125kHz,\n50% duty cycle, tr≤6ns,tf≤6ns,ZO=50Ω.\nB. CLincludes fixture andinstrumentation capacitance.\nFigure 17.Receiver Test Circuit andVoltage Waveforms\nTable 1.Differential Input Voltage Threshold Test\nINPUT OUTPUT MEASURED\nVCANH VCANL R |VID|\n–6.1V –7V L\nVOL900mV\n12V 11.1 V L 900mV\n–1V –7V L 6V\n12V 6V L 6V\n–6.5V –7V H\nVOH500mV\n12V 11.5 V H 500mV\n–7V –1V H 6V\n6V 12V H 6V\nOpen Open H X\nNOTE: This testisconducted totestsurvivability only. Data stability attheRoutput isnotspecified.\nFigure 18.Test Circuit, Transient Overvoltage Test\nVI\nVOCD27 W ±1%\n27 W ±1%RSCANH\nCANL50 pF ±20%VOCVOC(PP)\nNOTE:All VI input pulses are supplied by a generator having the following characteristics:\ntr or tf ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.\nCANH\nCANLRS\nD\n15 pF ±20%+\n-VO60 W ±1%HVD234\nVI0 V\nEN50%VCC\n0 VVI\n50%VO\nten(z)VOH\nVOL\nNOTE:All VI input pulses are supplied by a generator having the following characteristics:\ntr or tf ≤ 6 ns, pulse repetition rate (PRR) = 50 kHz, 50% duty cycle.R\nCANH\nCANLRS\nD\nAB or LBK\n15 pF ±20%+\n-VO60 W ±1%HVD233 or HVD235\nCANH\nCANLRS\nD\n15 pF ±20%+\n-VO60 W ±1%HVD234\nVI\n0 VVI\n0 V\nENVCC\n50%VCC\n0 VVI\n50%VO\nten(s)VOH\nVOLR\n14SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedNOTE: AllVIinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤6ns,pulse repetition rate\n(PRR) =125kHz, 50% duty cycle.\nFigure 19.Ten(s)Test Circuit andVoltage Waveforms\nFigure 20.Ten(z)Test Circuit andVoltage Waveforms\nFigure 21.VOC(pp) Test Circuit andVoltage Waveforms\nCANH\nCANLRS\nD\n15 pF ±20%+\n-VO60 W ±1%HVD235\nVI\nABVCC\n0 VVI\nVOt(ABH)VOH\nVOLVCC\nRt(ABL)50% 50%\n50% 50%+\n-VOD≈/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr2.3 V VOD\nt(AB1) = t(ABH) = t(ABL)\nNOTE:All VI input pulses are  supplied by a generator having the following characteristics: t r\nor tf ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.\nCANH\nCANLRS\nD\n15 pF ±20%+\n-VO60 W ±1%HVD233\nVI\nLBKVCC\n0 VVI\nVOt(LBK1)VOH\nVOLVCC\nRt(LBK2)50% 50%\n50% 50%+\n-VOD\n≈/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr2.3 V VODt(LBK) = t(LBK1) = t(LBK2)\nNOTE:All VI input pulses are supplied by a  generator having the following characteristics:\ntr or tf ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.\nCANH\nCANLRS\nD\n15 pF ±20%+\n-VO60 W ±1%DUT\nVI\nLBK or ABVCC\n0 VVI\nVOt(loop2)VOH\nVOL0W, 10 kW,\nor 100 kW ±5%\nENVCCHVD233/235\nHVD234\nRt(loop1)50% 50%\n50% 50%\nNOTE:All VI input pulses are supplied by a generator having the following characteristics:\ntr or tf ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.\n15SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedFigure 22.T(loop) Test Circuit andVoltage Waveforms\nFigure 23.T(LBK) Test Circuit andVoltage Waveforms\nFigure 24.T(AB1) Test Circuit andVoltage Waveforms\nIOS\nVI_+CANH\nCANLIOSD\n0 V or V CC\uf8fa/c\uf8faarBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZrIOS \uf8fa\n12 V\n-7 V10 µsVI\nVIand0 V\n0 V\n0 V15 s\nCANH\nCANLRS\nD\n15 pF ±20%+\n-VO60 W ±1%HVD235\nAB2.9 V\n1.5 VVI\nVOt(ABH)VOH\nVOLVCC\nRt(ABL)2.2 V\n50% 50%\nt(AB2) = t(ABH) = t(ABL)VCC\n1.5 VVI2.2 V\nNOTE:All VI input pulses are supplied by a generator having the following characteristics:\ntr or tf ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.\n16SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedFigure 25.T(AB2) Test Circuit andVoltage Waveforms\nFigure 26.IOSTest Circuit andWaveforms\nCANH\nCANLR1 ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr1%\nR1 ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr1%R2 ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr1%\nR2 ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr1%Vac\nVI3.3 V\nR+\n-VID\nThe R Output State Does Not Change During\nApplication of the Input W aveform.TA = 25°C\nVCC = 3.3 V\nVID\n500 mV\n900 mVR1\n50 Ω\n50 ΩR2\n280 Ω\n130 Ω\n12 V\n-7 VVI\n17SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedNOTE: Allinput pulses aresupplied byagenerator with f≤1.5MHz.\nFigure 27.Common-Mode Voltage Rejection\n1 kΩVCC\nINPUT\n9 VD INPUT\n100 kΩ\n9 kΩ45 kΩ\n40 VVCCCANH INPUT\n_+VCC\nINPUTRS INPUT\nINPUT9 kΩ 110 kΩ\n9 kΩ45 kΩ\n40 VVCCCANL INPUT\nINPUT9 kΩ 110 kΩVCCCANH and CANL OUTPUTS\nOUTPUT\n40 V5 ΩVCC\nOUTPUT\n9 VR OUTPUT\n1 kΩVCC\nINPUT\n9 VEN INPUT\n100 kΩ1 kΩVCC\nINPUT\n9 VLBK or AB INPUT\n100 kΩ\n18SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedFigure 28.Equivalent Input andOutput Schematic Diagrams\nRS\nD\nRABCANH\nCANL\nCANH\nCANLRS\nD\nEN\nR\nRS\nD\nRLBKCANH\nCANL\nLBK\n19SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated10Detailed Description\n10.1 Overview\nThis family ofCAN transceivers iscompatible with theISO11898-2 High-Speed CAN (controller area network)\nphysical layer standard. They aredesigned tointerface between thedifferential buslines inCAN and theCAN\nprotocol controller atdata rates upto1Mpbs.\n10.2 Functional Block Diagrams\nFigure 29.SN65HVD33 Functional Block Diagram\nFigure 30.SN65HVD34 Functional Block Diagram\nFigure 31.SN65HVD35 Functional Block Diagram\n10.3 Feature Description\n10.3.1 Diagnostic Loopback (SN65HVD233)\nThe diagnostic loopback orinternal loopback function oftheSN65HVD233 isenabled with ahigh-level input on\npin5,LBK. This mode disables thedriver output while keeping thebuspins biased totherecessive state. This\nmode also redirects theDdata input (transmit data) through logic tothereceived data output pin), thus creating\naninternal loopback ofthetransmit toreceive data path. This mimics theloopback that occurs normally with a\nCAN transceiver because thereceiver loops back thedriven output totheR(receive data) pin.This mode allows\nthehost protocol controller toinput and read back abitsequence orCAN messages toperform diagnostic\nroutines without disturbing theCAN bus. Atypical CAN busapplication isdisplayed inFigure 36.\n1\n2\n3\n4 5678\nCANL\nRCANH\nVccRs\nGND\nLBKDIOPF6\nTMS320LF240710 kΩ\nto\n100 kΩ\n20SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedFeature Description (continued)\nIftheLBK pinisnotused itmay betiedtoground (GND). However, itispulled lowinternally (defaults toalow-\nlevel input) andmay beleftopen ifnotinuse.\n10.3.2 Autobaud Loopback (SN65HVD235)\nThe autobaud loopback mode oftheSN65HVD235 isenabled byplacing ahigh level input onpin5,AB. In\nautobaud mode, thedriver output isdisabled, thus blocking theDpintobuspath andthebustransmit function of\nthetransceiver. The buspins remain biased torecessive. The receiver toRpinpath orthebusreceive function\nofthedevice remains operational, allowing busactivity tobemonitored. Inaddition, theautobaud mode adds an\ninternal logic loopback path from theDpintoRpinsothelocal node may transmit toitself insync with bustraffic\nwhile notdisturbing messages onthebus. Thus ifthelocal node ’sCAN controller generates anerror frame, itis\nnottransmitted tothebus, butisdetected only bythelocal CAN controller. This isespecially helpful todetermine\nifthelocal node issettothesame baud rate asthenetwork, and ifnotadjust ittothenetwork baud rate\n(autobaud detection).\nAutobaud detection isbest suited toapplications that have aknown selection ofbaud rates. Forexample, a\npopular industrial application hasoptional settings of125 kbps, 250 kbps, or500 kbps. Once theSN65HVD235\nisplaced intoautobaud loopback mode theapplication software could assume thefirstbaud rate of125kbps. It\nthen waits foramessage tobetransmitted byanother node onthebus. Ifthewrong baud rate has been\nselected, anerror message isgenerated bythelocal CAN controller because thesample times willnotbeatthe\ncorrect time. However, because thebus-transmit function ofthedevice has been disabled, noother nodes\nreceive theerror frame generated bythisnode\'s local CAN controller.\nThe application would then make useofthestatus register indications ofthelocal CAN controller formessage\nreceived anderror warning status todetermine ifthesetbaud rate iscorrect ornot.The warning status indicates\nthattheCAN controller error counters have been incremented. Amessage received status indicates thatagood\nmessage hasbeen received. Ifanerror isgenerated, theapplication would then settheCAN controller with the\nnext possibly valid baud rate, and wait toreceive another message. This pattern isrepeated until anerror free\nmessage hasbeen received, thus thecorrect baud rate hasbeen selected. Atthispoint theapplication would\nplace theSN65HVD235 inanormal transmitting mode bysetting pin5toalow-level, thus enabling bus-transmit\nandbus-receive functions tonormal operating states forthetransceiver.\nIftheABpinisnotused itmay betiedtoground (GND). However, itispulled lowinternally (defaults toalow-\nlevel input) andmay beleftopen ifnotinuse.\n10.3.3 Slope Control\nThe riseand fallslope oftheSN65HVD233, SN65HVD234, and SN65HVD235 driver output canbeadjusted by\nconnecting aresistor from theRs(pin8)toground (GND), ortoalow-level input voltage asshown inFigure 32.\nThe slope ofthedriver output signal isproportional tothepin\'s output current. This slope control isimplemented\nwith anexternal resistor value of10kΩtoachieve a~15V/μsslew rate, andupto100kΩtoachieve a~2.0 V/μs\nslew rate .Atypical slew rate verses pulldown resistance graph isshown inFigure 33.Typical driver output\nwaveforms with slope control aredisplayed inFigure 39.\nFigure 32.Slope Control/Standby Connection toaDSP\n0510152025\n0 4.7 6.8 10 15 22 33 47 68 100Slope (V/us)\nSlope Control Resistance - k Ω\n21SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 33.HVD233 Driver Output Signal Slope vsSlope Control Resistance Value\n10.3.4 Standby\nIfahigh-level input (>0.75 VCC)isapplied toRS(pin8),thecircuit enters alow-current, listen only standby mode\nduring which thedriver isswitched offandthereceiver remains active. Ifusing thismode tosave system power\nwhile waiting forbustraffic, thelocal controller canmonitor theRoutput pinforafalling edge which indicates that\nadominant signal was driven onto theCAN bus. The local controller canthen drive theRSpinlowtoreturn to\nslope control mode orhigh-speed mode.\n10.3.5 Thermal Shutdown\nIfthejunction temperature ofthedevice exceeds thethermal shut down threshold thedevice turns offtheCAN\ndriver circuits thus blocking theDpintobus transmission path. The shutdown condition iscleared when the\njunction temperature drops below thethermal shutdown temperature ofthedevice. The CAN buspins arehigh\nimpedance biased torecessive level during athermal shutdown, and thereceiver toRpinpath remains\noperational.\n10.4 Device Functional Modes\n10.4.1 Driver andReceiver\nTable 2.Driver (SN65HVD233 orSN65HVD235)\nINPUTS OUTPUTS\nD LBK/AB Rs CANH CANL BUS STATE\nX X >0.75 VCC Z Z Recessive\nL Loropen\n≤0.33 VCCH L Dominant\nHoropen X Z Z Recessive\nX H ≤0.33 VCC Z Z Recessive\n22SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedTable 3.Receiver (SN65HVD233)\nINPUTS OUTPUT\nBUS STATE VID=V(CANH) –V(CANL) LBK D R\nDominant VID≥0.9V Loropen X L\nRecessive VID≤0.5Voropen Loropen Horopen H\n? 0.5V<VID<0.9V Loropen Horopen ?\nX X\nHL L\nX X H H\n(1) H=high level; L=lowlevel; Z=high impedance; X=irrelevant; ?=indeterminateTable 4.Receiver (SN65HVD235)(1)\nINPUTS OUTPUT\nBUS STATE VID=V(CANH) –V(CANL) AB D R\nDominant VID≥0.9V Loropen X L\nRecessive VID≤0.5Voropen Loropen Horopen H\n? 0.5V<VID<0.9V Loropen Horopen ?\nDominant VID≥0.9V H X L\nRecessive VID≤0.5Voropen H H H\nRecessive VID≤0.5Voropen H L L\n? 0.5V<VID<0.9V H L L\nTable 5.Driver (SN65HVD234)\nINPUTS OUTPUTS\nD EN Rs CANH CANL BUS STATE\nL H ≤0.33 VCC H L Dominant\nH X ≤0.33 VCC Z Z Recessive\nOpen X X Z Z Recessive\nX X >0.75 VCC Z Z Recessive\nX Loropen X Z Z Recessive\n(1) H=high level; L=lowlevel; Z=high impedance; X=irrelevant; ?=indeterminateTable 6.Receiver (SN65HVD234)(1)\nINPUTS OUTPUT\nBUS STATE VID=V(CANH) –V(CANL) EN R\nDominant VID≥0.9V H L\nRecessive VID≤0.5Voropen H H\n? 0.5V<VID<0.9V H ?\nX X Loropen H\nRXDVCC/2CANH\nCANL\nRecessive\nLogic HDominant\nLogic LRecessive\nLogic HTime, tTypical Bus Voltage (V)CANLCANH\nVdiff(D)\nVdiff(R)1 2 3 4\n23SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated11Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n11.1 Application Information\nThe CAN bushastwostates during powered operation ofthedevice; dominant andrecessive .Adominant bus\nstate iswhen thebusisdriven differentially, corresponding toalogic lowontheDand Rpin.Arecessive bus\nstate iswhen thebusisbiased toVCC/2viathehigh-resistance internal resistors RINand RIDofthereceiver,\ncorresponding toalogic high ontheDandRpins. SeeFigure 34andFigure 35.\nFigure 34.Bus States (Physical BitRepresentation)\nFigure 35.Simplified Recessive Common Mode Bias andReceiver\nThese CAN transceivers aretypically used inapplications with ahost microprocessor orFPGA thatincludes the\nlinklayer portion oftheCAN protocol. The different nodes onthenetwork aretypically connected through theuse\nofa120-Ωcharacteristic impedance twisted-pair cable with termination onboth ends ofthebus.\nΩ120 Ω120CANH\nCANL\nTMS320LF243SN65HVD251\nD RRsVref\nCANTX CANRX\nSensor, Actuator, or Control\nEquipmentTMS320F2812SN65HVD233\nD R0.1µFVcc\nGNDRs\nLBK\nCANTX CANRX\nSensor, Actuator, or Control\nEquipmentTMS320LF2407ASN65HVD230\nD RRsVref\nCANTX CANRX\nSensor, Actuator, or Control\nEquipment3.3 V\n0.1µFVcc\nGND5 V\n0.1µFVcc\nGND3.3 VStub Lines -- 0.3 m maxBus Lines  -- 40 m max\nGPIO\n24SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated11.2 Typical Application\nFigure 36.Typical HVD233 Application\n11.2.1 Design Requirements\n11.2.1.1 Bus Loading, Length and Number ofNodes\nThe ISO 11898 Standard specifies uptoadata rate of1Mbps, maximum CAN bus cable length of40m,\nmaximum drop line(stub) length of0.3mand amaximum of30nodes. However, with careful network design,\nthe system may have longer cables, longer stub lengths, and many more nodes toabus. Many CAN\norganizations and standards have scaled theuse ofCAN forapplications outside theoriginal ISO 11898\nstandard. They have made system level trade-offs fordata rate, cable length, and parasitic loading ofthebus.\nExamples ofsome ofthese specifications areARINC825, CANopen, CAN Kingdom, DeviceNet andNMEA200.\nAhigh number ofnodes requires atransceiver with high input impedance and wide common mode range such\nastheSN65HVD23x CAN family. ISO 11898-2 specifies thedriver differential output with a60-Ωload (two 120-\nΩtermination resistors inparallel) and thedifferential output must begreater than 1.5V.The SN65HVD23x\ndevices arespecified tomeet the1.5-V requirement with a60-Ωload, andadditionally specified with adifferential\noutput voltage minimum of1.2Vacross acommon mode range of–2Vto7Vthrough a330-Ωcoupling\nnetwork. This network represents thebus loading of120 SN65HVD23x transceivers based ontheir minimum\ndifferential input resistance of40kΩ.Therefore, theSN65HVD23x supports upto120 transceivers onasingle\nbussegment with margin tothe1.2-V minimum differential input voltage requirement ateach node.\nForCAN network design, margin must begiven forsignal loss across thesystem andcabling, parasitic loadings,\nnetwork imbalances, ground offsets and signal integrity thus apractical maximum number ofnodes may be\nlower. Bus length may also beextended beyond theoriginal ISO 11898 standard of40mbycareful system\ndesign anddata rate tradeoffs. Forexample, CANopen network design guidelines allow thenetwork tobeupto1\nkmwith changes inthetermination resistance, cabling, less than 64nodes andsignificantly lowered data rate.\nThis flexibility inCAN network design isone ofthekey strengths ofthevarious extensions and additional\nstandards thathave been built ontheoriginal ISO 11898 CAN standard.\n11.2.1.2 CAN Termination\nThe ISO 11898 standard specifies theinterconnect tobeatwisted-pair cable (shielded orunshielded) with 120-Ω\ncharacteristic impedance (ZO).Resistors equal tothecharacteristic impedance oftheline should beused to\nterminate both ends ofthecable toprevent signal reflections. Unterminated drop lines (stubs) connecting nodes\ntothebus should bekept asshort aspossible tominimize signal reflections. The termination may beonthe\ncable orinanode, butifnodes may beremoved from thebusthetermination must becarefully placed sothatit\nisnotremoved from thebus.\nCAN\nTransceiver\nCANLCANH\nCSPLITCAN\nTransceiverRTERMStandard Termination Split Termination\nCANLCANH\nR /2TERM\nR /2TERM\nMCU or DSP\nCAN\nController\nCAN\nTransceiverNode 1\nMCU or DSP\nCAN\nController\nCAN\nTransceiverNode 2\nMCU or DSP\nCAN\nController\nCAN\nTransceiverNode 3\nMCU or DSP\nCAN\nController\nCAN\nTransceiverNode n\n(with termination)\nRTERM\nRTERM\n25SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedTypical Application (continued)\n11.2.2 Detailed Design Procedure\nFigure 37.Typical CAN Bus\nTermination istypically a120-Ωresistor ateach endofthebus. Iffiltering andstabilization ofthecommon mode\nvoltage ofthebusisdesired, then split termination may beused (see Figure 38).Split termination uses two60-Ω\nresistors with acapacitor inthe middle ofthese resistors toground. Split termination improves the\nelectromagnetic emissions behavior ofthenetwork byeliminating fluctuations inthebuscommon mode voltages\natthestart andendofmessage transmissions.\nCare should betaken inthepower ratings ofthetermination resistors used. Typically theworst case condition\nwould beifthesystem power supply was shorted across thetermination resistance toground. Inmost cases the\ncurrent flow through theresistor inthiscondition would bemuch higher than thetransceiver\'s current limit.\nFigure 38.CAN Bus Termination Concepts\n11.2.3 Application Curve\nFigure 39shows 3typical output waveforms fortheSN65HVD233 device with three different connections made\ntotheRSpin.The topwaveform show thetypical differential signal when transitioning from arecessive level toa\ndominant level ontheCAN buswith RStiedtoGND through a0-Ωresistor. The second waveform shows the\nsame signal forthecondition with a10-kΩresistor tied from RStoground. The bottom waveform shows the\ntypical differential signal forthecase where a100-kΩresistor istiedfrom theRSpintoground.\nRs = 10 kΩ\nRs = 100 kΩRs = 0Ω\n26SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedTypical Application (continued)\nFigure 39.Typical SN65HVD233 Output Waveforms With Different Slope Control Resistor Values\n11.3 System Example\n11.3.1 ISO11898 Compliance ofSN65HVD23x Family of3.3-V CAN Transceivers\n11.3.1.1 Introduction\nMany users value thelowpower consumption ofoperating their CAN transceivers from a3.3-V supply. However,\nsome areconcerned about theinteroperability with 5Vsupplied transceivers onthesame bus. This report\nanalyzes thissituation toaddress those concerns.\n11.3.1.2 Differential Signal\nCAN isadifferential bus where complementary signals aresent over two wires and thevoltage difference\nbetween thetwowires defines thelogical state ofthebus. The differential CAN receiver monitors thisvoltage\ndifference andoutputs thebusstate with asingle ended logic level output signal.\n75% SAMPLE□POINT\n500 mV□Threshold900 mV□ThresholdNOISE□MARGIN\nNOISE□MARGINRECEIVER□DETECTION□WINDOW\n27SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments IncorporatedSystem Example (continued)\nFigure 40.Typical SN65HVD230 Differential Output Voltage Waveform\nThe CAN driver creates thedifferential voltage between CANH and CANL inthedominant state. The dominant\ndifferential output oftheSN65HVD23x isgreater than 1.5Vandless than 3Vacross a60ohm load asdefined\nbytheISO 11898 standard. These arethesame limiting values for5Vsupplied CAN transceivers. The bus\ntermination resistors drive therecessive busstate andnottheCAN driver.\nACAN receiver isrequired tooutput arecessive state when less than 500mVofdifferential voltage exists onthe\nbus, and adominant state when more than 900 mVofdifferential voltage exists onthebus. The CAN receiver\nmust dothiswith common-mode input voltages from –2Vto7V.The SN65HVD23x family receivers meet these\nsame input specifications as5Vsupplied receivers.\n11.3.1.3 Common-Mode Signal\nAcommon-mode signal isanaverage voltage ofthetwosignal wires that thedifferential receiver rejects. The\ncommon-mode signal comes from theCAN driver, ground noise, and coupled busnoise. Since thebias voltage\noftherecessive state ofthedevice isdependent onVCC,anynoise present orvariation ofVCCwillhave aneffect\nonthisbias voltage seen bythebus. The SN65HVD23x family hastherecessive bias voltage sethigher than\n0.5*V CCtocomply with theISO 11898-2 CAN standard. The caveat tothisisthatthecommon mode voltage will\ndrop byacouple hundred millivolts when driving adominant bitonthebus. This means thatthere isacommon\nmode shift between thedominant bitand recessive bitstates ofthedevice. While thisisnotideal, thissmall\nvariation inthedriver common-mode output isrejected bydifferential receivers and does noteffect data, signal\nnoise margins orerror rates.\n11.3.1.4 Interoperability of3.3-V CAN in5-VCAN Systems\nThe 3.3-V supplied SN65HVD23x family ofCAN transceivers arefully compatible with 5-VCAN transceivers.\nThe differential output voltage isthesame, therecessive common mode output bias isthesame, and the\nreceivers have thesame input specifications. The only slight difference isinthedominant common mode output\nvoltage which isacouple hundred millivolts lower for3.3-V CAN transceiver than 5-Vsupplied transceiver.\nTohelp ensure thewidest interoperability possible, theSN65HVD23x family has successfully passed the\ninternationally recognized GIFT/ICT conformance and interoperability testing forCAN transceivers. Electrical\ninteroperability does notalways assure interchangeability however. Most implementers ofCAN buses recognize\nthat ISO 11898 does notsufficiently specify theelectrical layer and that strict standard compliance alone does\nnotensure fullinterchangeability. This comes only with thorough equipment testing.\n28SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated12Power Supply Recommendations\nToensure reliable operation atalldata rates andsupply voltages, each supply should bedecoupled with a100-\nnFceramic capacitor located asclose totheVCCsupply pins aspossible. The TPS76333 isalinear voltage\nregulator suitable forthe3.3Vsupply.\n13Layout\n13.1 Layout Guidelines\nInorder forthePCB design tobesuccessful, start with design oftheprotection and filtering circuitry. Because\nESD andEFT transients have awide frequency bandwidth from approximately 3MHz to3GHz, high frequency\nlayout techniques must beapplied during PCB design. Onchip IEC ESD protection isgood forlaboratory and\nportable equipment butisusually notsufficient forEFT andsurge transients occurring inindustrial environments.\nTherefore robust andreliable busnode design requires theuseofexternal transient protection devices atthebus\nconnectors. Placement attheconnector also prevents these harsh transient events from propagating further into\nthePCB andsystem.\nUse VCCandground planes toprovide lowinductance.\nNOTE\nHigh frequency current follows thepath ofleast inductance and notthepath ofleast\nresistance.\nDesign thebusprotection components inthedirection ofthesignal path. Donotforce thetransient current to\ndivert from thesignal path toreach theprotection device.\nAnexample placement oftheTransient Voltage Suppression (TVS) device indicated asD1(either bi-directional\ndiode orvaristor solution) andbusfilter capacitors C8andC9areshown inFigure 41.\nThe bus transient protection and filtering components should beplaced asclose tothebus connector,\nJ1,aspossible. This prevents transients, ESD andnoise from penetrating onto theboard anddisturbing\nother devices.\nBus termination: Figure 41shows split termination. This iswhere thetermination issplit into tworesistors, R5\nand R6,with thecenter orsplit tapofthetermination connected toground viacapacitor C7.Split termination\nprovides common mode filtering forthebus. When termination isplaced ontheboard instead ofdirectly onthe\nbus, care must betaken toensure theterminating node isnotremoved from thebusasthiswillcause signal\nintegrity issues ofthebusisnotproperly terminated onboth ends. See theapplication section forinformation on\npower ratings needed forthetermination resistor(s).\nBypass and bulk capacitors should beplaced asclose aspossible tothesupply pins oftransceiver, examples\nC2,C3(VCC).\nUse atleast twovias forVCCand ground connections ofbypass capacitors and protection devices tominimize\ntrace andviainductance.\nTolimit current ofdigital lines, serial resistors may beused. Examples areR1,R2,R3andR4.\nTofilter noise onthedigital IOlines, acapacitor may beused close totheinput side oftheIOasshown byC1\nandC4.\nSince theinternal pullup and pulldown biasing ofthedevice isweak forfloating pins, anexternal 1-kΩto10-kΩ\npullup orpulldown resistor should beused tobias thestate ofthepinmore strongly against noise during\ntransient events.\nPin1:Ifanopen drain host processor isused todrive theDpinofthedevice anexternal pull-up resistor\nbetween 1kΩand10kΩandVCCshould beused todrive therecessive input state ofthedevice.\nPin8:isshown assuming themode pin,RS,willbeused. Ifthedevice willonly beused innormal mode orslope\ncontrol mode, R3isnotneeded andthepads ofC4could beused forthepulldown resistor toGND.\n29SN65HVD233 ,SN65HVD234 ,SN65HVD235\nwww.ti.com SLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated13.2 Layout Example\nFigure 41.Layout Example Schematic\n30SN65HVD233 ,SN65HVD234 ,SN65HVD235\nSLLS557H –NOVEMBER 2002 –REVISED NOVEMBER 2018 www.ti.com\nProduct Folder Links: SN65HVD233 SN65HVD234 SN65HVD235Submit Documentation Feedback Copyright ©2002 –2018, Texas Instruments Incorporated14Device andDocumentation Support\n14.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 7.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nSN65HVD233 Click here Click here Click here Click here Click here\nSN65HVD234 Click here Click here Click here Click here Click here\nSN65HVD235 Click here Click here Click here Click here Click here\n14.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n14.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n14.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n14.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n14.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n15Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 29-Mar-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN65HVD233D NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP233\nSN65HVD233DG4 NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP233\nSN65HVD233DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP233Samples\nSN65HVD233DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP233Samples\nSN65HVD234D NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP234\nSN65HVD234DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP234Samples\nSN65HVD234DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP234Samples\nSN65HVD235D NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP235\nSN65HVD235DG4 NRND SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP235\nSN65HVD235DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP235Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 29-Mar-2023\n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN65HVD233, SN65HVD234, SN65HVD235 :\n•Automotive : SN65HVD233-Q1 , SN65HVD234-Q1 , SN65HVD235-Q1\n•Enhanced Product : SN65HVD233-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN65HVD233DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSN65HVD234DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSN65HVD235DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN65HVD233DR SOIC D 82500 340.5 336.1 25.0\nSN65HVD234DR SOIC D 82500 340.5 336.1 25.0\nSN65HVD235DR SOIC D 82500 340.5 336.1 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nSN65HVD233D D SOIC 8 75 507 8 3940 4.32\nSN65HVD233DG4 D SOIC 8 75 507 8 3940 4.32\nSN65HVD234D D SOIC 8 75 507 8 3940 4.32\nSN65HVD235D D SOIC 8 75 507 8 3940 4.32\nSN65HVD235DG4 D SOIC 8 75 507 8 3940 4.32PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN65HVD235DR

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.0V to 3.6V
  - Common Mode Voltage Range: -7V to 12V
  - Bus Pins Fault Protection: ±36V
  - ESD Protection: ±16kV (HBM)

- **Current Ratings:**
  - Low Current Standby Mode: 200 μA (typical)
  - Ultra Low Current Sleep Mode: 50 nA (typical)
  - Driver Output Current: ±50 mA

- **Power Consumption:**
  - Typical Power Dissipation: 36.4 mW at 3.3V
  - Supply Current in Sleep Mode: 0.05 to 2 μA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C

- **Package Type:**
  - SOIC (8-pin)

- **Special Features:**
  - Autobaud Loopback Mode
  - Adjustable Driver Transition Times
  - Thermal Shutdown Protection
  - Compatible with ISO 11898-2
  - GIFT/ICT Compliant

- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **SN65HVD235** is a CAN bus transceiver designed for high-speed communication in industrial and automotive applications. It operates with a single 3.3V supply and provides a robust interface between the CAN controller and the differential CAN bus. The device supports data rates up to 1 Mbps and features an autobaud loopback mode, allowing it to synchronize its baud rate with the CAN bus without disturbing ongoing communications.

#### Typical Applications:
- **Industrial Automation:** Used in control systems and sensor networks.
- **Motor and Robotic Control:** Facilitates communication between controllers and actuators.
- **Building and Climate Control (HVAC):** Integrates with systems for monitoring and control.
- **Backplane Communication:** Serves as a communication link in complex systems.
- **Compliance with CAN Standards:** Supports various CAN protocols such as CANopen, DeviceNet, and NMEA 2000.

The SN65HVD235 is particularly suited for applications requiring high reliability and fault tolerance, making it ideal for harsh environments where electrical noise and signal integrity are critical.