
*** Running vivado
    with args -log MainModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainModule.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MainModule.tcl -notrace
Command: synth_design -top MainModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14777 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1259.113 ; gain = 85.848 ; free physical = 55171 ; free virtual = 59078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MainModule' [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:22]
INFO: [Synth 8-6157] synthesizing module 'HalfAdder' [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/HalfAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HalfAdder' (1#1) [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/HalfAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'HexDisplayV2' [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:28]
	Parameter CLKBIT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Hex2BCD' [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:149]
INFO: [Synth 8-6155] done synthesizing module 'Hex2BCD' (2#1) [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:149]
INFO: [Synth 8-6157] synthesizing module 'EnableDigit' [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:133]
INFO: [Synth 8-6155] done synthesizing module 'EnableDigit' (3#1) [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:133]
INFO: [Synth 8-6157] synthesizing module 'DisplayDigit' [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:92]
INFO: [Synth 8-6155] done synthesizing module 'DisplayDigit' (4#1) [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:92]
INFO: [Synth 8-6155] done synthesizing module 'HexDisplayV2' (5#1) [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MainModule' (6#1) [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1304.723 ; gain = 131.457 ; free physical = 55183 ; free virtual = 59091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[15] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[14] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[13] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[12] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[11] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[10] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[9] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[8] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[7] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[6] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[5] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[4] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[3] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
WARNING: [Synth 8-3295] tying undriven pin myHexDisplay:value_in[2] to constant 0 [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/new/MainModule.v:53]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1304.723 ; gain = 131.457 ; free physical = 55183 ; free virtual = 59090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1304.723 ; gain = 131.457 ; free physical = 55183 ; free virtual = 59090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.043 ; gain = 0.000 ; free physical = 54954 ; free virtual = 58862
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 55029 ; free virtual = 58938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 55029 ; free virtual = 58938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 55031 ; free virtual = 58939
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "digit0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 55022 ; free virtual = 58931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HalfAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Hex2BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module EnableDigit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module DisplayDigit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module HexDisplayV2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element myHexDisplay/MyHex2BCD/busy_reg was removed.  [/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.srcs/sources_1/imports/half-adder/HexDisplayV2.v:177]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 55012 ; free virtual = 58922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54889 ; free virtual = 58799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54886 ; free virtual = 58796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54886 ; free virtual = 58796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54885 ; free virtual = 58796
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54885 ; free virtual = 58796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54885 ; free virtual = 58796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54885 ; free virtual = 58796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54885 ; free virtual = 58796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54885 ; free virtual = 58796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |     1|
|6     |LUT4   |    21|
|7     |LUT5   |    10|
|8     |LUT6   |     7|
|9     |FDRE   |    54|
|10    |IBUF   |    18|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   149|
|2     |  myHexDisplay |HexDisplayV2 |   103|
|3     |    MyHex2BCD  |Hex2BCD      |    76|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54885 ; free virtual = 58796
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.043 ; gain = 131.457 ; free physical = 54939 ; free virtual = 58849
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.043 ; gain = 485.777 ; free physical = 54939 ; free virtual = 58849
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 25 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1659.043 ; gain = 491.656 ; free physical = 54935 ; free virtual = 58845
INFO: [Common 17-1381] The checkpoint '/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/synth_1/MainModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainModule_utilization_synth.rpt -pb MainModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1683.055 ; gain = 0.000 ; free physical = 54935 ; free virtual = 58845
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 17:34:10 2019...
