{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1376099761175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1376099761176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 10:56:00 2013 " "Processing started: Sat Aug 10 10:56:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1376099761176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1376099761176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reversi_FPGA -c reversi_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off reversi_FPGA -c reversi_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1376099761176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1376099761691 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xorshift32.v(10) " "Verilog HDL information at xorshift32.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../xorshift32/xorshift32.v" "" { Text "C:/altera/13.0/projects/xorshift32/xorshift32.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1376099761786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/xorshift32/xorshift32.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/xorshift32/xorshift32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorshift32 " "Found entity 1: xorshift32" {  } { { "../xorshift32/xorshift32.v" "" { Text "C:/altera/13.0/projects/xorshift32/xorshift32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/rs232c_rx/rs232c_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/rs232c_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232c_tx " "Found entity 1: rs232c_tx" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/rs232c_rx/rs232c_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/rs232c_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232c_rx " "Found entity 1: rs232c_rx" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/rs232c_rx/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/reversi_judge.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/reversi_judge.v" { { "Info" "ISGN_ENTITY_NAME" "1 reversi_judge " "Found entity 1: reversi_judge" {  } { { "../reversi/reversi_judge.v" "" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/reversi.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/reversi.v" { { "Info" "ISGN_ENTITY_NAME" "1 reversi " "Found entity 1: reversi" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "print_rs232c.v(74) " "Verilog HDL information at print_rs232c.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1376099761812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/print_rs232c.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/print_rs232c.v" { { "Info" "ISGN_ENTITY_NAME" "1 print_rs232c " "Found entity 1: print_rs232c" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "judge.v(31) " "Verilog HDL information at judge.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1376099761818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/judge.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/judge.v" { { "Info" "ISGN_ENTITY_NAME" "1 judge " "Found entity 1: judge" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/input_rs232c.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/input_rs232c.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_rs232c " "Found entity 1: input_rs232c" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /altera/13.0/projects/reversi/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reversi_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file reversi_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 reversi_FPGA " "Found entity 1: reversi_FPGA" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_data.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_data " "Found entity 1: cnt_data" {  } { { "cnt_data.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/cnt_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_reversi.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_reversi.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_reversi " "Found entity 1: LCD_reversi" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099761847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099761847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "judge judge.v(10) " "Verilog HDL Parameter Declaration warning at judge.v(10): Parameter Declaration in module \"judge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761849 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "judge judge.v(11) " "Verilog HDL Parameter Declaration warning at judge.v(11): Parameter Declaration in module \"judge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761849 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "judge judge.v(12) " "Verilog HDL Parameter Declaration warning at judge.v(12): Parameter Declaration in module \"judge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761849 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(12) " "Verilog HDL Parameter Declaration warning at reversi.v(12): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(13) " "Verilog HDL Parameter Declaration warning at reversi.v(13): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(14) " "Verilog HDL Parameter Declaration warning at reversi.v(14): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(15) " "Verilog HDL Parameter Declaration warning at reversi.v(15): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(16) " "Verilog HDL Parameter Declaration warning at reversi.v(16): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(18) " "Verilog HDL Parameter Declaration warning at reversi.v(18): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(15) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(15): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(16) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(16): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(17) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(17): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(18) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(18): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(19) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(19): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(20) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(20): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(23) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(23): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(24) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(24): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(25) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(25): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(26) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(26): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(27) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(27): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(28) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(28): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(29) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(29): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(30) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(30): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(12) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(12): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761869 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(13) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(13): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761869 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(14) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(14): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761869 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(15) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(15): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761869 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(16) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(16): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761870 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(18) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(18): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761870 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(19) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(19): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1376099761870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reversi_FPGA " "Elaborating entity \"reversi_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1376099761962 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS reversi_FPGA.v(77) " "Output port \"UART_CTS\" at reversi_FPGA.v(77) has no driver" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1376099761965 "|reversi_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reversi reversi:U0 " "Elaborating entity \"reversi\" for hierarchy \"reversi:U0\"" {  } { { "reversi_FPGA.v" "U0" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099761968 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reversi.v(57) " "Verilog HDL Case Statement information at reversi.v(57): all case item expressions in this case statement are onehot" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1376099761975 "|reversi_FPGA|reversi:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 reversi.v(124) " "Verilog HDL assignment warning at reversi.v(124): truncated value with size 11 to match size of target (8)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762016 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762098 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762099 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762100 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762101 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762102 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762103 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762104 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762105 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762106 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762107 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762108 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762109 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762110 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762111 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762112 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762113 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762114 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762115 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762116 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762117 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762118 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762119 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762120 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762121 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762122 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762123 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762124 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762125 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762126 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762127 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762128 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762129 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762130 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762131 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762132 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762133 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762134 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762135 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762136 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762137 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762138 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762139 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762140 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762140 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762140 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762140 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762140 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762140 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762140 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762141 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762142 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762143 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762144 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762145 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762146 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762147 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762148 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762149 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762150 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762151 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762152 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762153 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762153 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762153 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762153 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762153 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762153 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762153 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762154 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762155 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762156 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1376099762157 "|reversi_FPGA|reversi:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_rs232c reversi:U0\|print_rs232c:U_PRINT " "Elaborating entity \"print_rs232c\" for hierarchy \"reversi:U0\|print_rs232c:U_PRINT\"" {  } { { "../reversi/reversi.v" "U_PRINT" { Text "C:/altera/13.0/projects/reversi/reversi.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 print_rs232c.v(176) " "Verilog HDL assignment warning at print_rs232c.v(176): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762355 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_tx reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT " "Elaborating entity \"rs232c_tx\" for hierarchy \"reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\"" {  } { { "../reversi/print_rs232c.v" "RT" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232c_tx.v(17) " "Verilog HDL assignment warning at rs232c_tx.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762359 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232c_tx.v(19) " "Verilog HDL assignment warning at rs232c_tx.v(19): truncated value with size 32 to match size of target (16)" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762359 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232c_tx.v(57) " "Verilog HDL assignment warning at rs232c_tx.v(57): truncated value with size 32 to match size of target (3)" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762359 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div " "Elaborating entity \"clk_div\" for hierarchy \"reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\"" {  } { { "../rs232c_rx/rs232c_tx.v" "div" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_div.v(17) " "Verilog HDL assignment warning at clk_div.v(17): truncated value with size 32 to match size of target (16)" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762363 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_rs232c reversi:U0\|input_rs232c:U_INPUT " "Elaborating entity \"input_rs232c\" for hierarchy \"reversi:U0\|input_rs232c:U_INPUT\"" {  } { { "../reversi/reversi.v" "U_INPUT" { Text "C:/altera/13.0/projects/reversi/reversi.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cLastFlag input_rs232c.v(21) " "Verilog HDL or VHDL warning at input_rs232c.v(21): object \"cLastFlag\" assigned a value but never read" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1376099762371 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_rx reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR " "Elaborating entity \"rs232c_rx\" for hierarchy \"reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\"" {  } { { "../reversi/input_rs232c.v" "RR" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232c_rx.v(14) " "Verilog HDL assignment warning at rs232c_rx.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762382 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232c_rx.v(39) " "Verilog HDL assignment warning at rs232c_rx.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762383 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232c_rx.v(43) " "Verilog HDL assignment warning at rs232c_rx.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762383 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232c_rx.v(53) " "Verilog HDL assignment warning at rs232c_rx.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762383 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reversi_judge reversi:U0\|reversi_judge:U_JUDGE " "Elaborating entity \"reversi_judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\"" {  } { { "../reversi/reversi.v" "U_JUDGE" { Text "C:/altera/13.0/projects/reversi/reversi.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762408 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762408 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762408 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762409 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762409 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762409 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762409 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762415 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762415 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762415 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762415 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762415 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762415 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762415 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762427 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762427 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762427 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762427 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762427 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762428 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762428 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762434 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762434 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762434 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762435 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762435 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762435 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762435 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762442 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762442 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762442 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762442 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762442 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762442 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762443 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762449 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762449 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762450 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762450 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762450 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762450 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762450 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762456 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762456 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762456 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762457 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762457 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762457 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762457 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762463 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762464 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762464 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762464 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762464 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762464 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762464 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762470 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762470 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762470 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762470 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762470 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762470 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762470 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762483 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762484 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762484 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762484 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762484 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762484 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762484 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762490 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762490 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762490 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762491 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762491 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762491 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762491 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762497 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762497 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762497 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762497 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762497 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762497 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762498 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762504 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762504 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762504 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762504 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762504 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762504 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762504 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762510 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762510 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762510 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762510 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762510 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762511 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762511 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762511 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762511 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762517 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762517 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762517 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762517 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762517 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762517 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762517 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762524 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762524 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762524 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762524 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762524 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762524 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762524 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762531 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762531 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762532 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762532 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762532 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762532 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762532 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762540 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762540 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762540 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762540 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762541 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762541 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762541 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762548 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762548 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762548 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762548 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762548 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762548 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762548 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762555 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762555 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762555 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762555 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762555 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762555 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762555 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762562 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762563 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762569 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762570 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762576 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762576 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762576 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762576 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762576 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762576 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762576 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762599 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762599 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762599 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762600 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762600 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762600 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762600 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762608 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762608 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762608 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762608 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762608 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762609 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762609 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762617 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762617 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762617 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762617 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762618 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762618 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762618 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762618 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762618 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762626 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762626 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762626 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762627 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762627 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762627 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762627 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762627 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762627 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762634 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762635 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762643 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762643 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762643 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762643 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762643 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762643 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762643 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762651 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762651 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762651 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762651 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762651 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762652 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762652 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762669 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762669 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762669 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762669 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762669 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762669 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762669 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762678 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762678 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762678 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762678 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762678 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762678 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762678 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762679 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762679 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762687 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762687 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762687 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762687 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762687 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762687 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762687 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762688 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762688 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762696 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762696 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762697 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762697 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762697 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762697 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762697 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762697 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762697 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762704 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762711 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762711 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762711 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762711 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762712 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762712 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762712 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762719 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762719 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762719 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762719 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762719 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762719 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762719 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762738 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762739 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762747 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762747 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762747 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762747 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762747 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762747 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762748 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762748 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762748 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762756 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762756 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762756 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762756 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762756 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762757 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762757 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762757 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762757 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762765 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762765 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762765 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762765 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762765 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762765 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762766 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762766 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762766 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762774 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762774 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762774 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762774 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762774 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762774 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762775 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762775 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762775 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762783 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762783 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762783 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762783 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762783 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762783 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762783 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762793 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762793 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762793 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762793 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762800 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762800 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762800 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762800 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762800 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762801 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762801 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762801 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762801 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762808 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762808 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762808 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762809 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762809 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762809 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762809 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762809 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762809 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762816 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762816 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762816 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762817 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762817 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762817 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762817 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762817 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762817 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762825 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762835 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762835 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762835 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762835 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762835 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762836 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762836 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762836 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762836 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762844 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762844 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762844 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762844 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762844 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762851 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762851 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762851 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762851 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762851 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762851 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762851 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762858 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762858 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762858 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762859 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762859 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762859 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762859 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762859 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762859 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762866 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762866 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762866 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762866 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762866 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762867 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762867 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762867 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762867 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762875 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762875 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762884 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762884 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762884 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762885 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762885 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762885 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762885 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762885 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762885 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762892 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762892 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762893 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762893 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762893 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762893 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762893 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762893 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762893 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762902 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762909 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1376099762910 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorshift32 reversi:U0\|xorshift32:U_XORSHIFT " "Elaborating entity \"xorshift32\" for hierarchy \"reversi:U0\|xorshift32:U_XORSHIFT\"" {  } { { "../reversi/reversi.v" "U_XORSHIFT" { Text "C:/altera/13.0/projects/reversi/reversi.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_data cnt_data:U1 " "Elaborating entity \"cnt_data\" for hierarchy \"cnt_data:U1\"" {  } { { "reversi_FPGA.v" "U1" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:U2 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:U2\"" {  } { { "reversi_FPGA.v" "U2" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_reversi LCD_reversi:U10 " "Elaborating entity \"LCD_reversi\" for hierarchy \"LCD_reversi:U10\"" {  } { { "reversi_FPGA.v" "U10" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_reversi.v(57) " "Verilog HDL assignment warning at LCD_reversi.v(57): truncated value with size 32 to match size of target (18)" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762944 "|reversi_FPGA|LCD_reversi:U10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_reversi.v(65) " "Verilog HDL assignment warning at LCD_reversi.v(65): truncated value with size 32 to match size of target (6)" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762944 "|reversi_FPGA|LCD_reversi:U10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_reversi.v(70) " "Verilog HDL assignment warning at LCD_reversi.v(70): truncated value with size 32 to match size of target (6)" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762944 "|reversi_FPGA|LCD_reversi:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_reversi:U10\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_reversi:U10\|LCD_Controller:u0\"" {  } { { "LCD_reversi.v" "u0" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099762946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(65) " "Verilog HDL assignment warning at LCD_Controller.v(65): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_Controller.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1376099762947 "|reversi_FPGA|LCD_reversi:U10|LCD_Controller:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "reversi_FPGA.v" "Mod2" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099784846 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "reversi_FPGA.v" "Div2" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099784846 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "reversi_FPGA.v" "Mod1" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099784846 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "reversi_FPGA.v" "Div1" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099784846 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "reversi_FPGA.v" "Mod0" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099784846 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "reversi_FPGA.v" "Div0" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099784846 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1376099784846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099784926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099784927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099784927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099784927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099784927 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1376099784927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099785006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099785006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099785024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099785024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099785047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099785047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099785128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099785128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099785207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099785207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099785220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785220 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1376099785220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1376099785303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1376099785303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099785321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785321 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1376099785321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099785338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1376099785339 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1376099785339 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1376099786522 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1376099786601 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1376099786601 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 118 -1 0 } } { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 6 -1 0 } } { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 20 -1 0 } } { "../xorshift32/xorshift32.v" "" { Text "C:/altera/13.0/projects/xorshift32/xorshift32.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1376099786834 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1376099786834 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099794763 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1376099794763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1376099794764 "|reversi_FPGA|UART_CTS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1376099794764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1376099795645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1376099809727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.map.smsg " "Generated suppressed messages file C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1376099810069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1376099810464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099810464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099810927 "|reversi_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099810927 "|reversi_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099810927 "|reversi_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099810927 "|reversi_FPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099810927 "|reversi_FPGA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1376099810927 "|reversi_FPGA|UART_RTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1376099810927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4349 " "Implemented 4349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1376099810928 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1376099810928 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1376099810928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4269 " "Implemented 4269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1376099810928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1376099810928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 596 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 596 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1376099811026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 10:56:51 2013 " "Processing ended: Sat Aug 10 10:56:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1376099811026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1376099811026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1376099811026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1376099811026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1376099812637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1376099812639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 10:56:52 2013 " "Processing started: Sat Aug 10 10:56:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1376099812639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1376099812639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reversi_FPGA -c reversi_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reversi_FPGA -c reversi_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1376099812639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1376099812772 ""}
{ "Info" "0" "" "Project  = reversi_FPGA" {  } {  } 0 0 "Project  = reversi_FPGA" 0 0 "Fitter" 0 0 1376099812773 ""}
{ "Info" "0" "" "Revision = reversi_FPGA" {  } {  } 0 0 "Revision = reversi_FPGA" 0 0 "Fitter" 0 0 1376099812773 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1376099812944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reversi_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"reversi_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1376099813003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1376099813114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1376099813114 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1376099813416 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1376099813442 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1376099814187 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1376099814187 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6543 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1376099814203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6545 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1376099814203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6547 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1376099814203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6549 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1376099814203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6551 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1376099814203 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1376099814203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1376099814207 ""}
{ "Info" "ISTA_SDC_FOUND" "reversi_FPGA.sdc " "Reading SDC File: 'reversi_FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1376099819018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1376099819032 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1376099819046 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1376099819047 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1376099819047 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1376099819072 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1376099819074 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1376099819074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1376099819074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1376099819074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1376099819074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1376099819074 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1376099819074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1376099819568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Destination node reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1462 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1376099819568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Destination node reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1376099819568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " "Destination node reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1376099819568 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1376099819568 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 51 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6536 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1376099819568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out  " "Automatically promoted node reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1376099819569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|Selector0~2 " "Destination node reversi:U0\|input_rs232c:U_INPUT\|Selector0~2" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 45 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 5542 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1376099819569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|dRd~0 " "Destination node reversi:U0\|input_rs232c:U_INPUT\|dRd~0" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 21 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|dRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 5960 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1376099819569 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1376099819569 ""}  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1376099819569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out  " "Automatically promoted node reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1376099819570 ""}  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1462 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1376099819570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out  " "Automatically promoted node reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1376099819570 ""}  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1376099819570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1376099820907 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1376099820912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1376099820912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1376099820918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1376099820924 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1376099820929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1376099820929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1376099820934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1376099821141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1376099821147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1376099821147 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1376099821310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1376099831245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1376099835193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1376099835244 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1376099840197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1376099840197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1376099841844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1376099851573 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1376099851573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1376099853538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1376099853543 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1376099853543 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1376099853543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.18 " "Total time spent on timing analysis during the Fitter is 3.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1376099853729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1376099853833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1376099855643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1376099855739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1376099857529 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1376099858933 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 52 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 53 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 78 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 51 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 79 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1376099861944 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1376099861944 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1376099861947 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1376099861947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.fit.smsg " "Generated suppressed messages file C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1376099862548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1376099864079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 10:57:44 2013 " "Processing ended: Sat Aug 10 10:57:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1376099864079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1376099864079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1376099864079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1376099864079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1376099865400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1376099865401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 10:57:45 2013 " "Processing started: Sat Aug 10 10:57:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1376099865401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1376099865401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reversi_FPGA -c reversi_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reversi_FPGA -c reversi_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1376099865401 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1376099871472 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1376099871646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1376099873887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 10:57:53 2013 " "Processing ended: Sat Aug 10 10:57:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1376099873887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1376099873887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1376099873887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1376099873887 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1376099874540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1376099875399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1376099875400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 10:57:54 2013 " "Processing started: Sat Aug 10 10:57:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1376099875400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1376099875400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reversi_FPGA -c reversi_FPGA " "Command: quartus_sta reversi_FPGA -c reversi_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1376099875400 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1376099875534 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1376099875890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1376099876007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1376099876007 ""}
{ "Info" "ISTA_SDC_FOUND" "reversi_FPGA.sdc " "Reading SDC File: 'reversi_FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1376099877054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1376099877068 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099877084 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099877085 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099877085 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1376099877626 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1376099877628 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1376099877646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.626 " "Worst-case setup slack is 2.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099877967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099877967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.626         0.000 CLOCK_50  " "    2.626         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099877967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099877967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305         0.000 CLOCK_50  " "    0.305         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099878033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1376099878037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1376099878040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.680 " "Worst-case minimum pulse width slack is 9.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680         0.000 CLOCK_50  " "    9.680         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099878043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099878043 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1376099878378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1376099878448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1376099880436 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099880812 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099880813 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099880813 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1376099880818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.167 " "Worst-case setup slack is 4.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.167         0.000 CLOCK_50  " "    4.167         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099881008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 CLOCK_50  " "    0.245         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099881069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1376099881075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1376099881080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.651 " "Worst-case minimum pulse width slack is 9.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.651         0.000 CLOCK_50  " "    9.651         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099881085 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1376099881379 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099881856 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099881856 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1376099881856 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.331 " "Worst-case setup slack is 11.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.331         0.000 CLOCK_50  " "   11.331         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099881922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081         0.000 CLOCK_50  " "    0.081         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099881993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099881993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1376099881999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1376099882005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099882011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099882011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265         0.000 CLOCK_50  " "    9.265         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099882011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099882011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1376099882011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1376099882011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1376099882969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1376099882977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1376099883193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 10:58:03 2013 " "Processing ended: Sat Aug 10 10:58:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1376099883193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1376099883193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1376099883193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1376099883193 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 614 s " "Quartus II Full Compilation was successful. 0 errors, 614 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1376099883963 ""}
