TimeQuest Timing Analyzer report for DE2_CCD
Fri Apr 28 22:01:26 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 13. Slow 1200mV 85C Model Setup: 'GPIO[10]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'
 16. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 21. Slow 1200mV 85C Model Hold: 'GPIO[10]'
 22. Slow 1200mV 85C Model Recovery: 'GPIO[10]'
 23. Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 24. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'
 26. Slow 1200mV 85C Model Removal: 'GPIO[10]'
 27. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 36. Slow 1200mV 0C Model Setup: 'GPIO[10]'
 37. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 38. Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 39. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 42. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 44. Slow 1200mV 0C Model Hold: 'GPIO[10]'
 45. Slow 1200mV 0C Model Recovery: 'GPIO[10]'
 46. Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 47. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 48. Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
 49. Slow 1200mV 0C Model Removal: 'GPIO[10]'
 50. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 58. Fast 1200mV 0C Model Setup: 'GPIO[10]'
 59. Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 60. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 61. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 62. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 64. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'GPIO[10]'
 66. Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 67. Fast 1200mV 0C Model Recovery: 'GPIO[10]'
 68. Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 69. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 70. Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
 71. Fast 1200mV 0C Model Removal: 'GPIO[10]'
 72. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_CCD                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.4%      ;
;     Processor 3            ;   5.4%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; CCD_MCLK~_Duplicate_2                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CCD_MCLK~_Duplicate_2 }                     ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; GPIO[10]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { GPIO[10] }                                  ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { I2C_CCD_Config:u7|mI2C_CTRL_CLK }           ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 116.97 MHz ; 116.97 MHz      ; CLOCK_50                                  ;      ;
; 117.67 MHz ; 117.67 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;      ;
; 140.15 MHz ; 140.15 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;      ;
; 155.47 MHz ; 155.47 MHz      ; CCD_MCLK~_Duplicate_2                     ;      ;
; 176.37 MHz ; 176.37 MHz      ; GPIO[10]                                  ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -6.135 ; -114.736      ;
; GPIO[10]                                  ; -6.079 ; -496.214      ;
; CLOCK_50                                  ; -5.586 ; -180.870      ;
; CCD_MCLK~_Duplicate_2                     ; -5.432 ; -1315.103     ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -0.278 ; -2.674        ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.805 ; -5.834        ;
; CCD_MCLK~_Duplicate_2                     ; -0.769 ; -1.424        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.288  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.403  ; 0.000         ;
; GPIO[10]                                  ; 0.417  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -2.390 ; -374.878      ;
; CCD_MCLK~_Duplicate_2                     ; -0.712 ; -70.651       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.082  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CCD_MCLK~_Duplicate_2                     ; 0.326 ; 0.000         ;
; GPIO[10]                                  ; 0.990 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.530 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -393.753      ;
; CCD_MCLK~_Duplicate_2                     ; -2.693 ; -1263.224     ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -62.965       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.707  ; 0.000         ;
; CLOCK_50                                  ; 9.658  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -6.135 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.122     ; 6.896      ;
; -6.035 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.122     ; 6.796      ;
; -5.926 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.686      ;
; -5.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.660      ;
; -5.761 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.521      ;
; -5.713 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.122     ; 6.474      ;
; -5.688 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.448      ;
; -5.603 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.363      ;
; -5.538 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.298      ;
; -5.526 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.286      ;
; -5.500 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.260      ;
; -5.499 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.122     ; 6.260      ;
; -5.449 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.209      ;
; -5.310 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.070      ;
; -5.284 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 6.044      ;
; -5.209 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.122     ; 5.970      ;
; -5.159 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 5.919      ;
; -5.090 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.123     ; 5.850      ;
; -4.658 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.122     ; 5.419      ;
; -4.292 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.122     ; 5.053      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -3.007 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.927      ;
; -2.966 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.885      ;
; -2.892 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.821      ;
; -2.866 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.785      ;
; -2.757 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.675      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.659      ;
; -2.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.649      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.634      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.587      ;
; -2.626 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.555      ;
; -2.592 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.510      ;
; -2.544 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.463      ;
; -2.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.463      ;
; -2.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.441      ;
; -2.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.441      ;
; -2.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.441      ;
; -2.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.441      ;
; -2.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.441      ;
; -2.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.441      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.079 ; Detection:d1|red[1]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 7.159      ;
; -6.018 ; Detection:d1|red[9]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.054      ; 7.100      ;
; -6.006 ; Detection:d1|red[5]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 7.086      ;
; -5.999 ; Detection:d1|green[5]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 7.064      ;
; -5.992 ; Detection:d1|red[0]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 7.072      ;
; -5.943 ; Detection:d1|red[7]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 7.023      ;
; -5.934 ; Detection:d1|green[1]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.999      ;
; -5.930 ; Detection:d1|red[3]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 7.010      ;
; -5.896 ; Detection:d1|green[2]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.961      ;
; -5.878 ; Detection:d1|blue[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.940      ;
; -5.870 ; Detection:d1|green[0]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.935      ;
; -5.860 ; Detection:d1|green[3]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.925      ;
; -5.855 ; Detection:d1|red[2]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 6.935      ;
; -5.833 ; Detection:d1|green[4]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.898      ;
; -5.831 ; Detection:d1|green[8]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.896      ;
; -5.827 ; Detection:d1|red[4]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 6.907      ;
; -5.797 ; Detection:d1|blue[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.859      ;
; -5.737 ; Detection:d1|red[1]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.827      ;
; -5.725 ; Detection:d1|green[7]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.790      ;
; -5.673 ; Detection:d1|red[9]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.064      ; 6.765      ;
; -5.662 ; Detection:d1|red[5]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.752      ;
; -5.654 ; Detection:d1|green[5]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.729      ;
; -5.650 ; Detection:d1|red[0]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.740      ;
; -5.598 ; Detection:d1|red[7]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.688      ;
; -5.592 ; Detection:d1|green[1]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.667      ;
; -5.588 ; Detection:d1|red[3]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.678      ;
; -5.578 ; Detection:d1|blue[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.640      ;
; -5.577 ; Detection:d1|red[6]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.052      ; 6.657      ;
; -5.554 ; Detection:d1|green[2]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.629      ;
; -5.535 ; Detection:d1|blue[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.597      ;
; -5.528 ; Detection:d1|green[0]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.603      ;
; -5.524 ; Detection:d1|blue[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 6.596      ;
; -5.518 ; Detection:d1|green[9]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.583      ;
; -5.518 ; Detection:d1|green[3]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.593      ;
; -5.513 ; Detection:d1|red[2]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.603      ;
; -5.488 ; Detection:d1|green[4]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.563      ;
; -5.486 ; Detection:d1|green[8]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.561      ;
; -5.485 ; Detection:d1|red[4]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.575      ;
; -5.482 ; Detection:d1|blue[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.544      ;
; -5.474 ; Detection:d1|blue[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.536      ;
; -5.460 ; Detection:d1|red[8]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.054      ; 6.542      ;
; -5.443 ; Detection:d1|blue[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 6.515      ;
; -5.392 ; Detection:d1|blue[9]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.454      ;
; -5.384 ; Detection:d1|green[6]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.037      ; 6.449      ;
; -5.381 ; Detection:d1|blue[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.032      ; 6.441      ;
; -5.380 ; Detection:d1|green[7]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.455      ;
; -5.249 ; Detection:d1|blue[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.311      ;
; -5.235 ; Detection:d1|red[6]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.062      ; 6.325      ;
; -5.220 ; Detection:d1|blue[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 6.292      ;
; -5.177 ; Detection:d1|blue[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 6.249      ;
; -5.173 ; Detection:d1|green[9]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.248      ;
; -5.159 ; Detection:d1|blue[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 6.221      ;
; -5.128 ; Detection:d1|blue[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 6.200      ;
; -5.120 ; Detection:d1|blue[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 6.192      ;
; -5.115 ; Detection:d1|red[8]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.064      ; 6.207      ;
; -5.042 ; Detection:d1|green[6]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 6.117      ;
; -5.038 ; Detection:d1|blue[9]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 6.110      ;
; -5.027 ; Detection:d1|blue[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.042      ; 6.097      ;
; -4.891 ; Detection:d1|blue[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 5.963      ;
; -4.801 ; Detection:d1|blue[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.044      ; 5.873      ;
; -4.670 ; RAW2RGB:u4|mCCD_G[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.782      ;
; -4.633 ; RAW2RGB:u4|mCCD_G[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.745      ;
; -4.592 ; RAW2RGB:u4|mCCD_R[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.070      ; 5.720      ;
; -4.592 ; RAW2RGB:u4|mCCD_G[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.704      ;
; -4.530 ; RAW2RGB:u4|mCCD_G[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.642      ;
; -4.436 ; RAW2RGB:u4|mCCD_G[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.548      ;
; -4.398 ; RAW2RGB:u4|mCCD_G[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.510      ;
; -4.334 ; RAW2RGB:u4|mCCD_G[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.446      ;
; -4.328 ; RAW2RGB:u4|mCCD_B[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.024      ; 5.410      ;
; -4.328 ; RAW2RGB:u4|mCCD_G[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.450      ;
; -4.296 ; RAW2RGB:u4|mCCD_B[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.017      ; 5.371      ;
; -4.291 ; RAW2RGB:u4|mCCD_G[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.413      ;
; -4.250 ; RAW2RGB:u4|mCCD_R[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.080      ; 5.388      ;
; -4.250 ; RAW2RGB:u4|mCCD_G[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.372      ;
; -4.248 ; RAW2RGB:u4|mCCD_G[9]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.360      ;
; -4.215 ; RAW2RGB:u4|mCCD_B[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.017      ; 5.290      ;
; -4.198 ; RAW2RGB:u4|mCCD_R[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.051      ; 5.307      ;
; -4.194 ; CCD_Capture:u3|Y_Cont[0]                                                                                    ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.307     ; 4.905      ;
; -4.188 ; RAW2RGB:u4|mCCD_G[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.310      ;
; -4.119 ; RAW2RGB:u4|mCCD_B[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.065      ; 5.242      ;
; -4.100 ; RAW2RGB:u4|mCCD_R[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.070      ; 5.228      ;
; -4.097 ; RAW2RGB:u4|mCCD_R[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.070      ; 5.225      ;
; -4.094 ; RAW2RGB:u4|mCCD_G[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.216      ;
; -4.069 ; CCD_Capture:u3|Y_Cont[0]                                                                                    ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.307     ; 4.780      ;
; -4.056 ; RAW2RGB:u4|mCCD_G[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.178      ;
; -4.054 ; CCD_Capture:u3|Y_Cont[0]                                                                                    ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.307     ; 4.765      ;
; -4.036 ; RAW2RGB:u4|mCCD_B[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.017      ; 5.111      ;
; -4.029 ; RAW2RGB:u4|mCCD_R[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.051      ; 5.138      ;
; -3.989 ; RAW2RGB:u4|mCCD_G[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.111      ;
; -3.988 ; RAW2RGB:u4|mCCD_G[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.054      ; 5.100      ;
; -3.974 ; RAW2RGB:u4|mCCD_B[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.034      ; 5.066      ;
; -3.958 ; RAW2RGB:u4|mCCD_R[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.051      ; 5.067      ;
; -3.951 ; RAW2RGB:u4|mCCD_R[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.051      ; 5.060      ;
; -3.947 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.183     ; 4.822      ;
; -3.947 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.183     ; 4.822      ;
; -3.945 ; RAW2RGB:u4|mCCD_B[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.070      ; 5.073      ;
; -3.945 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.177     ; 4.826      ;
; -3.938 ; RAW2RGB:u4|mCCD_B[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 5.023      ;
; -3.906 ; RAW2RGB:u4|mCCD_G[9]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.064      ; 5.028      ;
; -3.897 ; RAW2RGB:u4|mCCD_B[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.024      ; 4.979      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                        ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -5.586 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 6.150      ;
; -5.576 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 6.144      ;
; -5.576 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 6.144      ;
; -5.392 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.967      ;
; -5.392 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.967      ;
; -5.390 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.954      ;
; -5.380 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.948      ;
; -5.380 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.948      ;
; -5.375 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.939      ;
; -5.365 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.933      ;
; -5.365 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.933      ;
; -5.359 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.933      ;
; -5.359 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.933      ;
; -5.352 ; RAW2RGB:u4|mCCD_R[1]      ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.055     ; 6.170      ;
; -5.338 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.902      ;
; -5.334 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.266     ; 5.941      ;
; -5.328 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.896      ;
; -5.328 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.896      ;
; -5.324 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.935      ;
; -5.324 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.935      ;
; -5.277 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.841      ;
; -5.267 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.831      ;
; -5.267 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.835      ;
; -5.267 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.835      ;
; -5.262 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.826      ;
; -5.257 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.825      ;
; -5.257 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.825      ;
; -5.252 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.820      ;
; -5.252 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.820      ;
; -5.249 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.266     ; 5.856      ;
; -5.245 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.266     ; 5.852      ;
; -5.239 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.850      ;
; -5.239 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.850      ;
; -5.235 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.846      ;
; -5.235 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.846      ;
; -5.232 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.796      ;
; -5.225 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.295     ; 5.803      ;
; -5.225 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.295     ; 5.803      ;
; -5.222 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.790      ;
; -5.222 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.790      ;
; -5.196 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.771      ;
; -5.196 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.771      ;
; -5.181 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.756      ;
; -5.181 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.756      ;
; -5.170 ; RAW2RGB:u4|mCCD_R[8]      ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.070     ; 5.973      ;
; -5.163 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.737      ;
; -5.163 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.737      ;
; -5.148 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.722      ;
; -5.148 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.722      ;
; -5.144 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.719      ;
; -5.144 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.719      ;
; -5.140 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.255     ; 5.758      ;
; -5.140 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.255     ; 5.758      ;
; -5.134 ; RAW2RGB:u4|mCCD_R[0]      ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.956      ;
; -5.113 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.677      ;
; -5.111 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.685      ;
; -5.111 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.685      ;
; -5.107 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.256     ; 5.724      ;
; -5.107 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.256     ; 5.724      ;
; -5.103 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.671      ;
; -5.103 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.671      ;
; -5.094 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.266     ; 5.701      ;
; -5.084 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.695      ;
; -5.084 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.695      ;
; -5.083 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.658      ;
; -5.083 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.658      ;
; -5.073 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.648      ;
; -5.073 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.648      ;
; -5.068 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.643      ;
; -5.068 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.643      ;
; -5.055 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.255     ; 5.673      ;
; -5.055 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.255     ; 5.673      ;
; -5.054 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.266     ; 5.661      ;
; -5.052 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.266     ; 5.659      ;
; -5.051 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.255     ; 5.669      ;
; -5.051 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.255     ; 5.669      ;
; -5.050 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.624      ;
; -5.050 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.624      ;
; -5.044 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.655      ;
; -5.044 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.655      ;
; -5.042 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.266     ; 5.649      ;
; -5.042 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.653      ;
; -5.042 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.653      ;
; -5.040 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.614      ;
; -5.040 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.614      ;
; -5.038 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.613      ;
; -5.038 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.298     ; 5.613      ;
; -5.035 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.609      ;
; -5.035 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.299     ; 5.609      ;
; -5.032 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.643      ;
; -5.032 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.262     ; 5.643      ;
; -5.029 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.295     ; 5.607      ;
; -5.029 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.295     ; 5.607      ;
; -5.028 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.592      ;
; -5.024 ; CCD_Capture:u3|X_Cont[7]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.309     ; 5.588      ;
; -5.022 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.256     ; 5.639      ;
; -5.022 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.256     ; 5.639      ;
; -5.018 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.586      ;
; -5.018 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.305     ; 5.586      ;
; -5.018 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.256     ; 5.635      ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -5.432 ; VGA_Controller:u1|V_Cont[4]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 6.184      ;
; -5.425 ; VGA_Controller:u1|H_Cont[9]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 6.175      ;
; -5.389 ; VGA_Controller:u1|V_Cont[7]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 6.141      ;
; -5.388 ; VGA_Controller:u1|V_Cont[6]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 6.140      ;
; -5.301 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 6.051      ;
; -5.293 ; VGA_Controller:u1|V_Cont[2]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 6.045      ;
; -5.268 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 6.018      ;
; -5.245 ; VGA_Controller:u1|H_Cont[0]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 5.995      ;
; -5.182 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 5.932      ;
; -5.115 ; VGA_Controller:u1|H_Cont[8]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 5.865      ;
; -5.112 ; VGA_Controller:u1|V_Cont[3]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 5.864      ;
; -5.083 ; VGA_Controller:u1|V_Cont[5]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 5.835      ;
; -5.069 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.236      ; 6.343      ;
; -4.988 ; VGA_Controller:u1|V_Cont[1]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 5.740      ;
; -4.982 ; VGA_Controller:u1|H_Cont[1]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 5.732      ;
; -4.964 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.236      ; 6.238      ;
; -4.957 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 5.707      ;
; -4.947 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.236      ; 6.221      ;
; -4.941 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a62                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.400     ; 5.539      ;
; -4.941 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a62                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.400     ; 5.539      ;
; -4.854 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 5.604      ;
; -4.846 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.243      ; 6.127      ;
; -4.844 ; VGA_Controller:u1|V_Cont[8]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.131     ; 5.596      ;
; -4.842 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.236      ; 6.116      ;
; -4.836 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 5.752      ;
; -4.814 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.234      ; 6.086      ;
; -4.794 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.236      ; 6.068      ;
; -4.788 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.416     ; 5.370      ;
; -4.788 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.416     ; 5.370      ;
; -4.769 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.405      ;
; -4.768 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.243      ; 6.049      ;
; -4.765 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.224      ; 6.027      ;
; -4.758 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.394      ;
; -4.751 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.133     ; 5.501      ;
; -4.746 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.234      ; 6.018      ;
; -4.744 ; VGA_Controller:u1|V_Cont[4]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 5.662      ;
; -4.741 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.243      ; 6.022      ;
; -4.709 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.234      ; 5.981      ;
; -4.704 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.340      ;
; -4.701 ; VGA_Controller:u1|V_Cont[7]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 5.619      ;
; -4.700 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.261      ; 5.999      ;
; -4.692 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a69                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.413     ; 5.277      ;
; -4.692 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a69                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.413     ; 5.277      ;
; -4.684 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.320      ;
; -4.676 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a54                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.387     ; 5.287      ;
; -4.676 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a54                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.387     ; 5.287      ;
; -4.675 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.311      ;
; -4.674 ; VGA_Controller:u1|V_Cont[6]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 5.592      ;
; -4.666 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.302      ;
; -4.665 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.301      ;
; -4.664 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.264      ; 5.966      ;
; -4.660 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.224      ; 5.922      ;
; -4.659 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.243      ; 5.940      ;
; -4.657 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.264      ; 5.959      ;
; -4.655 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.224      ; 5.917      ;
; -4.641 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.234      ; 5.913      ;
; -4.628 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a10                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.406     ; 5.220      ;
; -4.628 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a10                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.406     ; 5.220      ;
; -4.622 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.261      ; 5.921      ;
; -4.617 ; VGA_Controller:u1|V_Cont[2]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 5.535      ;
; -4.612 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.412     ; 5.198      ;
; -4.612 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.412     ; 5.198      ;
; -4.611 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 5.527      ;
; -4.609 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.245      ;
; -4.603 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.239      ;
; -4.595 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.261      ; 5.894      ;
; -4.587 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a19                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.380     ; 5.205      ;
; -4.587 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a19                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.380     ; 5.205      ;
; -4.586 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 5.849      ;
; -4.562 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.198      ;
; -4.559 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.264      ; 5.861      ;
; -4.552 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.264      ; 5.854      ;
; -4.550 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.224      ; 5.812      ;
; -4.543 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a68~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.239      ; 5.820      ;
; -4.539 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.234      ; 5.811      ;
; -4.539 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.236      ; 5.813      ;
; -4.533 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a22                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.382     ; 5.149      ;
; -4.533 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a22                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.382     ; 5.149      ;
; -4.520 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.156      ;
; -4.519 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a65                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.396     ; 5.121      ;
; -4.519 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a65                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.396     ; 5.121      ;
; -4.518 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a4                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.417     ; 5.099      ;
; -4.518 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a4                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.417     ; 5.099      ;
; -4.516 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 5.779      ;
; -4.513 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.241      ; 5.792      ;
; -4.513 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.243      ; 5.794      ;
; -4.513 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.261      ; 5.812      ;
; -4.508 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.247      ; 5.793      ;
; -4.508 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 5.424      ;
; -4.504 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a5                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.428     ; 5.074      ;
; -4.504 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a5                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.428     ; 5.074      ;
; -4.493 ; VGA_Controller:u1|V_Cont[9]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 5.411      ;
; -4.492 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a26~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 5.755      ;
; -4.490 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.224      ; 5.752      ;
; -4.481 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 5.744      ;
; -4.474 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.244      ; 5.756      ;
; -4.471 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a26~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 5.734      ;
; -4.470 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.409     ; 5.059      ;
; -4.470 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.409     ; 5.059      ;
; -4.467 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 5.103      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.278 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 6.924      ;
; -0.278 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 6.924      ;
; -0.278 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 6.924      ;
; -0.260 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 6.897      ;
; -0.260 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 6.897      ;
; -0.260 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 6.897      ;
; -0.260 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 6.897      ;
; -0.200 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.852      ;
; -0.200 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.852      ;
; -0.200 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.852      ;
; -0.200 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.852      ;
; 0.061  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 6.592      ;
; 0.061  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 6.592      ;
; 0.061  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 6.592      ;
; 0.061  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 6.592      ;
; 0.275  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.377      ;
; 0.275  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.377      ;
; 0.275  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.377      ;
; 0.322  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.330      ;
; 0.322  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.330      ;
; 0.322  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 6.330      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.500  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 6.135      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.516  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.309     ; 6.123      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.622  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 6.032      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 0.862  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 5.785      ;
; 1.502  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.382      ;
; 1.502  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.382      ;
; 1.502  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.382      ;
; 1.525  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.350      ;
; 1.525  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.350      ;
; 1.525  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.350      ;
; 1.525  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.350      ;
; 1.572  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 8.318      ;
; 1.572  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 8.318      ;
; 1.572  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 8.318      ;
; 1.572  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 8.318      ;
; 1.586  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.298      ;
; 1.586  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.298      ;
; 1.586  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.298      ;
; 1.609  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.266      ;
; 1.609  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.266      ;
; 1.609  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.266      ;
; 1.609  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.123     ; 8.266      ;
; 1.656  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 8.234      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.805 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 3.033      ; 0.676      ;
; -2.775 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.025      ; 0.698      ;
; -2.312 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 3.033      ; 0.669      ;
; -2.299 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.025      ; 0.674      ;
; -0.254 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.006      ; 3.124      ;
; 0.324  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.006      ; 3.202      ;
; 0.402  ; State_Control:sc1|state.RUN        ; State_Control:sc1|state.RUN        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.450  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.717      ;
; 0.466  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.733      ;
; 0.530  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.015      ; 3.917      ;
; 0.635  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.639  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.639  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.640  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.640  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.641  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.643  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.645  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.646  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.648  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.656  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.675  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.942      ;
; 0.685  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.952      ;
; 0.773  ; RAW2RGB:u4|mCCD_R[1]               ; Detection:d1|red[1]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.140      ; 1.129      ;
; 0.847  ; RAW2RGB:u4|mCCD_R[0]               ; Detection:d1|red[0]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.140      ; 1.203      ;
; 0.848  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.115      ;
; 0.899  ; RAW2RGB:u4|mCCD_B[0]               ; Detection:d1|blue[0]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.152      ; 1.267      ;
; 0.916  ; RAW2RGB:u4|mCCD_R[5]               ; Detection:d1|red[5]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.140      ; 1.272      ;
; 0.952  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.218      ;
; 0.957  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.224      ;
; 0.957  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.224      ;
; 0.958  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.959  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.960  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.960  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.962  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.965  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.231      ;
; 0.970  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.970  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.970  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.971  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.972  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.972  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.973  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.976  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.977  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.244      ;
; 0.977  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.244      ;
; 0.978  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.980  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.981  ; RAW2RGB:u4|mCCD_G[4]               ; Detection:d1|green[3]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.139      ; 1.336      ;
; 0.982  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.015      ; 3.869      ;
; 0.985  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.987  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.769 ; State_Control:sc1|state.RUN                                                                                                                                 ; Color_Mapper:c1|point_on                                                                                                                                    ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.208      ; 1.655      ;
; -0.655 ; State_Control:sc1|state.RUN                                                                                                                                 ; Color_Mapper:c1|value_inT[0]                                                                                                                                ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.208      ; 1.769      ;
; 0.352  ; Color_Mapper:c1|value_in[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a66~porta_datain_reg0                                     ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.441      ; 1.015      ;
; 0.402  ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.436      ; 1.061      ;
; 0.412  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.436      ; 1.070      ;
; 0.412  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.437      ; 1.071      ;
; 0.414  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.382      ; 1.018      ;
; 0.418  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.436      ; 1.076      ;
; 0.418  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.437      ; 1.077      ;
; 0.418  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.437      ; 1.077      ;
; 0.421  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.687      ;
; 0.425  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.436      ; 1.083      ;
; 0.427  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.371      ; 1.020      ;
; 0.429  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.695      ;
; 0.430  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.696      ;
; 0.432  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.698      ;
; 0.443  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.709      ;
; 0.443  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.709      ;
; 0.445  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.436      ; 1.103      ;
; 0.445  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.437      ; 1.104      ;
; 0.448  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.434      ; 1.104      ;
; 0.448  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.435      ; 1.105      ;
; 0.452  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.718      ;
; 0.455  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.436      ; 1.113      ;
; 0.457  ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.724      ;
; 0.458  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.724      ;
; 0.460  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.384      ; 1.066      ;
; 0.461  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.727      ;
; 0.461  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.727      ;
; 0.462  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.384      ; 1.068      ;
; 0.476  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.436      ; 1.134      ;
; 0.476  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.437      ; 1.135      ;
; 0.477  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.743      ;
; 0.477  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.437      ; 1.136      ;
; 0.478  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.744      ;
; 0.481  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.437      ; 1.140      ;
; 0.542  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.809      ;
; 0.544  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.810      ;
; 0.568  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.834      ;
; 0.589  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.856      ;
; 0.596  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.863      ;
; 0.599  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.865      ;
; 0.600  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.866      ;
; 0.601  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.867      ;
; 0.601  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.867      ;
; 0.601  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.867      ;
; 0.602  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.868      ;
; 0.602  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.868      ;
; 0.602  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.868      ;
; 0.604  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.870      ;
; 0.609  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.082      ; 0.877      ;
; 0.616  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.883      ;
; 0.624  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.888      ;
; 0.632  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.082      ; 0.900      ;
; 0.638  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.905      ;
; 0.639  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.905      ;
; 0.639  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.082      ; 0.907      ;
; 0.640  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.082      ; 0.908      ;
; 0.644  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.082      ; 0.912      ;
; 0.649  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.082      ; 0.917      ;
; 0.656  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.923      ;
; 0.657  ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.924      ;
; 0.666  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.933      ;
; 0.673  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.940      ;
; 0.673  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.940      ;
; 0.675  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.941      ;
; 0.676  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.943      ;
; 0.676  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.942      ;
; 0.676  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.942      ;
; 0.676  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.943      ;
; 0.677  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.384      ; 1.283      ;
; 0.677  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.944      ;
; 0.679  ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.946      ;
; 0.680  ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.947      ;
; 0.680  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.947      ;
; 0.681  ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.948      ;
; 0.681  ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.947      ;
; 0.683  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.950      ;
; 0.684  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.384      ; 1.290      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.288 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.444      ; 0.954      ;
; 0.319 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.444      ; 0.985      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 0.972      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 0.972      ;
; 0.372 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.036      ;
; 0.378 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.434      ; 1.034      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 0.985      ;
; 0.390 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.054      ;
; 0.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 0.997      ;
; 0.394 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 1.000      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Write                                                                                                                                 ; Sdram_Control_4Port:u6|Write                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 1.013      ;
; 0.407 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.064      ;
; 0.407 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.094      ;
; 0.438 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.445 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.711      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.450 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.717      ;
; 0.466 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.731      ;
; 0.474 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.740      ;
; 0.560 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.826      ;
; 0.567 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.833      ;
; 0.598 ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.862      ;
; 0.621 ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.885      ;
; 0.622 ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.886      ;
; 0.624 ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.888      ;
; 0.659 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.924      ;
; 0.664 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.930      ;
; 0.667 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.933      ;
; 0.674 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.940      ;
; 0.675 ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.941      ;
; 0.675 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.941      ;
; 0.679 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.944      ;
; 0.689 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.955      ;
; 0.693 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.958      ;
; 0.707 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.972      ;
; 0.709 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.974      ;
; 0.711 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.977      ;
; 0.716 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.982      ;
; 0.720 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.986      ;
; 0.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.989      ;
; 0.737 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.003      ;
; 0.740 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.005      ;
; 0.743 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.009      ;
; 0.745 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.011      ;
; 0.769 ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.033      ;
; 0.769 ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.033      ;
; 0.801 ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.065      ;
; 0.802 ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.066      ;
; 0.802 ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.066      ;
; 0.804 ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.068      ;
; 0.805 ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.069      ;
; 0.806 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.071      ;
; 0.806 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.071      ;
; 0.809 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.074      ;
; 0.812 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.077      ;
; 0.813 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.078      ;
; 0.814 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.079      ;
; 0.826 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.092      ;
; 0.851 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.116      ;
; 0.852 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.117      ;
; 0.854 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.119      ;
; 0.854 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.119      ;
; 0.855 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.120      ;
; 0.855 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.120      ;
; 0.855 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.120      ;
; 0.857 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.122      ;
; 0.866 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.132      ;
; 0.889 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.158      ;
; 0.911 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.177      ;
; 0.924 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.190      ;
; 0.978 ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.242      ;
; 0.983 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.248      ;
; 0.987 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.252      ;
; 0.993 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.258      ;
; 1.002 ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.266      ;
; 1.004 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.269      ;
; 1.007 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.273      ;
; 1.008 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.273      ;
; 1.008 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.273      ;
; 1.012 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.278      ;
; 1.023 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.288      ;
; 1.023 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.288      ;
; 1.028 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.293      ;
; 1.030 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.296      ;
; 1.033 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.299      ;
; 1.035 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.301      ;
; 1.037 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.302      ;
; 1.037 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.302      ;
; 1.038 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.304      ;
; 1.039 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.304      ;
; 1.039 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.304      ;
; 1.042 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.307      ;
; 1.043 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.309      ;
; 1.055 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.321      ;
; 1.056 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.321      ;
; 1.065 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.330      ;
; 1.075 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.340      ;
; 1.124 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.389      ;
; 1.125 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.390      ;
; 1.126 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.392      ;
; 1.132 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.397      ;
; 1.135 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.400      ;
; 1.144 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.409      ;
; 1.149 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.414      ;
; 1.149 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.414      ;
; 1.154 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.420      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.371      ; 1.010      ;
; 0.440 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.449 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.734      ;
; 0.449 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.710      ;
; 0.450 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.711      ;
; 0.452 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.687      ;
; 0.452 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.687      ;
; 0.463 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.692      ;
; 0.463 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.696      ;
; 0.464 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.698      ;
; 0.464 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.698      ;
; 0.465 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.046      ; 0.697      ;
; 0.474 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.051      ; 0.711      ;
; 0.477 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.712      ;
; 0.479 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.708      ;
; 0.495 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.201      ; 0.882      ;
; 0.498 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.731      ;
; 0.498 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.731      ;
; 0.505 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.017      ; 0.708      ;
; 0.507 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.026      ; 0.719      ;
; 0.516 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.023      ; 0.725      ;
; 0.518 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.023      ; 0.727      ;
; 0.523 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.016      ; 0.725      ;
; 0.525 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.016      ; 0.727      ;
; 0.552 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.145      ; 0.883      ;
; 0.555 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.840      ;
; 0.569 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.086      ; 0.841      ;
; 0.569 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.854      ;
; 0.575 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.086      ; 0.847      ;
; 0.576 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.811      ;
; 0.584 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.139      ; 0.909      ;
; 0.586 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.871      ;
; 0.603 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.888      ;
; 0.614 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.899      ;
; 0.617 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.086      ; 0.889      ;
; 0.629 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.864      ;
; 0.631 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.866      ;
; 0.633 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.866      ;
; 0.634 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.868      ;
; 0.634 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.868      ;
; 0.637 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.103      ; 0.926      ;
; 0.637 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.046      ; 0.869      ;
; 0.640 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.873      ;
; 0.646 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.201      ; 1.033      ;
; 0.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.886      ;
; 0.654 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.086      ; 0.926      ;
; 0.657 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.942      ;
; 0.663 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.948      ;
; 0.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.903      ;
; 0.669 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.201      ; 1.056      ;
; 0.672 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.086      ; 0.944      ;
; 0.675 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.086      ; 0.947      ;
; 0.678 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.050      ; 0.914      ;
; 0.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.026      ; 0.890      ;
; 0.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.086      ; 0.951      ;
; 0.680 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.909      ;
; 0.682 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.911      ;
; 0.684 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.913      ;
; 0.685 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.914      ;
; 0.686 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.129      ; 1.037      ;
; 0.686 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.130      ; 1.038      ;
; 0.691 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.926      ;
; 0.692 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.997      ;
; 0.693 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.922      ;
; 0.696 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.925      ;
; 0.698 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.983      ;
; 0.698 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.932      ;
; 0.698 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.932      ;
; 0.699 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.929      ;
; 0.701 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.930      ;
; 0.701 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.930      ;
; 0.701 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.930      ;
; 0.702 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.931      ;
; 0.702 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.931      ;
; 0.703 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.135      ; 1.060      ;
; 0.703 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.932      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.049     ; 3.329      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.026     ; 3.343      ;
; -2.357 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.343      ;
; -2.357 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.343      ;
; -2.357 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.343      ;
; -2.357 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.343      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.007     ; 3.328      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.332      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.004     ; 3.330      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.332      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.332      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.332      ;
; -2.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.002     ; 3.332      ;
; -2.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.006     ; 3.327      ;
; -2.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.006     ; 3.327      ;
; -2.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.006     ; 3.327      ;
; -2.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.006     ; 3.327      ;
; -2.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.006     ; 3.327      ;
; -2.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.006     ; 3.327      ;
; -2.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.006     ; 3.327      ;
; -2.315 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.024      ; 3.327      ;
; -2.315 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.024      ; 3.327      ;
; -2.315 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.024      ; 3.327      ;
; -2.315 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.024      ; 3.327      ;
; -2.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.032      ; 3.328      ;
; -2.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.032      ; 3.328      ;
; -2.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.032      ; 3.328      ;
; -2.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.032      ; 3.328      ;
; -2.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.032      ; 3.328      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 3.328      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 3.328      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 3.328      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.036      ; 3.330      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.036      ; 3.330      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.036      ; 3.330      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.036      ; 3.330      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.036      ; 3.330      ;
; -2.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.034      ; 3.328      ;
; -2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 3.338      ;
; -2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 3.338      ;
; -2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 3.338      ;
; -2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 3.338      ;
; -2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 3.338      ;
; -2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 3.338      ;
; -2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.047      ; 3.338      ;
; -2.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.036      ; 3.320      ;
; -2.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.036      ; 3.320      ;
; -2.291 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.063      ; 3.342      ;
; -2.291 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.063      ; 3.342      ;
; -2.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.079      ; 3.338      ;
; -2.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.079      ; 3.338      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 3.318      ;
; -2.256 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.076      ; 3.320      ;
; -2.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 3.326      ;
; -2.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 3.326      ;
; -2.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 3.326      ;
; -2.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 3.326      ;
; -2.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 3.326      ;
; -2.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 3.318      ;
; -2.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 3.318      ;
; -2.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 3.318      ;
; -2.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 3.318      ;
; -2.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.103      ; 3.320      ;
; -2.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.100      ; 3.316      ;
; -2.221 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 3.326      ;
; -2.221 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 3.326      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.155      ; 3.779      ;
; -0.706 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.893      ; 3.472      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.172      ; 3.784      ;
; -0.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.161      ; 3.828      ;
; -0.626 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.178      ; 3.832      ;
; -0.490 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.858      ; 3.336      ;
; -0.490 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.858      ; 3.336      ;
; -0.490 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.858      ; 3.336      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.857      ; 3.334      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.857      ; 3.334      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.852      ; 3.329      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.856      ; 3.333      ;
; -0.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.854      ; 3.331      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.880      ; 3.346      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.879      ; 3.345      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.879      ; 3.345      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.879      ; 3.345      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.879      ; 3.345      ;
; -0.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.349      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
; -0.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.883      ; 3.348      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.013     ; 3.777      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.760      ;
; 3.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.007     ; 3.829      ;
; 3.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.808      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.337      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.350      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.319     ; 3.328      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.317     ; 3.330      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.315     ; 3.332      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.315     ; 3.332      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.315     ; 3.332      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.334      ;
; 3.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 3.337      ;
; 3.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 3.337      ;
; 3.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 3.337      ;
; 3.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 3.337      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.326 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.259      ; 2.801      ;
; 0.459 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.193      ; 2.792      ;
; 0.566 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.258      ; 3.040      ;
; 0.566 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.258      ; 3.040      ;
; 0.566 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.258      ; 3.040      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.581 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.257      ; 3.054      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.149      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.149      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.149      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.149      ;
; 0.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.222      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.218      ; 3.148      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.221      ; 3.151      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.220      ; 3.150      ;
; 0.715 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.217      ; 3.148      ;
; 0.715 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.217      ; 3.148      ;
; 0.715 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.217      ; 3.148      ;
; 0.715 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.217      ; 3.148      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.190      ; 3.133      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.192      ; 3.135      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.196      ; 3.139      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.194      ; 3.137      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.194      ; 3.137      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.194      ; 3.137      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.196      ; 3.139      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.194      ; 3.137      ;
; 0.727 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.194      ; 3.137      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 0.990 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.132      ; 1.338      ;
; 1.134 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.402      ; 1.752      ;
; 1.134 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.402      ; 1.752      ;
; 1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.361      ; 1.819      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.419 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.139      ; 1.774      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.482 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.146      ; 1.844      ;
; 1.499 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.367      ; 2.082      ;
; 1.506 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.345      ; 2.067      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.599 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.341      ; 2.156      ;
; 1.750 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.091      ; 2.057      ;
; 1.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.086      ; 2.081      ;
; 1.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.086      ; 2.081      ;
; 1.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.086      ; 2.081      ;
; 1.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.086      ; 2.081      ;
; 1.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.086      ; 2.081      ;
; 1.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.086      ; 2.081      ;
; 1.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.086      ; 2.081      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.105      ; 2.243      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.105      ; 2.243      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.105      ; 2.243      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.105      ; 2.243      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.105      ; 2.243      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.105      ; 2.243      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.022 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 2.340      ;
; 2.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.378      ; 3.118      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.528 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.330      ; 3.074      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.287      ; 3.042      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.365      ; 3.127      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.351      ; 3.121      ;
; 2.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.347      ; 3.118      ;
; 2.556 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.347      ; 3.119      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.139      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.154      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.154      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.154      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.154      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.154      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.154      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.154      ;
; 5.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.138      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.668     ; 3.151      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.667     ; 3.152      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.665     ; 3.154      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.666     ; 3.153      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.137      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.139      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.137      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.149      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.149      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.680     ; 3.148      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.680     ; 3.148      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.149      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.680     ; 3.148      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.680     ; 3.148      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.680     ; 3.148      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.678     ; 3.150      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 124.25 MHz ; 124.25 MHz      ; CLOCK_50                                  ;      ;
; 128.09 MHz ; 128.09 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;      ;
; 151.42 MHz ; 151.42 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;      ;
; 167.62 MHz ; 167.62 MHz      ; CCD_MCLK~_Duplicate_2                     ;      ;
; 194.74 MHz ; 194.74 MHz      ; GPIO[10]                                  ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -5.604 ; -101.270      ;
; GPIO[10]                                  ; -5.358 ; -435.727      ;
; CLOCK_50                                  ; -5.080 ; -167.507      ;
; CCD_MCLK~_Duplicate_2                     ; -4.966 ; -1173.578     ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.685  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.550 ; -5.221        ;
; CCD_MCLK~_Duplicate_2                     ; -0.761 ; -1.420        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.300  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.353  ; 0.000         ;
; GPIO[10]                                  ; 0.387  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -1.928 ; -299.701      ;
; CCD_MCLK~_Duplicate_2                     ; -0.550 ; -38.424       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.871  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CCD_MCLK~_Duplicate_2                     ; 0.231 ; 0.000         ;
; GPIO[10]                                  ; 0.811 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.873 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -391.949      ;
; CCD_MCLK~_Duplicate_2                     ; -2.649 ; -1245.272     ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -62.965       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.708  ; 0.000         ;
; CLOCK_50                                  ; 9.660  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -5.604 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.373      ;
; -5.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.273      ;
; -5.411 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 6.179      ;
; -5.367 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 6.135      ;
; -5.211 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.979      ;
; -5.206 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.975      ;
; -5.142 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.910      ;
; -5.072 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.840      ;
; -5.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.821      ;
; -5.044 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.812      ;
; -5.031 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.800      ;
; -5.003 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.771      ;
; -4.983 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.751      ;
; -4.868 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.636      ;
; -4.835 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.603      ;
; -4.751 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.520      ;
; -4.720 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.488      ;
; -4.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.119     ; 5.420      ;
; -4.264 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.033      ;
; -3.895 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 4.664      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.726 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.654      ;
; -2.622 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.549      ;
; -2.566 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.062     ; 3.503      ;
; -2.522 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.449      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.426      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.405      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.383      ;
; -2.429 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.355      ;
; -2.385 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.311      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.351 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.279      ;
; -2.320 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.062     ; 3.257      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.358 ; Detection:d1|red[1]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.496      ;
; -5.347 ; Detection:d1|red[5]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.485      ;
; -5.300 ; Detection:d1|green[5]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.424      ;
; -5.288 ; Detection:d1|red[3]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.426      ;
; -5.282 ; Detection:d1|red[0]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.420      ;
; -5.278 ; Detection:d1|red[9]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.120      ; 6.418      ;
; -5.242 ; Detection:d1|red[7]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.380      ;
; -5.233 ; Detection:d1|green[2]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.357      ;
; -5.219 ; Detection:d1|green[1]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.343      ;
; -5.209 ; Detection:d1|blue[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 6.328      ;
; -5.199 ; Detection:d1|green[3]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.323      ;
; -5.193 ; Detection:d1|green[0]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.317      ;
; -5.187 ; Detection:d1|red[4]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.325      ;
; -5.162 ; Detection:d1|red[2]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.300      ;
; -5.160 ; Detection:d1|green[4]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.284      ;
; -5.144 ; Detection:d1|green[8]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.268      ;
; -5.140 ; Detection:d1|blue[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 6.259      ;
; -5.051 ; Detection:d1|red[1]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 6.197      ;
; -5.040 ; Detection:d1|red[5]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 6.186      ;
; -5.011 ; Detection:d1|green[7]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.135      ;
; -4.993 ; Detection:d1|green[5]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 6.125      ;
; -4.981 ; Detection:d1|red[3]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 6.127      ;
; -4.975 ; Detection:d1|red[0]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 6.121      ;
; -4.963 ; Detection:d1|red[9]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 6.111      ;
; -4.935 ; Detection:d1|red[7]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 6.081      ;
; -4.926 ; Detection:d1|green[2]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 6.058      ;
; -4.917 ; Detection:d1|red[6]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.118      ; 6.055      ;
; -4.912 ; Detection:d1|green[1]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 6.044      ;
; -4.895 ; Detection:d1|blue[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 6.014      ;
; -4.892 ; Detection:d1|blue[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 6.019      ;
; -4.892 ; Detection:d1|green[3]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 6.024      ;
; -4.891 ; Detection:d1|blue[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 6.010      ;
; -4.886 ; Detection:d1|blue[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 6.005      ;
; -4.886 ; Detection:d1|green[0]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 6.018      ;
; -4.885 ; Detection:d1|green[9]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 6.009      ;
; -4.880 ; Detection:d1|red[4]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 6.026      ;
; -4.855 ; Detection:d1|red[2]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 6.001      ;
; -4.853 ; Detection:d1|green[4]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 5.985      ;
; -4.842 ; Detection:d1|blue[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 5.961      ;
; -4.837 ; Detection:d1|green[8]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 5.969      ;
; -4.837 ; Detection:d1|red[8]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.120      ; 5.977      ;
; -4.823 ; Detection:d1|blue[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.950      ;
; -4.818 ; Detection:d1|blue[9]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 5.937      ;
; -4.812 ; Detection:d1|blue[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.097      ; 5.929      ;
; -4.733 ; Detection:d1|green[6]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.104      ; 5.857      ;
; -4.696 ; Detection:d1|green[7]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 5.828      ;
; -4.656 ; Detection:d1|blue[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 5.775      ;
; -4.610 ; Detection:d1|red[6]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.126      ; 5.756      ;
; -4.578 ; Detection:d1|blue[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.705      ;
; -4.578 ; Detection:d1|green[9]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 5.710      ;
; -4.574 ; Detection:d1|blue[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.701      ;
; -4.557 ; Detection:d1|blue[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.684      ;
; -4.530 ; Detection:d1|red[8]~_Duplicate_1                                                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 5.678      ;
; -4.525 ; Detection:d1|blue[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.652      ;
; -4.502 ; Detection:d1|blue[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.099      ; 5.621      ;
; -4.501 ; Detection:d1|blue[9]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.628      ;
; -4.495 ; Detection:d1|blue[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.105      ; 5.620      ;
; -4.426 ; Detection:d1|green[6]                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 5.558      ;
; -4.339 ; Detection:d1|blue[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.466      ;
; -4.173 ; Detection:d1|blue[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.107      ; 5.300      ;
; -4.135 ; RAW2RGB:u4|mCCD_G[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 5.213      ;
; -4.133 ; RAW2RGB:u4|mCCD_G[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 5.211      ;
; -4.098 ; RAW2RGB:u4|mCCD_G[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 5.176      ;
; -4.059 ; RAW2RGB:u4|mCCD_R[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.044      ; 5.153      ;
; -4.012 ; RAW2RGB:u4|mCCD_G[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 5.090      ;
; -3.988 ; RAW2RGB:u4|mCCD_G[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 5.066      ;
; -3.924 ; RAW2RGB:u4|mCCD_G[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 5.002      ;
; -3.894 ; RAW2RGB:u4|mCCD_G[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 4.972      ;
; -3.860 ; RAW2RGB:u4|mCCD_B[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.002      ; 4.912      ;
; -3.846 ; RAW2RGB:u4|mCCD_B[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.004     ; 4.892      ;
; -3.828 ; RAW2RGB:u4|mCCD_G[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.036      ; 4.914      ;
; -3.818 ; RAW2RGB:u4|mCCD_G[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.036      ; 4.904      ;
; -3.791 ; RAW2RGB:u4|mCCD_G[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.036      ; 4.877      ;
; -3.764 ; RAW2RGB:u4|mCCD_B[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.004     ; 4.810      ;
; -3.763 ; RAW2RGB:u4|mCCD_G[9]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 4.841      ;
; -3.752 ; RAW2RGB:u4|mCCD_R[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.052      ; 4.854      ;
; -3.740 ; CCD_Capture:u3|Y_Cont[0]                                                                                    ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.294     ; 4.465      ;
; -3.710 ; RAW2RGB:u4|mCCD_R[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.022      ; 4.782      ;
; -3.705 ; RAW2RGB:u4|mCCD_G[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.036      ; 4.791      ;
; -3.695 ; RAW2RGB:u4|mCCD_R[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.044      ; 4.789      ;
; -3.676 ; RAW2RGB:u4|mCCD_R[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.044      ; 4.770      ;
; -3.673 ; RAW2RGB:u4|mCCD_G[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.036      ; 4.759      ;
; -3.665 ; RAW2RGB:u4|mCCD_B[0]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.044      ; 4.759      ;
; -3.639 ; CCD_Capture:u3|Y_Cont[0]                                                                                    ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.294     ; 4.364      ;
; -3.630 ; RAW2RGB:u4|mCCD_B[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.004     ; 4.676      ;
; -3.610 ; CCD_Capture:u3|Y_Cont[0]                                                                                    ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.294     ; 4.335      ;
; -3.609 ; RAW2RGB:u4|mCCD_G[6]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.036      ; 4.695      ;
; -3.600 ; RAW2RGB:u4|mCCD_R[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.022      ; 4.672      ;
; -3.587 ; RAW2RGB:u4|mCCD_G[7]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.036      ; 4.673      ;
; -3.574 ; RAW2RGB:u4|mCCD_G[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.028      ; 4.652      ;
; -3.559 ; RAW2RGB:u4|mCCD_R[8]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.022      ; 4.631      ;
; -3.543 ; RAW2RGB:u4|mCCD_B[2]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.010      ; 4.603      ;
; -3.539 ; RAW2RGB:u4|mCCD_B[5]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.044      ; 4.633      ;
; -3.539 ; RAW2RGB:u4|mCCD_R[4]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.022      ; 4.611      ;
; -3.532 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.183     ; 4.399      ;
; -3.532 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.183     ; 4.399      ;
; -3.532 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.178     ; 4.404      ;
; -3.517 ; RAW2RGB:u4|mCCD_B[1]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.004      ; 4.571      ;
; -3.485 ; RAW2RGB:u4|mCCD_B[3]                                                                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.002      ; 4.537      ;
; -3.482 ; CCD_Capture:u3|Y_Cont[0]                                                                                    ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.294     ; 4.207      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                         ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -5.080 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.576      ;
; -5.067 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.565      ;
; -5.067 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.565      ;
; -5.003 ; RAW2RGB:u4|mCCD_R[1]      ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.138     ; 5.742      ;
; -4.949 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.456      ;
; -4.949 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.456      ;
; -4.918 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.422      ;
; -4.918 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.422      ;
; -4.914 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.410      ;
; -4.907 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.403      ;
; -4.901 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.399      ;
; -4.901 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.399      ;
; -4.894 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.392      ;
; -4.894 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.392      ;
; -4.858 ; RAW2RGB:u4|mCCD_R[8]      ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.155     ; 5.580      ;
; -4.837 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.346     ; 5.368      ;
; -4.834 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.330      ;
; -4.828 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.361      ;
; -4.828 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.361      ;
; -4.825 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.323      ;
; -4.825 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.323      ;
; -4.786 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.282      ;
; -4.783 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.290      ;
; -4.783 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.290      ;
; -4.778 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.287      ;
; -4.778 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.287      ;
; -4.776 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.283      ;
; -4.776 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.283      ;
; -4.773 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.271      ;
; -4.773 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.271      ;
; -4.764 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.346     ; 5.295      ;
; -4.759 ; RAW2RGB:u4|mCCD_R[0]      ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.133     ; 5.503      ;
; -4.755 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.251      ;
; -4.755 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.288      ;
; -4.755 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.288      ;
; -4.752 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.248      ;
; -4.752 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.256      ;
; -4.752 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.256      ;
; -4.745 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.249      ;
; -4.745 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.249      ;
; -4.744 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.346     ; 5.275      ;
; -4.743 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.241      ;
; -4.743 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.241      ;
; -4.742 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.240      ;
; -4.742 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.240      ;
; -4.735 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.268      ;
; -4.735 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.268      ;
; -4.732 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.228      ;
; -4.723 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.221      ;
; -4.723 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.221      ;
; -4.702 ; RAW2RGB:u4|mCCD_R[7]      ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.157     ; 5.422      ;
; -4.687 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.194      ;
; -4.687 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.194      ;
; -4.671 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.335     ; 5.213      ;
; -4.671 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.335     ; 5.213      ;
; -4.656 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.160      ;
; -4.656 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.160      ;
; -4.655 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.162      ;
; -4.655 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.162      ;
; -4.640 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.338     ; 5.179      ;
; -4.640 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.338     ; 5.179      ;
; -4.638 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.134      ;
; -4.630 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.346     ; 5.161      ;
; -4.630 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.381     ; 5.126      ;
; -4.625 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.346     ; 5.156      ;
; -4.625 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.123      ;
; -4.625 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.123      ;
; -4.624 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.131      ;
; -4.624 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.131      ;
; -4.624 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.128      ;
; -4.624 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.128      ;
; -4.624 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.346     ; 5.155      ;
; -4.617 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.150      ;
; -4.617 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.115      ;
; -4.617 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.150      ;
; -4.617 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.379     ; 5.115      ;
; -4.613 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.335     ; 5.155      ;
; -4.613 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.335     ; 5.155      ;
; -4.612 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.145      ;
; -4.612 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.145      ;
; -4.612 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.121      ;
; -4.612 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.121      ;
; -4.611 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.144      ;
; -4.611 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.144      ;
; -4.606 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.335     ; 5.148      ;
; -4.606 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.335     ; 5.148      ;
; -4.605 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.114      ;
; -4.605 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.114      ;
; -4.605 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.112      ;
; -4.605 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.370     ; 5.112      ;
; -4.600 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.346     ; 5.131      ;
; -4.593 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.097      ;
; -4.593 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.097      ;
; -4.587 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.120      ;
; -4.587 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.344     ; 5.120      ;
; -4.582 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.338     ; 5.121      ;
; -4.582 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.338     ; 5.121      ;
; -4.575 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.338     ; 5.114      ;
; -4.575 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.338     ; 5.114      ;
; -4.574 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.373     ; 5.078      ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.966 ; VGA_Controller:u1|V_Cont[4]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.726      ;
; -4.954 ; VGA_Controller:u1|H_Cont[9]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.712      ;
; -4.935 ; VGA_Controller:u1|V_Cont[6]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.695      ;
; -4.930 ; VGA_Controller:u1|V_Cont[7]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.690      ;
; -4.835 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.593      ;
; -4.835 ; VGA_Controller:u1|V_Cont[2]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.595      ;
; -4.816 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.574      ;
; -4.776 ; VGA_Controller:u1|H_Cont[0]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.534      ;
; -4.730 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.488      ;
; -4.680 ; VGA_Controller:u1|H_Cont[8]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.438      ;
; -4.669 ; VGA_Controller:u1|V_Cont[3]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.429      ;
; -4.640 ; VGA_Controller:u1|V_Cont[5]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.400      ;
; -4.608 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.837      ;
; -4.556 ; VGA_Controller:u1|V_Cont[1]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.316      ;
; -4.537 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.295      ;
; -4.534 ; VGA_Controller:u1|H_Cont[1]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.292      ;
; -4.519 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.748      ;
; -4.512 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a62                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.355     ; 5.156      ;
; -4.512 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a62                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.355     ; 5.156      ;
; -4.472 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.701      ;
; -4.440 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.198      ;
; -4.418 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 5.341      ;
; -4.411 ; VGA_Controller:u1|V_Cont[8]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.127     ; 5.171      ;
; -4.381 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.610      ;
; -4.366 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.595      ;
; -4.363 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.210      ; 5.603      ;
; -4.362 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.591      ;
; -4.350 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 5.032      ;
; -4.339 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 5.021      ;
; -4.337 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.188      ; 5.555      ;
; -4.311 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.129     ; 5.069      ;
; -4.309 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.210      ; 5.549      ;
; -4.304 ; VGA_Controller:u1|V_Cont[4]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.074     ; 5.229      ;
; -4.292 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.370     ; 4.921      ;
; -4.292 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.370     ; 4.921      ;
; -4.288 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.970      ;
; -4.273 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.502      ;
; -4.272 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.210      ; 5.512      ;
; -4.268 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.950      ;
; -4.266 ; VGA_Controller:u1|V_Cont[7]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.074     ; 5.191      ;
; -4.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.945      ;
; -4.259 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a54                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.343     ; 4.915      ;
; -4.259 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a54                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.343     ; 4.915      ;
; -4.257 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.222      ; 5.509      ;
; -4.248 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.188      ; 5.466      ;
; -4.247 ; VGA_Controller:u1|V_Cont[6]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.074     ; 5.172      ;
; -4.227 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.909      ;
; -4.226 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.455      ;
; -4.225 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 5.148      ;
; -4.221 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.903      ;
; -4.220 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.210      ; 5.460      ;
; -4.216 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.226      ; 5.472      ;
; -4.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.883      ;
; -4.201 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.188      ; 5.419      ;
; -4.199 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.881      ;
; -4.194 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.226      ; 5.450      ;
; -4.190 ; VGA_Controller:u1|V_Cont[2]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.074     ; 5.115      ;
; -4.190 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.222      ; 5.442      ;
; -4.187 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a69                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.367     ; 4.819      ;
; -4.187 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a69                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.367     ; 4.819      ;
; -4.171 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.189      ; 5.390      ;
; -4.166 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.222      ; 5.418      ;
; -4.165 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a19                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.337     ; 4.827      ;
; -4.165 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a19                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.337     ; 4.827      ;
; -4.154 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.368     ; 4.785      ;
; -4.154 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.368     ; 4.785      ;
; -4.152 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.834      ;
; -4.138 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a10                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 4.775      ;
; -4.138 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a10                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.362     ; 4.775      ;
; -4.135 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.364      ;
; -4.128 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 5.051      ;
; -4.127 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.226      ; 5.383      ;
; -4.124 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a4                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.371     ; 4.752      ;
; -4.124 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a4                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.371     ; 4.752      ;
; -4.120 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.349      ;
; -4.110 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.188      ; 5.328      ;
; -4.109 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.208      ; 5.347      ;
; -4.103 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.226      ; 5.359      ;
; -4.103 ; VGA_Controller:u1|V_Cont[9]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.074     ; 5.028      ;
; -4.095 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.777      ;
; -4.095 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.188      ; 5.313      ;
; -4.095 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.222      ; 5.347      ;
; -4.089 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.366     ; 4.722      ;
; -4.089 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.366     ; 4.722      ;
; -4.085 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a5                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.383     ; 4.701      ;
; -4.085 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a5                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.383     ; 4.701      ;
; -4.082 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.189      ; 5.301      ;
; -4.076 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.210      ; 5.316      ;
; -4.075 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.199      ; 5.304      ;
; -4.073 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.317     ; 4.755      ;
; -4.070 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a68~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.203      ; 5.303      ;
; -4.068 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.357     ; 4.710      ;
; -4.068 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.357     ; 4.710      ;
; -4.061 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a22                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.340     ; 4.720      ;
; -4.061 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a22                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.340     ; 4.720      ;
; -4.056 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a10~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.204      ; 5.290      ;
; -4.049 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.212      ; 5.291      ;
; -4.046 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a38~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.197      ; 5.273      ;
; -4.035 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.189      ; 5.254      ;
; -4.030 ; VGA_Controller:u1|H_Cont[8]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 4.953      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.685 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 6.373      ;
; 0.685 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 6.373      ;
; 0.685 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 6.373      ;
; 0.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 6.349      ;
; 0.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 6.349      ;
; 0.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 6.349      ;
; 0.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 6.349      ;
; 0.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 6.315      ;
; 0.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 6.315      ;
; 0.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 6.315      ;
; 0.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 6.315      ;
; 1.006 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.884     ; 6.059      ;
; 1.006 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.884     ; 6.059      ;
; 1.006 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.884     ; 6.059      ;
; 1.006 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.884     ; 6.059      ;
; 1.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 5.840      ;
; 1.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 5.840      ;
; 1.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 5.840      ;
; 1.260 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 5.804      ;
; 1.260 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 5.804      ;
; 1.260 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 5.804      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.461 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 5.584      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.900     ; 5.569      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.585 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 5.481      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 1.812 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.890     ; 5.247      ;
; 2.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.704      ;
; 2.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.704      ;
; 2.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.704      ;
; 2.206 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.680      ;
; 2.206 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.680      ;
; 2.206 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.680      ;
; 2.206 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.680      ;
; 2.255 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.098     ; 7.646      ;
; 2.255 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.098     ; 7.646      ;
; 2.255 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.098     ; 7.646      ;
; 2.255 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.098     ; 7.646      ;
; 2.265 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.632      ;
; 2.265 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.632      ;
; 2.265 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.632      ;
; 2.278 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.608      ;
; 2.278 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.608      ;
; 2.278 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.608      ;
; 2.278 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.608      ;
; 2.327 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.098     ; 7.574      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.550 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.748      ; 0.612      ;
; -2.529 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.740      ; 0.625      ;
; -2.065 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.748      ; 0.597      ;
; -2.046 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.740      ; 0.608      ;
; -0.142 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.717      ; 2.915      ;
; 0.322  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.717      ; 2.879      ;
; 0.353  ; State_Control:sc1|state.RUN        ; State_Control:sc1|state.RUN        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.407  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.650      ;
; 0.429  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.672      ;
; 0.581  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.583  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.728      ; 3.651      ;
; 0.584  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.585  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.585  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.589  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.592  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.596  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.838      ;
; 0.599  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.606  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.849      ;
; 0.608  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.617  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.860      ;
; 0.629  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.872      ;
; 0.781  ; RAW2RGB:u4|mCCD_R[1]               ; Detection:d1|red[1]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.036      ; 1.018      ;
; 0.786  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.029      ;
; 0.867  ; RAW2RGB:u4|mCCD_R[0]               ; Detection:d1|red[0]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.036      ; 1.104      ;
; 0.868  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.870  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.871  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.871  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.871  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.872  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.115      ;
; 0.872  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.115      ;
; 0.874  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.876  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.877  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.877  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.877  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.877  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.878  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.880  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.882  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.885  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.887  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.888  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.900  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.903  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.761 ; State_Control:sc1|state.RUN                                                                                                                                 ; Color_Mapper:c1|point_on                                                                                                                                    ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.051      ; 1.491      ;
; -0.659 ; State_Control:sc1|state.RUN                                                                                                                                 ; Color_Mapper:c1|value_inT[0]                                                                                                                                ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.051      ; 1.593      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.360  ; Color_Mapper:c1|value_in[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a66~porta_datain_reg0                                     ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.394      ; 0.955      ;
; 0.382  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.624      ;
; 0.396  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.639      ;
; 0.397  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.639      ;
; 0.398  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.641      ;
; 0.401  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 0.991      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.644      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.644      ;
; 0.410  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.000      ;
; 0.412  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.339      ; 0.952      ;
; 0.412  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.002      ;
; 0.412  ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.656      ;
; 0.414  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.004      ;
; 0.416  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.006      ;
; 0.417  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.660      ;
; 0.417  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.659      ;
; 0.419  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.662      ;
; 0.419  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.009      ;
; 0.420  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.663      ;
; 0.421  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.011      ;
; 0.433  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.326      ; 0.960      ;
; 0.438  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.681      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.682      ;
; 0.441  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.031      ;
; 0.442  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.388      ; 1.031      ;
; 0.443  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.033      ;
; 0.444  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.388      ; 1.033      ;
; 0.450  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.040      ;
; 0.455  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.341      ; 0.997      ;
; 0.455  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.341      ; 0.997      ;
; 0.467  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.057      ;
; 0.469  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.059      ;
; 0.472  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.062      ;
; 0.477  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.389      ; 1.067      ;
; 0.491  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.735      ;
; 0.494  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.736      ;
; 0.515  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.757      ;
; 0.533  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.777      ;
; 0.546  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.788      ;
; 0.548  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.791      ;
; 0.548  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.790      ;
; 0.550  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.793      ;
; 0.550  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.793      ;
; 0.550  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.794      ;
; 0.550  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.793      ;
; 0.550  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.792      ;
; 0.550  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.792      ;
; 0.550  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.792      ;
; 0.562  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.806      ;
; 0.570  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.814      ;
; 0.576  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.816      ;
; 0.579  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.823      ;
; 0.582  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.826      ;
; 0.583  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.827      ;
; 0.584  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.826      ;
; 0.591  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.835      ;
; 0.596  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.840      ;
; 0.599  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.843      ;
; 0.601  ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.845      ;
; 0.606  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.850      ;
; 0.610  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.853      ;
; 0.614  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.858      ;
; 0.615  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.858      ;
; 0.617  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.860      ;
; 0.617  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.861      ;
; 0.618  ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.862      ;
; 0.618  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.862      ;
; 0.618  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.860      ;
; 0.618  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.860      ;
; 0.619  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.861      ;
; 0.620  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.864      ;
; 0.621  ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.865      ;
; 0.622  ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.866      ;
; 0.624  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.867      ;
; 0.624  ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.868      ;
; 0.624  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.868      ;
; 0.625  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.869      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.300 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.398      ; 0.899      ;
; 0.329 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.398      ; 0.928      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Sdram_Control_4Port:u6|Write                                                                                                                                 ; Sdram_Control_4Port:u6|Write                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.365 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.372 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.341      ; 0.914      ;
; 0.373 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.341      ; 0.915      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 0.975      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.386      ; 0.968      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.341      ; 0.924      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.341      ; 0.931      ;
; 0.392 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 0.988      ;
; 0.393 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.341      ; 0.935      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.637      ;
; 0.396 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.642      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.341      ; 0.948      ;
; 0.407 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.649      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 1.000      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.353 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.407 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.651      ;
; 0.419 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.663      ;
; 0.432 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.675      ;
; 0.508 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.751      ;
; 0.520 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.763      ;
; 0.552 ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.795      ;
; 0.570 ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.814      ;
; 0.571 ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.814      ;
; 0.608 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.853      ;
; 0.615 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.858      ;
; 0.615 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.858      ;
; 0.616 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.859      ;
; 0.616 ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.859      ;
; 0.616 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.859      ;
; 0.619 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.862      ;
; 0.629 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.872      ;
; 0.632 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.875      ;
; 0.643 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.886      ;
; 0.645 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.888      ;
; 0.648 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.891      ;
; 0.652 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.895      ;
; 0.657 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.900      ;
; 0.666 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.909      ;
; 0.677 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.920      ;
; 0.678 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.921      ;
; 0.679 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.922      ;
; 0.687 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.930      ;
; 0.713 ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.956      ;
; 0.713 ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.956      ;
; 0.725 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.969      ;
; 0.725 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.969      ;
; 0.741 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.984      ;
; 0.744 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.987      ;
; 0.745 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.988      ;
; 0.746 ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.989      ;
; 0.746 ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.989      ;
; 0.746 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.989      ;
; 0.747 ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.990      ;
; 0.748 ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.991      ;
; 0.749 ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.992      ;
; 0.764 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.007      ;
; 0.776 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.019      ;
; 0.777 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.020      ;
; 0.779 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.022      ;
; 0.779 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.022      ;
; 0.779 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.022      ;
; 0.780 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.023      ;
; 0.780 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.023      ;
; 0.781 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.024      ;
; 0.797 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.040      ;
; 0.816 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.062      ;
; 0.840 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.084      ;
; 0.846 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.090      ;
; 0.899 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.142      ;
; 0.901 ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.144      ;
; 0.902 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.145      ;
; 0.902 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.147      ;
; 0.909 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.152      ;
; 0.912 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.155      ;
; 0.915 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.158      ;
; 0.922 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.165      ;
; 0.923 ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.165      ;
; 0.929 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.172      ;
; 0.930 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.173      ;
; 0.933 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.176      ;
; 0.933 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.176      ;
; 0.934 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.177      ;
; 0.936 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.179      ;
; 0.939 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.182      ;
; 0.943 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.186      ;
; 0.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.187      ;
; 0.945 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.188      ;
; 0.946 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.190      ;
; 0.947 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.190      ;
; 0.949 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.192      ;
; 0.969 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.212      ;
; 0.980 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.223      ;
; 1.010 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.257      ;
; 1.029 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.272      ;
; 1.030 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.273      ;
; 1.032 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.275      ;
; 1.038 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.281      ;
; 1.039 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.282      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.044      ; 0.623      ;
; 0.409 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.623      ;
; 0.410 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.674      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.068      ; 0.652      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.068      ; 0.654      ;
; 0.417 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.627      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.641      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.639      ;
; 0.428 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.641      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.642      ;
; 0.431 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.320      ; 0.952      ;
; 0.433 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.643      ;
; 0.434 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.648      ;
; 0.438 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.046      ; 0.655      ;
; 0.452 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.665      ;
; 0.452 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.665      ;
; 0.461 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.177      ; 0.809      ;
; 0.462 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.011      ; 0.644      ;
; 0.468 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.021      ; 0.660      ;
; 0.475 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.020      ; 0.666      ;
; 0.478 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.020      ; 0.669      ;
; 0.484 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.011      ; 0.666      ;
; 0.486 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.011      ; 0.668      ;
; 0.500 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.092      ; 0.763      ;
; 0.510 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.133      ; 0.814      ;
; 0.511 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.764      ;
; 0.516 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.769      ;
; 0.523 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.737      ;
; 0.526 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.092      ; 0.789      ;
; 0.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.134      ; 0.843      ;
; 0.540 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.092      ; 0.803      ;
; 0.547 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.811      ;
; 0.556 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.820      ;
; 0.560 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.813      ;
; 0.579 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.791      ;
; 0.580 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.793      ;
; 0.580 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.793      ;
; 0.580 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.794      ;
; 0.582 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.045      ; 0.798      ;
; 0.583 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.045      ; 0.799      ;
; 0.590 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.092      ; 0.853      ;
; 0.592 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.845      ;
; 0.592 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.805      ;
; 0.598 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.092      ; 0.861      ;
; 0.600 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.814      ;
; 0.603 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.092      ; 0.866      ;
; 0.607 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.177      ; 0.955      ;
; 0.610 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.863      ;
; 0.611 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.864      ;
; 0.611 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.825      ;
; 0.615 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.868      ;
; 0.618 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.045      ; 0.834      ;
; 0.621 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.831      ;
; 0.621 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.021      ; 0.813      ;
; 0.623 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.833      ;
; 0.624 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.834      ;
; 0.625 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.835      ;
; 0.629 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.045      ; 0.845      ;
; 0.629 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.177      ; 0.977      ;
; 0.632 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.046      ; 0.850      ;
; 0.634 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.044      ; 0.852      ;
; 0.638 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.849      ;
; 0.640 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.850      ;
; 0.640 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.850      ;
; 0.640 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.850      ;
; 0.641 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.851      ;
; 0.642 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.092      ; 0.905      ;
; 0.643 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.853      ;
; 0.643 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.853      ;
; 0.644 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.854      ;
; 0.644 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.046      ; 0.861      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.039      ; 2.956      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.070      ; 2.974      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.073      ; 2.954      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.093      ; 2.974      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.093      ; 2.974      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.093      ; 2.974      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.093      ; 2.974      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.073      ; 2.954      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.073      ; 2.954      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.073      ; 2.954      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.073      ; 2.954      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.073      ; 2.954      ;
; -1.892 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.073      ; 2.954      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.082      ; 2.959      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.082      ; 2.959      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.082      ; 2.959      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.082      ; 2.959      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.082      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.959      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.083      ; 2.957      ;
; -1.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 2.954      ;
; -1.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 2.954      ;
; -1.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 2.954      ;
; -1.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 2.954      ;
; -1.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 2.971      ;
; -1.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 2.971      ;
; -1.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 2.971      ;
; -1.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 2.971      ;
; -1.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 2.971      ;
; -1.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 2.971      ;
; -1.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.128      ; 2.971      ;
; -1.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.115      ; 2.954      ;
; -1.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.115      ; 2.954      ;
; -1.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.115      ; 2.954      ;
; -1.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.115      ; 2.954      ;
; -1.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.115      ; 2.954      ;
; -1.847 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.959      ;
; -1.847 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.959      ;
; -1.847 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.959      ;
; -1.847 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.959      ;
; -1.847 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.959      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.957      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.957      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.957      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 2.957      ;
; -1.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.120      ; 2.951      ;
; -1.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.120      ; 2.951      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.826 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.150      ; 2.965      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.825 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 2.999      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.160      ; 2.971      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.160      ; 2.971      ;
; -1.817 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.167      ; 2.973      ;
; -1.817 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.167      ; 2.973      ;
; -1.814 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.142      ; 2.945      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -0.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.762      ; 3.189      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.997      ; 3.375      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.448 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.012      ; 3.381      ;
; -0.389 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.002      ; 3.411      ;
; -0.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 2.017      ; 3.418      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.732      ; 2.963      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.732      ; 2.963      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.727      ; 2.958      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.733      ; 2.964      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.733      ; 2.964      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.733      ; 2.964      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.731      ; 2.962      ;
; -0.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.729      ; 2.960      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.754      ; 2.976      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.753      ; 2.975      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.753      ; 2.975      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.753      ; 2.975      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.753      ; 2.975      ;
; -0.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.980      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
; -0.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.758      ; 2.979      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.373      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.358      ;
; 3.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.632     ; 3.412      ;
; 3.948 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.638     ; 3.394      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.907     ; 2.957      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.905     ; 2.959      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.905     ; 2.959      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.905     ; 2.959      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 2.963      ;
; 4.085 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.903     ; 2.961      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.909     ; 2.954      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 2.976      ;
; 4.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 2.977      ;
; 4.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 2.970      ;
; 4.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 2.970      ;
; 4.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 2.970      ;
; 4.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 2.970      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.231 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.103      ; 2.535      ;
; 0.427 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.033      ; 2.587      ;
; 0.432 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.102      ; 2.735      ;
; 0.432 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.102      ; 2.735      ;
; 0.432 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.102      ; 2.735      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.455 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.101      ; 2.757      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.062      ; 2.820      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.062      ; 2.820      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.062      ; 2.820      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.062      ; 2.820      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.064      ; 2.822      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.063      ; 2.821      ;
; 0.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.065      ; 2.823      ;
; 0.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.060      ; 2.819      ;
; 0.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.059      ; 2.818      ;
; 0.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.059      ; 2.818      ;
; 0.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.059      ; 2.818      ;
; 0.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.059      ; 2.818      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.037      ; 2.806      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.037      ; 2.806      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.038      ; 2.807      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.038      ; 2.807      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.038      ; 2.807      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.036      ; 2.805      ;
; 0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 2.034      ; 2.803      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.208      ; 1.220      ;
; 0.931 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.463      ; 1.595      ;
; 0.931 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.463      ; 1.595      ;
; 1.032 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.419      ; 1.652      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.202 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.214      ; 1.617      ;
; 1.259 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.421      ; 1.881      ;
; 1.263 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.406      ; 1.870      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.225      ; 1.692      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.369 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 1.971      ;
; 1.490 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.857      ;
; 1.519 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.886      ;
; 1.519 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.886      ;
; 1.519 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.886      ;
; 1.519 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.886      ;
; 1.519 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.886      ;
; 1.519 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.886      ;
; 1.519 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.166      ; 1.886      ;
; 1.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.188      ; 2.012      ;
; 1.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.188      ; 2.012      ;
; 1.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.188      ; 2.012      ;
; 1.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.188      ; 2.012      ;
; 1.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.188      ; 2.012      ;
; 1.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.188      ; 2.012      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 1.713 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.182      ; 2.096      ;
; 2.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.418      ; 2.786      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.168 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.401      ; 2.770      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.171 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.366      ; 2.738      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.407      ; 2.795      ;
; 2.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.393      ; 2.788      ;
; 2.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.393      ; 2.788      ;
; 2.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.393      ; 2.788      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.322     ; 2.822      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 2.824      ;
; 4.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 2.823      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.808      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.339     ; 2.806      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.805      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.807      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.805      ;
; 4.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.324     ; 2.821      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.339     ; 2.817      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.339     ; 2.817      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.818      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.818      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -2.668 ; -31.527       ;
; GPIO[10]                                  ; -2.576 ; -154.560      ;
; CCD_MCLK~_Duplicate_2                     ; -2.365 ; -445.362      ;
; CLOCK_50                                  ; -2.311 ; -67.452       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.446  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -1.459 ; -3.097        ;
; CCD_MCLK~_Duplicate_2                     ; -0.456 ; -0.860        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.100  ; 0.000         ;
; GPIO[10]                                  ; 0.159  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.181  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -0.968 ; -134.141      ;
; CCD_MCLK~_Duplicate_2                     ; 0.037  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 6.251  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CCD_MCLK~_Duplicate_2                     ; 0.095 ; 0.000         ;
; GPIO[10]                                  ; 0.557 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.930 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.000 ; -401.392      ;
; CCD_MCLK~_Duplicate_2                     ; -1.000 ; -536.000      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.000 ; -49.000       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.751  ; 0.000         ;
; CLOCK_50                                  ; 9.265  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.668 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.539      ;
; -2.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.523      ;
; -2.558 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.427      ;
; -2.555 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.424      ;
; -2.509 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.378      ;
; -2.474 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.343      ;
; -2.462 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.333      ;
; -2.429 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.298      ;
; -2.377 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.246      ;
; -2.370 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.239      ;
; -2.365 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.234      ;
; -2.348 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.217      ;
; -2.342 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.213      ;
; -2.285 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.154      ;
; -2.268 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.137      ;
; -2.222 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.093      ;
; -2.198 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.067      ;
; -2.178 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.047      ;
; -1.982 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.853      ;
; -1.785 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.656      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.981      ;
; -0.929 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.029     ; 1.887      ;
; -0.917 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.864      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.913 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.861      ;
; -0.901 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.848      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.839      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.882 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.830      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.821 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.769      ;
; -0.809 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.029     ; 1.767      ;
; -0.807 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.752      ;
; -0.804 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.749      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
; -0.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.723      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.576 ; Detection:d1|red[9]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.066     ; 3.509      ;
; -2.569 ; Detection:d1|green[5]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.484      ;
; -2.567 ; Detection:d1|red[5]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.498      ;
; -2.555 ; Detection:d1|red[1]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.486      ;
; -2.553 ; Detection:d1|red[7]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.484      ;
; -2.511 ; Detection:d1|red[0]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.442      ;
; -2.498 ; Detection:d1|red[3]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.429      ;
; -2.492 ; Detection:d1|green[1]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.407      ;
; -2.488 ; Detection:d1|green[3]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.403      ;
; -2.486 ; Detection:d1|green[4]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.401      ;
; -2.482 ; Detection:d1|red[2]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.413      ;
; -2.470 ; Detection:d1|green[8]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.385      ;
; -2.469 ; Detection:d1|red[4]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.400      ;
; -2.455 ; Detection:d1|green[2]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.370      ;
; -2.447 ; Detection:d1|green[0]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.362      ;
; -2.435 ; Detection:d1|blue[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.347      ;
; -2.415 ; Detection:d1|green[7]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.330      ;
; -2.413 ; Detection:d1|red[9]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.063     ; 3.349      ;
; -2.406 ; Detection:d1|green[5]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.324      ;
; -2.404 ; Detection:d1|red[5]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.338      ;
; -2.403 ; Detection:d1|blue[0]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.315      ;
; -2.390 ; Detection:d1|red[7]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.324      ;
; -2.365 ; Detection:d1|red[1]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.299      ;
; -2.364 ; Detection:d1|blue[3]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.276      ;
; -2.347 ; Detection:d1|red[6]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.068     ; 3.278      ;
; -2.339 ; Detection:d1|blue[2]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.251      ;
; -2.338 ; Detection:d1|red[0]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.272      ;
; -2.335 ; Detection:d1|red[3]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.269      ;
; -2.325 ; Detection:d1|green[3]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.243      ;
; -2.323 ; Detection:d1|green[4]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.241      ;
; -2.321 ; Detection:d1|green[9]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.236      ;
; -2.317 ; Detection:d1|blue[4]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.229      ;
; -2.317 ; Detection:d1|blue[5]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.229      ;
; -2.307 ; Detection:d1|green[8]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.225      ;
; -2.306 ; Detection:d1|red[4]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.240      ;
; -2.302 ; Detection:d1|green[1]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.220      ;
; -2.298 ; Detection:d1|red[8]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.066     ; 3.231      ;
; -2.298 ; Detection:d1|blue[9]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.210      ;
; -2.292 ; Detection:d1|red[2]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.226      ;
; -2.290 ; Detection:d1|blue[8]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.089     ; 3.200      ;
; -2.284 ; Detection:d1|green[0]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.202      ;
; -2.282 ; Detection:d1|green[2]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.200      ;
; -2.267 ; Detection:d1|blue[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.182      ;
; -2.261 ; Detection:d1|blue[0]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.176      ;
; -2.252 ; Detection:d1|green[7]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.170      ;
; -2.228 ; Detection:d1|blue[7]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.140      ;
; -2.210 ; Detection:d1|green[6]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.125      ;
; -2.200 ; Detection:d1|blue[3]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.115      ;
; -2.175 ; Detection:d1|blue[2]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.090      ;
; -2.168 ; Detection:d1|red[6]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.102      ;
; -2.158 ; Detection:d1|green[9]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 3.076      ;
; -2.153 ; Detection:d1|blue[4]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.068      ;
; -2.153 ; Detection:d1|blue[5]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.068      ;
; -2.140 ; Detection:d1|blue[6]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.087     ; 3.052      ;
; -2.135 ; Detection:d1|red[8]~_Duplicate_1 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.063     ; 3.071      ;
; -2.134 ; Detection:d1|blue[9]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 3.049      ;
; -2.126 ; Detection:d1|blue[8]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.086     ; 3.039      ;
; -2.064 ; Detection:d1|blue[7]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 2.979      ;
; -2.021 ; Detection:d1|green[6]            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.081     ; 2.939      ;
; -1.976 ; Detection:d1|blue[6]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.084     ; 2.891      ;
; -1.862 ; RAW2RGB:u4|mCCD_G[3]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.918      ;
; -1.838 ; RAW2RGB:u4|mCCD_G[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.894      ;
; -1.828 ; RAW2RGB:u4|mCCD_R[0]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.039      ; 2.896      ;
; -1.823 ; RAW2RGB:u4|mCCD_G[2]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.879      ;
; -1.790 ; RAW2RGB:u4|mCCD_G[5]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.846      ;
; -1.743 ; RAW2RGB:u4|mCCD_G[4]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.799      ;
; -1.723 ; RAW2RGB:u4|mCCD_G[7]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.779      ;
; -1.708 ; CCD_Capture:u3|Y_Cont[0]         ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.145     ; 2.570      ;
; -1.690 ; RAW2RGB:u4|mCCD_G[6]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.746      ;
; -1.672 ; RAW2RGB:u4|mCCD_G[3]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.731      ;
; -1.668 ; RAW2RGB:u4|mCCD_B[2]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.021      ; 2.718      ;
; -1.648 ; RAW2RGB:u4|mCCD_G[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.707      ;
; -1.647 ; RAW2RGB:u4|mCCD_G[9]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.703      ;
; -1.644 ; CCD_Capture:u3|Y_Cont[0]         ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.145     ; 2.506      ;
; -1.642 ; RAW2RGB:u4|mCCD_B[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.013      ; 2.684      ;
; -1.640 ; CCD_Capture:u3|Y_Cont[0]         ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.145     ; 2.502      ;
; -1.638 ; RAW2RGB:u4|mCCD_R[0]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.042      ; 2.709      ;
; -1.633 ; RAW2RGB:u4|mCCD_G[2]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.692      ;
; -1.619 ; RAW2RGB:u4|mCCD_B[4]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.013      ; 2.661      ;
; -1.614 ; RAW2RGB:u4|mCCD_R[2]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.025      ; 2.668      ;
; -1.600 ; RAW2RGB:u4|mCCD_G[5]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.659      ;
; -1.576 ; RAW2RGB:u4|mCCD_R[5]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.039      ; 2.644      ;
; -1.561 ; RAW2RGB:u4|mCCD_R[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.039      ; 2.629      ;
; -1.553 ; RAW2RGB:u4|mCCD_G[4]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.612      ;
; -1.537 ; RAW2RGB:u4|mCCD_B[0]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.053      ; 2.619      ;
; -1.533 ; RAW2RGB:u4|mCCD_G[7]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.592      ;
; -1.529 ; RAW2RGB:u4|mCCD_R[3]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.025      ; 2.583      ;
; -1.524 ; CCD_Capture:u3|Y_Cont[0]         ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.145     ; 2.386      ;
; -1.524 ; RAW2RGB:u4|mCCD_B[7]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.013      ; 2.566      ;
; -1.520 ; CCD_Capture:u3|Y_Cont[0]         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.145     ; 2.382      ;
; -1.505 ; RAW2RGB:u4|mCCD_G[8]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.027      ; 2.561      ;
; -1.500 ; RAW2RGB:u4|mCCD_G[6]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.559      ;
; -1.476 ; RAW2RGB:u4|mCCD_B[2]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.024      ; 2.529      ;
; -1.462 ; RAW2RGB:u4|mCCD_B[5]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.039      ; 2.530      ;
; -1.457 ; RAW2RGB:u4|mCCD_G[9]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.030      ; 2.516      ;
; -1.456 ; CCD_Capture:u3|Y_Cont[0]         ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.145     ; 2.318      ;
; -1.452 ; CCD_Capture:u3|Y_Cont[0]         ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.145     ; 2.314      ;
; -1.451 ; RAW2RGB:u4|mCCD_B[6]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.004      ; 2.484      ;
; -1.450 ; CCD_Capture:u3|X_Cont[0]         ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.152     ; 2.305      ;
; -1.450 ; RAW2RGB:u4|mCCD_B[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.016      ; 2.495      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.365 ; VGA_Controller:u1|V_Cont[4]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.224      ;
; -2.344 ; VGA_Controller:u1|V_Cont[7]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.203      ;
; -2.327 ; VGA_Controller:u1|V_Cont[6]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.186      ;
; -2.311 ; VGA_Controller:u1|V_Cont[2]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.170      ;
; -2.305 ; VGA_Controller:u1|H_Cont[9]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 3.163      ;
; -2.262 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 3.120      ;
; -2.241 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 3.099      ;
; -2.240 ; VGA_Controller:u1|H_Cont[0]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 3.098      ;
; -2.206 ; VGA_Controller:u1|V_Cont[3]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.065      ;
; -2.198 ; VGA_Controller:u1|V_Cont[5]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.057      ;
; -2.195 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 3.053      ;
; -2.156 ; VGA_Controller:u1|V_Cont[1]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.015      ;
; -2.150 ; VGA_Controller:u1|H_Cont[8]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 3.008      ;
; -2.117 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a62                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.201     ; 2.903      ;
; -2.117 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.094      ; 3.220      ;
; -2.116 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a62                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.201     ; 2.902      ;
; -2.110 ; VGA_Controller:u1|H_Cont[1]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 2.968      ;
; -2.107 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.094      ; 3.210      ;
; -2.105 ; VGA_Controller:u1|V_Cont[8]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 2.964      ;
; -2.081 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 2.939      ;
; -2.063 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.094      ; 3.166      ;
; -2.049 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.094      ; 3.152      ;
; -2.047 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.856      ;
; -2.034 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 3.139      ;
; -2.029 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 2.887      ;
; -2.028 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.837      ;
; -2.024 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 3.129      ;
; -2.022 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 2.880      ;
; -2.015 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.824      ;
; -2.007 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.816      ;
; -1.993 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.802      ;
; -1.988 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.797      ;
; -1.984 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 2.926      ;
; -1.980 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 3.085      ;
; -1.978 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.212     ; 2.753      ;
; -1.977 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.212     ; 2.752      ;
; -1.974 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.783      ;
; -1.967 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.094      ; 3.070      ;
; -1.966 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 3.071      ;
; -1.961 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 3.078      ;
; -1.958 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.767      ;
; -1.954 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.763      ;
; -1.953 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.089      ; 3.051      ;
; -1.944 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 3.061      ;
; -1.943 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.089      ; 3.041      ;
; -1.936 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.745      ;
; -1.922 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 3.039      ;
; -1.912 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a54                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.192     ; 2.707      ;
; -1.911 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a54                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.192     ; 2.706      ;
; -1.910 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.719      ;
; -1.908 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.210     ; 2.685      ;
; -1.907 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.210     ; 2.684      ;
; -1.907 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 3.024      ;
; -1.906 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a10                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.209     ; 2.684      ;
; -1.905 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a10                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.209     ; 2.683      ;
; -1.905 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 3.022      ;
; -1.899 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.089      ; 2.997      ;
; -1.894 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a69                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.209     ; 2.672      ;
; -1.893 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a69                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.209     ; 2.671      ;
; -1.891 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.090      ; 2.990      ;
; -1.890 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 3.007      ;
; -1.885 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a43~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.089      ; 2.983      ;
; -1.884 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.989      ;
; -1.881 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.090      ; 2.980      ;
; -1.875 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]  ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.684      ;
; -1.866 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.105      ; 2.980      ;
; -1.866 ; VGA_Controller:u1|V_Cont[4]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.044     ; 2.809      ;
; -1.861 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a1~porta_we_reg  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 2.978      ;
; -1.859 ; VGA_Controller:u1|H_Cont[6]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 2.801      ;
; -1.858 ; VGA_Controller:u1|V_Cont[2]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.044     ; 2.801      ;
; -1.856 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.202     ; 2.641      ;
; -1.856 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a68~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.961      ;
; -1.856 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a37~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.105      ; 2.970      ;
; -1.855 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a36                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.202     ; 2.640      ;
; -1.855 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a39~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.094      ; 2.958      ;
; -1.847 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a19                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.189     ; 2.645      ;
; -1.846 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a19                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.189     ; 2.644      ;
; -1.845 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12] ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.178     ; 2.654      ;
; -1.844 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a40~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.100      ; 2.953      ;
; -1.844 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a58~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.108      ; 2.961      ;
; -1.842 ; VGA_Controller:u1|V_Cont[7]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.044     ; 2.785      ;
; -1.838 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.212     ; 2.613      ;
; -1.838 ; VGA_Controller:u1|V_Cont[6]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.044     ; 2.781      ;
; -1.837 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a6                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.212     ; 2.612      ;
; -1.837 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a17~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.111      ; 2.957      ;
; -1.837 ; VGA_Controller:u1|H_Cont[5]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.090      ; 2.936      ;
; -1.834 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a40~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.100      ; 2.943      ;
; -1.828 ; VGA_Controller:u1|V_Cont[9]                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 2.687      ;
; -1.825 ; VGA_Controller:u1|H_Cont[3]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a71~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.104      ; 2.938      ;
; -1.824 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a22                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.192     ; 2.619      ;
; -1.823 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a22                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.192     ; 2.618      ;
; -1.823 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a47~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.090      ; 2.922      ;
; -1.817 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a63                            ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.211     ; 2.593      ;
; -1.817 ; VGA_Controller:u1|H_Cont[2]                                                                                                      ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a68~porta_we_reg ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.922      ;
; -1.816 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a4                             ; Color_Mapper:c1|point_on                                                                                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.215     ; 2.588      ;
; -1.816 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a63                            ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.211     ; 2.592      ;
; -1.816 ; VGA_Controller:u1|H_Cont[4]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 2.758      ;
; -1.815 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a4                             ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.215     ; 2.587      ;
; -1.813 ; VGA_Controller:u1|H_Cont[7]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 2.755      ;
; -1.813 ; VGA_Controller:u1|H_Cont[8]                                                                                                      ; Color_Mapper:c1|value_inT[0]                                                                                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 2.755      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                         ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -2.311 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.223      ;
; -2.296 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.214      ;
; -2.296 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.214      ;
; -2.277 ; RAW2RGB:u4|mCCD_R[1]      ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.102      ; 3.308      ;
; -2.250 ; RAW2RGB:u4|mCCD_R[8]      ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.089      ; 3.268      ;
; -2.242 ; RAW2RGB:u4|mCCD_R[0]      ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.103      ; 3.274      ;
; -2.218 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.130      ;
; -2.214 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.126      ;
; -2.203 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.121      ;
; -2.203 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.121      ;
; -2.199 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.117      ;
; -2.199 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.117      ;
; -2.196 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.124      ;
; -2.196 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.124      ;
; -2.187 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.106      ;
; -2.183 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.095      ;
; -2.182 ; RAW2RGB:u4|mCCD_R[7]      ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.088      ; 3.199      ;
; -2.180 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.092      ;
; -2.177 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.089      ;
; -2.172 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.097      ;
; -2.172 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.097      ;
; -2.168 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.086      ;
; -2.168 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.086      ;
; -2.167 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.086      ;
; -2.165 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.083      ;
; -2.165 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.083      ;
; -2.162 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.080      ;
; -2.162 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.080      ;
; -2.159 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.071      ;
; -2.157 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.085      ;
; -2.157 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.085      ;
; -2.155 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.074      ;
; -2.155 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.067      ;
; -2.152 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.077      ;
; -2.152 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.077      ;
; -2.144 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.062      ;
; -2.144 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.062      ;
; -2.140 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.065      ;
; -2.140 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.065      ;
; -2.140 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.058      ;
; -2.140 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.058      ;
; -2.109 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.038      ;
; -2.109 ; CCD_Capture:u3|X_Cont[5]  ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.038      ;
; -2.103 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.031      ;
; -2.103 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.031      ;
; -2.099 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.027      ;
; -2.099 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.027      ;
; -2.098 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 3.010      ;
; -2.086 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.005      ;
; -2.086 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.005      ;
; -2.086 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.005      ;
; -2.083 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.001      ;
; -2.083 ; CCD_Capture:u3|X_Cont[0]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.001      ;
; -2.076 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.995      ;
; -2.072 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.007      ;
; -2.072 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.007      ;
; -2.071 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.996      ;
; -2.071 ; CCD_Capture:u3|Y_Cont[7]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.996      ;
; -2.071 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.996      ;
; -2.071 ; CCD_Capture:u3|Y_Cont[1]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.996      ;
; -2.071 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.996      ;
; -2.071 ; CCD_Capture:u3|Y_Cont[4]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.996      ;
; -2.069 ; RAW2RGB:u4|mCCD_R[6]      ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.088      ; 3.086      ;
; -2.068 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.996      ;
; -2.068 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.996      ;
; -2.067 ; CCD_Capture:u3|X_Cont[7]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 2.979      ;
; -2.065 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.993      ;
; -2.065 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.993      ;
; -2.064 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.992      ;
; -2.064 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.992      ;
; -2.062 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.990      ;
; -2.062 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.990      ;
; -2.061 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.017     ; 2.973      ;
; -2.061 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.986      ;
; -2.061 ; CCD_Capture:u3|Y_Cont[6]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.986      ;
; -2.060 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.988      ;
; -2.060 ; CCD_Capture:u3|X_Cont[3]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.988      ;
; -2.052 ; CCD_Capture:u3|X_Cont[7]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 2.970      ;
; -2.052 ; CCD_Capture:u3|X_Cont[7]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 2.970      ;
; -2.052 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.987      ;
; -2.052 ; CCD_Capture:u3|Y_Cont[0]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.987      ;
; -2.046 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[5] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 2.964      ;
; -2.046 ; CCD_Capture:u3|X_Cont[2]  ; Detection:d1|red[4] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.011     ; 2.964      ;
; -2.044 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.972      ;
; -2.044 ; CCD_Capture:u3|X_Cont[8]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.972      ;
; -2.040 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.975      ;
; -2.040 ; CCD_Capture:u3|Y_Cont[3]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.975      ;
; -2.040 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[6] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.968      ;
; -2.040 ; CCD_Capture:u3|X_Cont[6]  ; Detection:d1|red[7] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.968      ;
; -2.033 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.968      ;
; -2.033 ; CCD_Capture:u3|Y_Cont[2]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.968      ;
; -2.029 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.957      ;
; -2.029 ; CCD_Capture:u3|X_Cont[9]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.957      ;
; -2.028 ; CCD_Capture:u3|Y_Cont[10] ; Detection:d1|red[9] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.947      ;
; -2.026 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.954      ;
; -2.026 ; CCD_Capture:u3|X_Cont[10] ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.954      ;
; -2.023 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[1] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.951      ;
; -2.023 ; CCD_Capture:u3|X_Cont[1]  ; Detection:d1|red[2] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.951      ;
; -2.016 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[8] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.945      ;
; -2.016 ; CCD_Capture:u3|X_Cont[4]  ; Detection:d1|red[0] ; GPIO[10]     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.945      ;
+--------+---------------------------+---------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 4.446 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 3.640      ;
; 4.446 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 3.640      ;
; 4.446 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 3.640      ;
; 4.446 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 3.640      ;
; 4.448 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 3.648      ;
; 4.448 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 3.648      ;
; 4.448 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 3.648      ;
; 4.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 3.596      ;
; 4.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 3.596      ;
; 4.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 3.596      ;
; 4.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 3.596      ;
; 4.641 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 3.463      ;
; 4.641 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 3.463      ;
; 4.641 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 3.463      ;
; 4.641 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 3.463      ;
; 4.753 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 3.349      ;
; 4.753 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 3.349      ;
; 4.753 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 3.349      ;
; 4.779 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 3.323      ;
; 4.779 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 3.323      ;
; 4.779 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 3.323      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.852     ; 3.243      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.855 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 3.233      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 4.940 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.832     ; 3.165      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.041 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 3.056      ;
; 5.674 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.236      ;
; 5.674 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.236      ;
; 5.674 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.236      ;
; 5.674 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.236      ;
; 5.676 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.244      ;
; 5.676 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.244      ;
; 5.676 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.244      ;
; 5.723 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.187      ;
; 5.723 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.187      ;
; 5.723 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.187      ;
; 5.723 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.187      ;
; 5.725 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.195      ;
; 5.725 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.195      ;
; 5.725 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.195      ;
; 5.733 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.062     ; 4.192      ;
; 5.733 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.062     ; 4.192      ;
; 5.733 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.062     ; 4.192      ;
; 5.733 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.062     ; 4.192      ;
; 5.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.151      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.459 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.547      ; 0.307      ;
; -1.433 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.537      ; 0.323      ;
; -0.952 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.547      ; 0.314      ;
; -0.942 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.537      ; 0.314      ;
; -0.205 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.531      ; 1.517      ;
; 0.173  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.536      ; 1.900      ;
; 0.181  ; State_Control:sc1|state.RUN        ; State_Control:sc1|state.RUN        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.204  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.208  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.334      ;
; 0.225  ; RAW2RGB:u4|mCCD_R[1]               ; Detection:d1|red[1]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.168      ; 0.507      ;
; 0.252  ; RAW2RGB:u4|mCCD_B[0]               ; Detection:d1|blue[0]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.200      ; 0.566      ;
; 0.267  ; RAW2RGB:u4|mCCD_R[0]               ; Detection:d1|red[0]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.168      ; 0.549      ;
; 0.285  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.409      ;
; 0.286  ; RAW2RGB:u4|mCCD_R[5]               ; Detection:d1|red[5]~_Duplicate_1   ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.168      ; 0.568      ;
; 0.289  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.290  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.291  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.299  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.309  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.435      ;
; 0.311  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.437      ;
; 0.324  ; RAW2RGB:u4|mCCD_G[4]               ; Detection:d1|green[3]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.610      ;
; 0.328  ; RAW2RGB:u4|mCCD_G[7]               ; Detection:d1|green[6]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.614      ;
; 0.334  ; RAW2RGB:u4|mCCD_G[8]               ; Detection:d1|green[7]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.620      ;
; 0.339  ; RAW2RGB:u4|mCCD_G[5]               ; Detection:d1|green[4]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.625      ;
; 0.342  ; RAW2RGB:u4|mCCD_G[10]              ; Detection:d1|green[9]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.628      ;
; 0.346  ; RAW2RGB:u4|mCCD_G[2]               ; Detection:d1|green[1]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.632      ;
; 0.354  ; RAW2RGB:u4|mCCD_G[1]               ; Detection:d1|green[0]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.640      ;
; 0.358  ; RAW2RGB:u4|mCCD_B[6]               ; Detection:d1|blue[6]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.153      ; 0.625      ;
; 0.376  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.502      ;
; 0.423  ; RAW2RGB:u4|mCCD_B[9]               ; Detection:d1|blue[9]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.170      ; 0.707      ;
; 0.429  ; RAW2RGB:u4|mCCD_B[3]               ; Detection:d1|blue[3]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.170      ; 0.713      ;
; 0.434  ; RAW2RGB:u4|mCCD_G[9]               ; Detection:d1|green[8]              ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.172      ; 0.720      ;
; 0.435  ; RAW2RGB:u4|mCCD_B[8]               ; Detection:d1|blue[8]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.155      ; 0.704      ;
; 0.438  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.563      ;
; 0.439  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.565      ;
; 0.440  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.440  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.440  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.441  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.447  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.572      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450  ; RAW2RGB:u4|mCCD_B[1]               ; Detection:d1|blue[1]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.161      ; 0.725      ;
; 0.451  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.456 ; State_Control:sc1|state.RUN                                                                                                                                 ; Color_Mapper:c1|point_on                                                                                                                                    ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 0.765      ;
; -0.404 ; State_Control:sc1|state.RUN                                                                                                                                 ; Color_Mapper:c1|value_inT[0]                                                                                                                                ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 0.817      ;
; 0.142  ; Color_Mapper:c1|value_in[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a66~porta_datain_reg0                                     ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.474      ;
; 0.173  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.226      ; 0.503      ;
; 0.177  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.509      ;
; 0.178  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.199      ; 0.481      ;
; 0.178  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.226      ; 0.508      ;
; 0.180  ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.512      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.514      ;
; 0.183  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.226      ; 0.513      ;
; 0.185  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.226      ; 0.515      ;
; 0.187  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.189      ; 0.480      ;
; 0.187  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.314      ;
; 0.188  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.190  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.316      ;
; 0.191  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.523      ;
; 0.192  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.226      ; 0.522      ;
; 0.194  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.201      ; 0.499      ;
; 0.194  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.201      ; 0.499      ;
; 0.194  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.227      ; 0.525      ;
; 0.195  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.225      ; 0.524      ;
; 0.197  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.226      ; 0.527      ;
; 0.199  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.325      ;
; 0.200  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.326      ;
; 0.200  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.326      ;
; 0.204  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.536      ;
; 0.207  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.539      ;
; 0.207  ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.334      ;
; 0.209  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.335      ;
; 0.210  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.228      ; 0.542      ;
; 0.211  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a15~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.226      ; 0.541      ;
; 0.213  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.339      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.341      ;
; 0.216  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.342      ;
; 0.216  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.342      ;
; 0.245  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.372      ;
; 0.247  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.373      ;
; 0.256  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.383      ;
; 0.259  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.385      ;
; 0.260  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.385      ;
; 0.260  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.386      ;
; 0.262  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.388      ;
; 0.262  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.388      ;
; 0.262  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.388      ;
; 0.262  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.388      ;
; 0.263  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.389      ;
; 0.263  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.389      ;
; 0.264  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.392      ;
; 0.267  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.395      ;
; 0.269  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.393      ;
; 0.271  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.399      ;
; 0.272  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.399      ;
; 0.278  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.406      ;
; 0.278  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.404      ;
; 0.279  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.407      ;
; 0.281  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.409      ;
; 0.281  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.409      ;
; 0.284  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.410      ;
; 0.288  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.415      ;
; 0.290  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.418      ;
; 0.298  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.201      ; 0.603      ;
; 0.298  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.201      ; 0.603      ;
; 0.299  ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.426      ;
; 0.303  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.430      ;
; 0.303  ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.430      ;
; 0.306  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a65~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.227      ; 0.637      ;
; 0.307  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a65~porta_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.225      ; 0.636      ;
; 0.308  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.435      ;
; 0.308  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.435      ;
; 0.309  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.436      ;
; 0.309  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.436      ;
; 0.309  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.436      ;
; 0.310  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.437      ;
; 0.310  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.437      ;
; 0.310  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.436      ;
; 0.310  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.436      ;
; 0.311  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a11~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.227      ; 0.642      ;
; 0.311  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; Color_Mapper:c1|RAM:ram1|altsyncram:altsyncram_component|altsyncram_tnn1:auto_generated|ram_block1a65~portb_address_reg0                                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.227      ; 0.642      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.100 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.236      ; 0.440      ;
; 0.110 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.236      ; 0.450      ;
; 0.146 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.449      ;
; 0.147 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.450      ;
; 0.148 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.451      ;
; 0.150 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.233      ; 0.487      ;
; 0.154 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.457      ;
; 0.155 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.458      ;
; 0.158 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.233      ; 0.495      ;
; 0.163 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.466      ;
; 0.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.171 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Write                                                                                                                                 ; Sdram_Control_4Port:u6|Write                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.515      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.319      ;
; 0.199 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.324      ;
; 0.201 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.208      ; 0.471      ;
; 0.201 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.336      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.316      ;
; 0.212 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.026      ; 0.322      ;
; 0.212 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.026      ; 0.322      ;
; 0.213 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.026      ; 0.323      ;
; 0.216 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.090      ; 0.390      ;
; 0.219 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.325      ;
; 0.222 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.330      ;
; 0.229 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.013      ; 0.326      ;
; 0.231 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.011      ; 0.326      ;
; 0.231 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.014      ; 0.329      ;
; 0.232 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.023      ; 0.339      ;
; 0.232 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.023      ; 0.339      ;
; 0.234 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.012      ; 0.330      ;
; 0.234 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.014      ; 0.332      ;
; 0.236 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.012      ; 0.332      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.073      ; 0.399      ;
; 0.253 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.384      ;
; 0.258 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.389      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.064      ; 0.409      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.392      ;
; 0.266 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.374      ;
; 0.267 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.398      ;
; 0.268 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.393      ;
; 0.275 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.406      ;
; 0.276 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.401      ;
; 0.277 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.386      ;
; 0.278 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.387      ;
; 0.278 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.387      ;
; 0.281 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.055      ; 0.420      ;
; 0.281 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.090      ; 0.455      ;
; 0.282 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.390      ;
; 0.285 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.464      ;
; 0.286 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.394      ;
; 0.289 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.090      ; 0.463      ;
; 0.290 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.097      ; 0.491      ;
; 0.294 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.491      ;
; 0.294 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.402      ;
; 0.295 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.091      ; 0.490      ;
; 0.295 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.069      ; 0.468      ;
; 0.302 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.499      ;
; 0.303 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.091      ; 0.498      ;
; 0.303 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.013      ; 0.400      ;
; 0.306 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.437      ;
; 0.306 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.414      ;
; 0.309 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.440      ;
; 0.311 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.508      ;
; 0.312 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.509      ;
; 0.312 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.421      ;
; 0.313 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.091      ; 0.508      ;
; 0.313 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.314 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.511      ;
; 0.314 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.445      ;
; 0.314 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.439      ;
; 0.315 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.091      ; 0.510      ;
; 0.315 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.093      ; 0.512      ;
; 0.315 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.091      ; 0.510      ;
; 0.315 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.091      ; 0.511      ;
; 0.317 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.426      ;
; 0.319 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~portb_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.505      ;
; 0.319 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.080      ; 0.504      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.181 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.208 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.333      ;
; 0.210 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.335      ;
; 0.215 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.340      ;
; 0.220 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.345      ;
; 0.256 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.381      ;
; 0.258 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.383      ;
; 0.259 ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.383      ;
; 0.267 ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.392      ;
; 0.297 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.421      ;
; 0.302 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.430      ;
; 0.309 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.434      ;
; 0.309 ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.435      ;
; 0.313 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.437      ;
; 0.319 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.444      ;
; 0.321 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.445      ;
; 0.327 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.451      ;
; 0.328 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.452      ;
; 0.331 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.456      ;
; 0.332 ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.456      ;
; 0.333 ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.457      ;
; 0.334 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.459      ;
; 0.334 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.459      ;
; 0.336 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.461      ;
; 0.337 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.462      ;
; 0.343 ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.467      ;
; 0.343 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.468      ;
; 0.344 ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.468      ;
; 0.344 ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.468      ;
; 0.345 ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.469      ;
; 0.345 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.470      ;
; 0.346 ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.470      ;
; 0.346 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.470      ;
; 0.370 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.494      ;
; 0.371 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.496      ;
; 0.374 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.498      ;
; 0.375 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.499      ;
; 0.376 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.500      ;
; 0.380 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.505      ;
; 0.384 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.509      ;
; 0.392 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.517      ;
; 0.395 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.519      ;
; 0.396 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.520      ;
; 0.396 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.520      ;
; 0.397 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.521      ;
; 0.397 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.521      ;
; 0.399 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.523      ;
; 0.399 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.523      ;
; 0.399 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.523      ;
; 0.400 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.529      ;
; 0.416 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.542      ;
; 0.421 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.547      ;
; 0.427 ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.551      ;
; 0.437 ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.560      ;
; 0.456 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.580      ;
; 0.461 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.585      ;
; 0.464 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.588      ;
; 0.468 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.593      ;
; 0.471 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.595      ;
; 0.475 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.599      ;
; 0.480 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.605      ;
; 0.480 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.604      ;
; 0.480 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.604      ;
; 0.483 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.608      ;
; 0.483 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.607      ;
; 0.485 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.609      ;
; 0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.611      ;
; 0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.614      ;
; 0.489 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.614      ;
; 0.490 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.614      ;
; 0.492 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.617      ;
; 0.492 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.617      ;
; 0.499 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.624      ;
; 0.499 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.623      ;
; 0.504 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.629      ;
; 0.507 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.631      ;
; 0.509 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.633      ;
; 0.509 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.633      ;
; 0.523 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.647      ;
; 0.526 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.650      ;
; 0.529 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.658      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.176     ; 1.769      ;
; -0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.193     ; 1.752      ;
; -0.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.161     ; 1.774      ;
; -0.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.161     ; 1.774      ;
; -0.944 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.152     ; 1.769      ;
; -0.944 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.152     ; 1.769      ;
; -0.944 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.152     ; 1.769      ;
; -0.944 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.152     ; 1.769      ;
; -0.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.168     ; 1.750      ;
; -0.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.168     ; 1.750      ;
; -0.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.168     ; 1.750      ;
; -0.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.168     ; 1.750      ;
; -0.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.168     ; 1.750      ;
; -0.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.168     ; 1.750      ;
; -0.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.168     ; 1.750      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.162     ; 1.754      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.158     ; 1.756      ;
; -0.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.159     ; 1.752      ;
; -0.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.159     ; 1.752      ;
; -0.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.159     ; 1.752      ;
; -0.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.159     ; 1.752      ;
; -0.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.159     ; 1.752      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.154     ; 1.750      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.154     ; 1.750      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.154     ; 1.750      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.154     ; 1.750      ;
; -0.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.145     ; 1.754      ;
; -0.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.145     ; 1.754      ;
; -0.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.145     ; 1.754      ;
; -0.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.145     ; 1.754      ;
; -0.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.756      ;
; -0.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.756      ;
; -0.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.756      ;
; -0.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.756      ;
; -0.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.756      ;
; -0.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.748      ;
; -0.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.748      ;
; -0.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.748      ;
; -0.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.144     ; 1.744      ;
; -0.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.748      ;
; -0.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.140     ; 1.748      ;
; -0.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.766      ;
; -0.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.766      ;
; -0.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.766      ;
; -0.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.766      ;
; -0.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.766      ;
; -0.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.766      ;
; -0.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.766      ;
; -0.896 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.107     ; 1.766      ;
; -0.896 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.107     ; 1.766      ;
; -0.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.124     ; 1.748      ;
; -0.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.124     ; 1.748      ;
; -0.890 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.746      ;
; -0.890 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.746      ;
; -0.890 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.746      ;
; -0.890 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.746      ;
; -0.890 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.121     ; 1.746      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.881 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.116     ; 1.742      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.108     ; 1.746      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.037 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 1.845      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.047 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.966      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.975      ;
; 0.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.068      ; 1.984      ;
; 0.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.080      ; 1.993      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.913      ; 1.762      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.913      ; 1.762      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.908      ; 1.757      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.914      ; 1.763      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.914      ; 1.763      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.914      ; 1.763      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.912      ; 1.761      ;
; 0.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.910      ; 1.759      ;
; 0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.928      ; 1.774      ;
; 0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.927      ; 1.773      ;
; 0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.927      ; 1.773      ;
; 0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.927      ; 1.773      ;
; 0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.927      ; 1.773      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.933      ; 1.777      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.933      ; 1.777      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.933      ; 1.777      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.933      ; 1.777      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.933      ; 1.777      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.933      ; 1.777      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.933      ; 1.777      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
; 0.133 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.932      ; 1.776      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.959      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.946      ;
; 6.287 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.695     ; 1.977      ;
; 6.295 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.964      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 1.771      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.331 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 1.769      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.857     ; 1.748      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.855     ; 1.750      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.853     ; 1.752      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.853     ; 1.752      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.853     ; 1.752      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 1.756      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.851     ; 1.754      ;
; 6.339 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.765      ;
; 6.339 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.765      ;
; 6.339 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.765      ;
; 6.339 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.765      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.361      ;
; 0.163 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.356      ;
; 0.194 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.460      ;
; 0.194 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.460      ;
; 0.194 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.152      ; 1.460      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.212 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.151      ; 1.477      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.404 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.110      ; 1.628      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.104      ; 1.623      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.104      ; 1.623      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.104      ; 1.623      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.106      ; 1.625      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.106      ; 1.625      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.106      ; 1.625      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.106      ; 1.625      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.108      ; 1.627      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.104      ; 1.623      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.107      ; 1.626      ;
; 0.406 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.105      ; 1.625      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.089      ; 1.615      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.089      ; 1.615      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.084      ; 1.610      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.086      ; 1.612      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.090      ; 1.616      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.088      ; 1.614      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.088      ; 1.614      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.088      ; 1.614      ;
; 0.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.090      ; 1.616      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.037     ; 0.634      ;
; 0.611 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.096      ; 0.821      ;
; 0.611 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.096      ; 0.821      ;
; 0.687 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.052      ; 0.853      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.029     ; 0.831      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.773 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.020     ; 0.867      ;
; 0.787 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.074      ; 0.975      ;
; 0.796 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.067      ; 0.977      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.058      ; 1.021      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.055     ; 0.986      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.069     ; 0.972      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.055     ; 0.986      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.055     ; 0.986      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.055     ; 0.986      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.055     ; 0.986      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.055     ; 0.986      ;
; 0.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.055     ; 0.986      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.041     ; 1.049      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.041     ; 1.049      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.041     ; 1.049      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.041     ; 1.049      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.041     ; 1.049      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.041     ; 1.049      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.043     ; 1.089      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.312 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.041      ; 1.467      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.315 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.048      ; 1.477      ;
; 1.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.035      ; 1.591      ;
; 1.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.026      ; 1.593      ;
; 1.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.026      ; 1.593      ;
; 1.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.026      ; 1.593      ;
; 1.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.026      ; 1.593      ;
; 1.456 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.021      ; 1.591      ;
; 1.459 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.022      ; 1.595      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.021      ; 1.597      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.021      ; 1.597      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.021      ; 1.597      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.021      ; 1.597      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.021      ; 1.597      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.021      ; 1.597      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.630      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.632      ;
; 2.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.631      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.498     ; 1.617      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.500     ; 1.615      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.614      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.616      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.614      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.629      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.496     ; 1.623      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.496     ; 1.623      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.496     ; 1.623      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.497     ; 1.622      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.496     ; 1.623      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                      ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                           ; -6.135    ; -2.805 ; -2.390   ; 0.095   ; -3.210              ;
;  CCD_MCLK~_Duplicate_2                     ; -5.432    ; -0.769 ; -0.712   ; 0.095   ; -2.693              ;
;  CLOCK_50                                  ; -5.586    ; -2.805 ; N/A      ; N/A     ; 9.265               ;
;  GPIO[10]                                  ; -6.079    ; 0.159  ; -2.390   ; 0.557   ; -3.210              ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -6.135    ; 0.181  ; N/A      ; N/A     ; -1.285              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -0.278    ; 0.100  ; 3.082    ; 2.930   ; 4.707               ;
; Design-wide TNS                            ; -2109.597 ; -7.258 ; -445.529 ; 0.0     ; -1719.942           ;
;  CCD_MCLK~_Duplicate_2                     ; -1315.103 ; -1.424 ; -70.651  ; 0.000   ; -1263.224           ;
;  CLOCK_50                                  ; -180.870  ; -5.834 ; N/A      ; N/A     ; 0.000               ;
;  GPIO[10]                                  ; -496.214  ; 0.000  ; -374.878 ; 0.000   ; -401.392            ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -114.736  ; 0.000  ; N/A      ; N/A     ; -62.965             ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -2.674    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLOCK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 6947     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; CCD_MCLK~_Duplicate_2                     ; 2        ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1221     ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; CLOCK_50                                  ; 920      ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; GPIO[10]                                  ; 20250    ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 4623     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20       ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 580      ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11704    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 6947     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; CCD_MCLK~_Duplicate_2                     ; 2        ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1221     ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; CLOCK_50                                  ; 920      ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; GPIO[10]                                  ; 20250    ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 4623     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20       ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 580      ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11704    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 145      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 195      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 145      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 195      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 126   ; 126  ;
; Unconstrained Output Ports      ; 106   ; 106  ;
; Unconstrained Output Port Paths ; 630   ; 630  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                            ;
+-------------------------------------------+-------------------------------------------+-----------+-------------+
; Target                                    ; Clock                                     ; Type      ; Status      ;
+-------------------------------------------+-------------------------------------------+-----------+-------------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; Base      ; Constrained ;
; CLOCK_50                                  ; CLOCK_50                                  ; Base      ; Constrained ;
; GPIO[10]                                  ; GPIO[10]                                  ; Base      ; Constrained ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; Base      ; Constrained ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; Constrained ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; Constrained ;
+-------------------------------------------+-------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Apr 28 22:01:20 2017
Info: Command: quartus_sta DE2_CCD -c DE2_CCD
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_87o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_CCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CCD_MCLK~_Duplicate_2 CCD_MCLK~_Duplicate_2
    Info (332105): create_clock -period 1.000 -name GPIO[10] GPIO[10]
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.135            -114.736 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -6.079            -496.214 GPIO[10] 
    Info (332119):    -5.586            -180.870 CLOCK_50 
    Info (332119):    -5.432           -1315.103 CCD_MCLK~_Duplicate_2 
    Info (332119):    -0.278              -2.674 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.805              -5.834 CLOCK_50 
    Info (332119):    -0.769              -1.424 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.288               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.403               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.417               0.000 GPIO[10] 
Info (332146): Worst-case recovery slack is -2.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.390            -374.878 GPIO[10] 
    Info (332119):    -0.712             -70.651 CCD_MCLK~_Duplicate_2 
    Info (332119):     3.082               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.990               0.000 GPIO[10] 
    Info (332119):     5.530               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -393.753 GPIO[10] 
    Info (332119):    -2.693           -1263.224 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -62.965 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.707               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.658               0.000 CLOCK_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 81 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.604            -101.270 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -5.358            -435.727 GPIO[10] 
    Info (332119):    -5.080            -167.507 CLOCK_50 
    Info (332119):    -4.966           -1173.578 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.685               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.550              -5.221 CLOCK_50 
    Info (332119):    -0.761              -1.420 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.300               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.353               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.387               0.000 GPIO[10] 
Info (332146): Worst-case recovery slack is -1.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.928            -299.701 GPIO[10] 
    Info (332119):    -0.550             -38.424 CCD_MCLK~_Duplicate_2 
    Info (332119):     3.871               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.231               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.811               0.000 GPIO[10] 
    Info (332119):     4.873               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -391.949 GPIO[10] 
    Info (332119):    -2.649           -1245.272 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -62.965 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.708               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.660               0.000 CLOCK_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 81 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.668             -31.527 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -2.576            -154.560 GPIO[10] 
    Info (332119):    -2.365            -445.362 CCD_MCLK~_Duplicate_2 
    Info (332119):    -2.311             -67.452 CLOCK_50 
    Info (332119):     4.446               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.459              -3.097 CLOCK_50 
    Info (332119):    -0.456              -0.860 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.100               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.159               0.000 GPIO[10] 
    Info (332119):     0.181               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -0.968
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.968            -134.141 GPIO[10] 
    Info (332119):     0.037               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     6.251               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.095               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.557               0.000 GPIO[10] 
    Info (332119):     2.930               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -401.392 GPIO[10] 
    Info (332119):    -1.000            -536.000 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.000             -49.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.751               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.265               0.000 CLOCK_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 81 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 762 megabytes
    Info: Processing ended: Fri Apr 28 22:01:26 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


