INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ALU_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ParallelAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ParallelSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
