{"vcs1":{"timestamp_begin":1679769517.215654679, "rt":0.41, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1679769517.691305137, "rt":0.41, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1679769518.153414909, "rt":0.20, "ut":0.05, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679769516.869702597}
{"VCS_COMP_START_TIME": 1679769516.869702597}
{"VCS_COMP_END_TIME": 1679769518.419372341}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 230984}}
