/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  reg [14:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  reg [7:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [20:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [22:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_37z ? celloutsig_0_9z[1] : celloutsig_0_38z[10];
  assign celloutsig_1_0z = in_data[119] ? in_data[159] : in_data[150];
  assign celloutsig_0_34z = ~(celloutsig_0_16z & celloutsig_0_12z[3]);
  assign celloutsig_0_47z = ~(celloutsig_0_3z[0] & celloutsig_0_6z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z & celloutsig_1_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z & celloutsig_0_6z);
  assign celloutsig_0_45z = ~(celloutsig_0_34z | celloutsig_0_26z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z[2] | celloutsig_0_1z[9]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z[0] | celloutsig_0_3z[0]);
  assign celloutsig_0_22z = ~(celloutsig_0_3z[1] | celloutsig_0_8z);
  assign celloutsig_0_16z = ~celloutsig_0_12z[0];
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z[5]);
  assign celloutsig_1_3z = celloutsig_1_1z[5] | ~(celloutsig_1_2z);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(in_data[191]);
  assign celloutsig_1_18z = celloutsig_1_4z | ~(celloutsig_1_5z);
  assign celloutsig_0_21z = celloutsig_0_19z[1] | ~(celloutsig_0_14z);
  assign celloutsig_0_0z = in_data[67:59] <= in_data[79:71];
  assign celloutsig_0_37z = { celloutsig_0_10z[9:5], celloutsig_0_5z } <= { celloutsig_0_17z[8:0], celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } <= { celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[185:179], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } <= { celloutsig_1_1z[5], celloutsig_1_1z[7:5], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = in_data[158:155] <= { celloutsig_1_8z[4], celloutsig_1_8z[4], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_5z } <= { celloutsig_1_1z[7:5], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[5] };
  assign celloutsig_0_8z = { celloutsig_0_4z[12:4], celloutsig_0_2z } <= { celloutsig_0_7z[7:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[54:45] <= celloutsig_0_1z[11:2];
  assign celloutsig_0_3z = celloutsig_0_1z[13:10] % { 1'h1, in_data[5], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_4z[20:13], celloutsig_0_6z };
  assign celloutsig_0_30z = { celloutsig_0_3z[3:1], celloutsig_0_16z, celloutsig_0_16z } % { 1'h1, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_38z = ~ { celloutsig_0_28z[7:3], celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_34z, celloutsig_0_23z };
  assign celloutsig_0_23z = ^ { celloutsig_0_3z[3], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_26z = ^ celloutsig_0_4z[12:6];
  assign celloutsig_0_4z = { in_data[88:81], celloutsig_0_1z } >> { in_data[50:29], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_1z[9:5] >> { celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_4z[13:11] >> { celloutsig_0_3z[1:0], celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_7z } >> { celloutsig_0_1z[9:2], celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_10z[12:2], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_16z } >>> { in_data[57:48], celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_1z[8:4] - { celloutsig_0_10z[12:11], celloutsig_0_9z };
  assign celloutsig_0_32z = celloutsig_0_10z - { celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_1z[1:0], celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[59:50], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_3z[3:1], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_28z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_28z = { celloutsig_0_4z[21:20], celloutsig_0_18z };
  assign { out_data[0], out_data[2], out_data[6:3] } = ~ { celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_30z[4:3], celloutsig_0_26z, celloutsig_0_15z };
  assign { celloutsig_1_1z[5], celloutsig_1_1z[7:6] } = ~ { celloutsig_1_0z, in_data[113:112] };
  assign { celloutsig_1_8z[0], celloutsig_1_8z[4], celloutsig_1_8z[1], celloutsig_1_8z[12:5] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, in_data[125:118] };
  assign celloutsig_1_1z[4:0] = { celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[5] };
  assign celloutsig_1_8z[3:2] = { celloutsig_1_8z[4], celloutsig_1_8z[4] };
  assign { out_data[128], out_data[96], out_data[32], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, out_data[3] };
endmodule
