package nucleusrv.csr

import chisel3._
import chisel3.util._

case class CSROperations(
    val READ    :UInt   =   0.U(2.W),
    val WRITE   :UInt   =   1.U(2.W),
    val SET     :UInt   =   2.U(2.W),
    val CLEAR   :UInt   =   3.U(2.W)
)

class CSRRegFile extends Module{
    val io = IO(new CSRRegFileIO)

    /****************** Initializations ******************/
    // Registers
    val MISA_REG            = RegInit(0.U(32.W))
    val MHARTID_REG         = RegInit(0.U(32.W))
    val MCAUSE_REG          = RegInit(0.U(32.W))
    val MTVEC_REG           = RegInit(0.U(32.W))
    val MEPC_REG            = RegInit(0.U(32.W))
    val MIE_REG             = RegInit(0.U(32.W))
    
    // MSTATUS
    val MSTATUS_TW_REG      = RegInit(0.U(1.W))
    val MSTATUS_MPRV_REG    = RegInit(0.U(1.W))
    val MSTATUS_MPP_REG     = RegInit(0.U(2.W))
    val MSTATUS_MPIE_REG    = RegInit(0.U(1.W))
    val MSTATUS_MIE_REG     = RegInit(0.U(1.W))

    //FCSR 
    val FCSR_NX_REG         = RegInit(0.B)
    val FCSR_UF_REG         = RegInit(0.B)
    val FCSR_OF_REG         = RegInit(0.B)
    val FCSR_DZ_REG         = RegInit(0.B)
    val FCSR_NV_REG         = RegInit(0.B)
    val FCSR_FRM_REG        = RegInit(0.U(3.W))

    // Hardwired
    MISA_REG                := io.MISA.i_value
    MHARTID_REG             := io.MHARTID.i_value

    Vector(
      FCSR_NX_REG,
      FCSR_UF_REG,
      FCSR_OF_REG,
      FCSR_DZ_REG,
      FCSR_NV_REG
    ).zipWithIndex.foreach(
      f => f._1 := f._1 | io.FCSR.except(f._2)
    )
    io.FCSR.nx              := FCSR_NX_REG
    io.FCSR.uf              := FCSR_UF_REG
    io.FCSR.of              := FCSR_OF_REG
    io.FCSR.dz              := FCSR_DZ_REG
    io.FCSR.nv              := FCSR_NV_REG
    io.FCSR.frm             := FCSR_FRM_REG

    // Wires
    val w_data                  = Wire(UInt(32.W))
    val r_data                  = Wire(UInt(32.W))
    val MSTATUS_WIRE            = WireInit(Cat("b0".U(10.W), MSTATUS_TW_REG, "b0".U(3.W), MSTATUS_MPRV_REG, "b0".U(4.W), MSTATUS_MPP_REG, "b0".U(3.W), MSTATUS_MPIE_REG, "b0".U(3.W), MSTATUS_MIE_REG, "b0".U(3.W)))
    val MCAUSE_WLRL_WIRE        = WireInit(MCAUSE_REG(30,0))
    val MCAUSE_INTERRUPT_WIRE   = WireInit(MCAUSE_REG(31))
    val MTVEC_MODE_WIRE         = WireInit(MTVEC_REG(1,0))
    val MTVEC_BASE_WIRE         = WireInit(MTVEC_REG(31,2))
    val FFLAGS_WIRE             = WireInit(Cat(
                                    "b0".U(27.W),
                                    FCSR_NV_REG,
                                    FCSR_DZ_REG,
                                    FCSR_OF_REG,
                                    FCSR_UF_REG,
                                    FCSR_NX_REG
                                  ))
    val FRM_WIRE                = WireInit(Cat("b0".U(29.W),FCSR_FRM_REG))
    val FCSR_WIRE               = WireInit(Cat(
                                    "b0".U(24.W),
                                    FCSR_FRM_REG,
                                    FCSR_NV_REG,
                                    FCSR_DZ_REG,
                                    FCSR_OF_REG,
                                    FCSR_UF_REG,
                                    FCSR_NX_REG
                                  ))

    val csr_opr = CSROperations()
    /*************************************************/

    /****************** Read Logic ******************/
    var READ,WRITE,SET,CLEAR = Wire(UInt(2.W))
    Seq(READ,WRITE,SET,CLEAR) zip Seq(csr_opr.READ, csr_opr.WRITE, csr_opr.SET, csr_opr.CLEAR) map (x => x._1 := x._2)

    val READ_CASES = Array(
        AddressMap.MISA    -> MISA_REG,
        AddressMap.MHARTID -> MHARTID_REG,
        AddressMap.MSTATUS -> MSTATUS_WIRE,
        AddressMap.MCAUSE  -> MCAUSE_REG,
        AddressMap.MTVEC   -> MTVEC_REG,
        AddressMap.MEPC    -> MEPC_REG,
        AddressMap.MIE     -> MIE_REG,
        AddressMap.FFLAGS  -> FFLAGS_WIRE,
        AddressMap.FRM     -> FRM_WIRE,
        AddressMap.FCSR    -> FCSR_WIRE
    )

    r_data := MuxLookup(io.CSR.i_addr, DontCare, READ_CASES)

    io.CSR.o_data := r_data
    /*************************************************/

    /****************** Write Logic ******************/
    val set_data   = r_data |  io.CSR.i_data
    val clear_data = r_data & ~io.CSR.i_data

    // Identify the operation
    w_data := MuxLookup(io.CSR.i_opr, DontCare, Array(
        WRITE -> io.CSR.i_data,
        SET   -> set_data,
        CLEAR -> clear_data
    ))

    // Write to the register
    when(io.CSR.i_w_en){
        switch(io.CSR.i_addr){
            is(AddressMap.MSTATUS){
                MSTATUS_TW_REG   := w_data(21)
                MSTATUS_MPRV_REG := w_data(17)
                MSTATUS_MPP_REG  := w_data(12,11)
                MSTATUS_MPIE_REG := w_data(7)
                MSTATUS_MIE_REG  := w_data(3)
            }
            is(AddressMap.MCAUSE){
                MCAUSE_REG       := w_data
            }
            is(AddressMap.MTVEC){
                MTVEC_REG        := w_data
            }
            is(AddressMap.MEPC){
                MEPC_REG         := w_data
            }
            is(AddressMap.MIE){
                MIE_REG          := w_data
            }
            is(AddressMap.FCSR){
               FCSR_NX_REG       := w_data(0)
               FCSR_UF_REG       := w_data(1)
               FCSR_OF_REG       := w_data(2)
               FCSR_DZ_REG       := w_data(3)
               FCSR_NV_REG       := w_data(4)
               FCSR_FRM_REG      := w_data(7,5)
            }
            is(AddressMap.FFLAGS){
               FCSR_NX_REG       := w_data(0)
               FCSR_UF_REG       := w_data(1)
               FCSR_OF_REG       := w_data(2)
               FCSR_DZ_REG       := w_data(3)
               FCSR_NV_REG       := w_data(4)
            }
            is(AddressMap.FRM){
               FCSR_FRM_REG      := w_data(2,0)
            }
        }
    }
    /*************************************************/
}
