{"sha": "9c1d1db27d421ab7c5ac1ca9b23cae002f13380e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWMxZDFkYjI3ZDQyMWFiN2M1YWMxY2E5YjIzY2FlMDAyZjEzMzgwZQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:28:04Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:28:04Z"}, "message": "i386: Emulate MMX abs<mode>2 with SSE\n\nEmulate MMX abs<mode>2 with SSE.  Only SSE register source operand is\nallowed.\n\n\tPR target/89021\n\t* config/i386/sse.md (abs<mode>2): Add SSE emulation.\n\nFrom-SVN: r271248", "tree": {"sha": "73618ba04354c7659206c863ffbfbc0c8eb6bdc3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/73618ba04354c7659206c863ffbfbc0c8eb6bdc3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "d3838596c4efb830affe201ec2e6509674dedd02", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d3838596c4efb830affe201ec2e6509674dedd02", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d3838596c4efb830affe201ec2e6509674dedd02"}], "stats": {"total": 20, "additions": 14, "deletions": 6}, "files": [{"sha": "24babbce66cb1014cf9a40f07dd3e0e64231de9f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9c1d1db27d421ab7c5ac1ca9b23cae002f13380e", "patch": "@@ -1,3 +1,8 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/sse.md (abs<mode>2): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "11875adb7810fae75fe1d7f0b4c07936ce0cb888", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 9, "deletions": 6, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9c1d1db27d421ab7c5ac1ca9b23cae002f13380e/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=9c1d1db27d421ab7c5ac1ca9b23cae002f13380e", "patch": "@@ -16420,16 +16420,19 @@\n })\n \n (define_insn \"abs<mode>2\"\n-  [(set (match_operand:MMXMODEI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:MMXMODEI 0 \"register_operand\" \"=y,Yv\")\n \t(abs:MMXMODEI\n-\t  (match_operand:MMXMODEI 1 \"nonimmediate_operand\" \"ym\")))]\n-  \"TARGET_SSSE3\"\n-  \"pabs<mmxvecsize>\\t{%1, %0|%0, %1}\";\n-  [(set_attr \"type\" \"sselog1\")\n+\t  (match_operand:MMXMODEI 1 \"register_mmxmem_operand\" \"ym,Yv\")))]\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSSE3\"\n+  \"@\n+   pabs<mmxvecsize>\\t{%1, %0|%0, %1}\n+   %vpabs<mmxvecsize>\\t{%1, %0|%0, %1}\"\n+  [(set_attr \"mmx_isa\" \"native,x64\")\n+   (set_attr \"type\" \"sselog1\")\n    (set_attr \"prefix_rep\" \"0\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set (attr \"prefix_rex\") (symbol_ref \"x86_extended_reg_mentioned_p (insn)\"))\n-   (set_attr \"mode\" \"DI\")])\n+   (set_attr \"mode\" \"DI,TI\")])\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n ;;"}]}