<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CSINC -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CSINC</h2>
      <p class="aml">Conditional Select Increment returns, in the destination register,
the value of the first source register if the condition is TRUE, and
otherwise returns the value of the second source register incremented by 1.</p>
    <p class="desc">This instruction is used by the aliases <a href="cinc_csinc.html" title="Conditional Increment">CINC</a>, and <a href="cset_csinc.html" title="Conditional Set">CSET</a>.</p>
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Rm</td><td colspan="4" class="lr">cond</td><td class="lr">0</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td class="droppedname">op</td><td class="droppedname">S</td><td colspan="8"/><td colspan="5"/><td colspan="4"/><td/><td class="droppedname">o2</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0)</span></h4><a id="CSINC_32_condsel"/><p class="asm-code">CSINC  <a href="#WdOrWZR" title="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Wd&gt;</a>, <a href="#WnOrWZR__3" title="Is the 32-bit name of the first general-purpose source register, encoded in the &quot;Rn&quot; field.">&lt;Wn&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, <a href="#cond_option" title="Is one of the standard conditions, encoded in the standard way, and ">&lt;cond&gt;</a></p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1)</span></h4><a id="CSINC_64_condsel"/><p class="asm-code">CSINC  <a href="#XdOrXZR__6" title="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>, <a href="#XnOrXZR__12" title="Is the 64-bit name of the first general-purpose source register, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>, <a href="#XmOrXZR__4" title="Is the 64-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, <a href="#cond_option" title="Is one of the standard conditions, encoded in the standard way, and ">&lt;cond&gt;</a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
constant integer datasize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sf);
bits(4) condition = cond;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd&gt;</td><td><a id="WdOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wn&gt;</td><td><a id="WnOrWZR__3"/>
        
          <p class="aml">Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wm&gt;</td><td><a id="WmOrWZR__2"/>
        
          <p class="aml">Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;cond&gt;</td><td><a id="cond_option"/>
        <p>Is one of the standard conditions, encoded in the standard way, and 
          encoded in
          <q>cond</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">cond</th>
                <th class="symbol">&lt;cond&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="symbol">EQ</td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">NE</td>
              </tr>
              <tr>
                <td class="bitfield">0010</td>
                <td class="symbol">CS</td>
              </tr>
              <tr>
                <td class="bitfield">0011</td>
                <td class="symbol">CC</td>
              </tr>
              <tr>
                <td class="bitfield">0100</td>
                <td class="symbol">MI</td>
              </tr>
              <tr>
                <td class="bitfield">0101</td>
                <td class="symbol">PL</td>
              </tr>
              <tr>
                <td class="bitfield">0110</td>
                <td class="symbol">VS</td>
              </tr>
              <tr>
                <td class="bitfield">0111</td>
                <td class="symbol">VC</td>
              </tr>
              <tr>
                <td class="bitfield">1000</td>
                <td class="symbol">HI</td>
              </tr>
              <tr>
                <td class="bitfield">1001</td>
                <td class="symbol">LS</td>
              </tr>
              <tr>
                <td class="bitfield">1010</td>
                <td class="symbol">GE</td>
              </tr>
              <tr>
                <td class="bitfield">1011</td>
                <td class="symbol">LT</td>
              </tr>
              <tr>
                <td class="bitfield">1100</td>
                <td class="symbol">GT</td>
              </tr>
              <tr>
                <td class="bitfield">1101</td>
                <td class="symbol">LE</td>
              </tr>
              <tr>
                <td class="bitfield">1110</td>
                <td class="symbol">AL</td>
              </tr>
              <tr>
                <td class="bitfield">1111</td>
                <td class="symbol">NV</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd&gt;</td><td><a id="XdOrXZR__6"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="XnOrXZR__12"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="XmOrXZR__4"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><h3 class="aliastable" id="">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="cinc_csinc.html" title="Conditional Increment">CINC</a></td><td class="notfirst"><span class="pseudocode">Rm != '11111' &amp;&amp; Rn != '11111' &amp;&amp; !(cond IN {'111x'}) &amp;&amp; Rn == Rm</span></td></tr><tr><td><a href="cset_csinc.html" title="Conditional Set">CSET</a></td><td class="notfirst"><span class="pseudocode">Rm == '11111' &amp;&amp; Rn == '11111' &amp;&amp; !(cond IN {'111x'})</span></td></tr></tbody></table>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(datasize) result;
if <a href="shared_pseudocode.html#impl-shared.ConditionHolds.1" title="function: boolean ConditionHolds(bits(4) cond)">ConditionHolds</a>(condition) then
    result = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, datasize];
else
    result = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[m, datasize] + 1;

<a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, datasize] = result;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If PSTATE.DIT is 1:</p>
    <ul>
      <li>
        The execution time of this instruction is independent of:<ul>
            <li>
              The values of the data supplied in any of its registers.
            </li>
            <li>
              The values of the NZCV flags.
            </li>
          </ul>
        
      </li>
      <li>
        The response of this instruction to asynchronous exceptions does not vary based on:<ul>
            <li>
              The values of the data supplied in any of its registers.
            </li>
            <li>
              The values of the NZCV flags.
            </li>
          </ul>
        
      </li>
    </ul>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel
      ; Build timestamp: 2024-03-26T09:45
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
