rm -rf build
mkdir -p build
make EMU_TRACE=1 emu -j12 NOOP_HOME=/home/tmysam/Architecture NEMU_HOME=/home/tmysam/Architecture/ready-to-run
make[1]: Entering directory '/home/tmysam/Architecture'
make -C ./difftest emu 
make[2]: Entering directory '/home/tmysam/Architecture/difftest'
mkdir -p /home/tmysam/Architecture/build
gcc scripts/utils/lock-emu.c -o /home/tmysam/Architecture/build/lock-emu
Wed, 04 Jun 2025 21:35:53 +0800
verilator --cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=3 +define+BENCHMARK=0 -I/home/tmysam/Architecture/build/../vsrc --x-assign unique -O3 -CFLAGS "-g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1" -LDFLAGS "-lpthread -lSDL2 -ldl -lz" --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -y ../vsrc/ram  \
	-o /home/tmysam/Architecture/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v /home/tmysam/Architecture/difftest/src/test/csrc/vcs/main.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/difftest.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/ref.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/interface.cpp /home/tmysam/Architecture/difftest/src/test/csrc/verilator/emu.cpp /home/tmysam/Architecture/difftest/src/test/csrc/verilator/main.cpp /home/tmysam/Architecture/difftest/src/test/csrc/verilator/snapshot.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/compress.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/uart.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/SimJTAG.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/ram.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/common.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/axi4.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/sdcard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/vga.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/flash.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/keyboard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/device.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/compress.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/uart.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/SimJTAG.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/ram.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/common.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/axi4.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/sdcard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/vga.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/flash.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/keyboard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/device.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/difftest.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/ref.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/interface.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev v5.032
- Verilator: Built from 6.246 MB sources in 48 modules, into 3.057 MB in 29 C++ files needing 0.003 MB
- Verilator: Walltime 0.244 s (elab=0.012, cvt=0.189, bld=0.000); cpu 0.244 s on 1 threads; alloced 50.527 MB
make build_emu_local
make[3]: Entering directory '/home/tmysam/Architecture/difftest'
Wed, 04 Jun 2025 21:35:53 +0800
make VM_PARALLEL_BUILDS=1 OPT_FAST="-O3" -C ../build/emu-compile -f VSimTop.mk 
make[4]: Entering directory '/home/tmysam/Architecture/build/emu-compile'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o SimJTAG.o /home/tmysam/Architecture/difftest/src/test/csrc/common/SimJTAG.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o axi4.o /home/tmysam/Architecture/difftest/src/test/csrc/common/axi4.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o common.o /home/tmysam/Architecture/difftest/src/test/csrc/common/common.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o compress.o /home/tmysam/Architecture/difftest/src/test/csrc/common/compress.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o device.o /home/tmysam/Architecture/difftest/src/test/csrc/common/device.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o flash.o /home/tmysam/Architecture/difftest/src/test/csrc/common/flash.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o keyboard.o /home/tmysam/Architecture/difftest/src/test/csrc/common/keyboard.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o ram.o /home/tmysam/Architecture/difftest/src/test/csrc/common/ram.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o remote_bitbang.o /home/tmysam/Architecture/difftest/src/test/csrc/common/remote_bitbang.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o sdcard.o /home/tmysam/Architecture/difftest/src/test/csrc/common/sdcard.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o uart.o /home/tmysam/Architecture/difftest/src/test/csrc/common/uart.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o vga.o /home/tmysam/Architecture/difftest/src/test/csrc/common/vga.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o difftest.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/difftest.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o goldenmem.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/goldenmem.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o interface.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/interface.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o nemuproxy.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/nemuproxy.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o ref.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/ref.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o spikedasm.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/spikedasm.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o main.o /home/tmysam/Architecture/difftest/src/test/csrc/verilator/main.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o emu.o /home/tmysam/Architecture/difftest/src/test/csrc/verilator/emu.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o snapshot.o /home/tmysam/Architecture/difftest/src/test/csrc/verilator/snapshot.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -x c++-header VSimTop__pch.h -o VSimTop__pch.h.fast.gch
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -x c++-header VSimTop__pch.h -o VSimTop__pch.h.slow.gch
echo "" > VSimTop__ALL.verilator_deplist.tmp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__ConstPool_0.o VSimTop__ConstPool_0.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024root__Slow.o VSimTop___024root__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024root__DepSet_h278d43d2__0__Slow.o VSimTop___024root__DepSet_h278d43d2__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024root__DepSet_hd5918264__0__Slow.o VSimTop___024root__DepSet_hd5918264__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024unit__Slow.o VSimTop___024unit__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024unit__DepSet_hab1093f9__0__Slow.o VSimTop___024unit__DepSet_hab1093f9__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__Syms.o VSimTop__Syms.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__Trace__0__Slow.o VSimTop__Trace__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__TraceDecls__0__Slow.o VSimTop__TraceDecls__0__Slow.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop.o VSimTop.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop___024root__DepSet_h278d43d2__0.o VSimTop___024root__DepSet_h278d43d2__0.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop___024root__DepSet_hd5918264__0.o VSimTop___024root__DepSet_hd5918264__0.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop___024unit__DepSet_hd90c3539__0.o VSimTop___024unit__DepSet_hd90c3539__0.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop__Dpi.o VSimTop__Dpi.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop__Trace__0.o VSimTop__Trace__0.cpp
g++    SimJTAG.o axi4.o common.o compress.o device.o flash.o keyboard.o ram.o remote_bitbang.o sdcard.o uart.o vga.o difftest.o goldenmem.o interface.o nemuproxy.o ref.o spikedasm.o main.o emu.o snapshot.o verilated.o verilated_dpi.o verilated_fst_c.o verilated_threads.o VSimTop__ALL.a   -lpthread -lSDL2 -ldl -lz -lz  -pthread -lpthread -latomic   -o /home/tmysam/Architecture/build/emu
rm VSimTop__ALL.verilator_deplist.tmp
make[4]: Leaving directory '/home/tmysam/Architecture/build/emu-compile'
make[3]: Leaving directory '/home/tmysam/Architecture/difftest'
make[2]: Leaving directory '/home/tmysam/Architecture/difftest'
make[1]: Leaving directory '/home/tmysam/Architecture'
TEST= ./build/emu --diff /home/tmysam/Architecture/ready-to-run/riscv64-nemu-interpreter-so -i ./ready-to-run/lab+/microbench-riscv64-nutshell.bin  || true
[1;34m[src/device/io/mmio.c:18,add_mmio_map] Add mmio map 'clint' at [0xa2000000, 0xa200ffff][0m
[1;34m[src/device/io/mmio.c:18,add_mmio_map] Add mmio map 'uartlite' at [0x40600000, 0x4060000c][0m
[1;34m[src/device/io/mmio.c:18,add_mmio_map] Add mmio map 'uartlite1' at [0x23333000, 0x2333300f][0m
Emu compiled at Mar 31 2025, 19:58:25
The image is ./ready-to-run/lab+/microbench-riscv64-nutshell.bin
Using simulated 256MB RAM
Using /home/tmysam/Architecture/ready-to-run/riscv64-nemu-interpreter-so for difftest
The first instruction of core 0 has commited. Difftest enabled. 
Empty mainargs. Use "ref" by default
======= Running MicroBench [input *ref*] =======
[qsort] Quick sort: total_jump:1035062.00 
branch success:6.76%
total_jump:2203289.00 
branch success:18.29%
total_jump:3357971.00 
branch success:22.35%
total_jump:4523305.00 
branch success:24.02%
* Passed.
  min time: 5 ms [102280]
[queen] Queen placement: total_jump:5631849.00 
branch success:24.55%
total_jump:6513040.00 
branch success:27.34%
total_jump:7392165.00 
branch success:29.45%
total_jump:8270431.00 
branch success:31.10%
total_jump:9150401.00 
branch success:32.45%
* Passed.
  min time: 6 ms [78450]
[bf] Brainf**k interpreter: total_jump:10249261.00 
branch success:33.61%
total_jump:11927946.00 
branch success:35.00%
total_jump:13603155.00 
branch success:36.16%
total_jump:15282613.00 
branch success:37.08%
total_jump:16964151.00 
branch success:37.83%
total_jump:18646374.00 
branch success:38.46%
total_jump:20325289.00 
branch success:39.00%
total_jump:22007142.00 
branch success:39.44%
total_jump:23683537.00 
branch success:39.84%
total_jump:25365551.00 
branch success:40.18%
total_jump:27048371.00 
branch success:40.50%
total_jump:28733103.00 
branch success:40.77%
total_jump:30410373.00 
branch success:41.01%
total_jump:32093676.00 
branch success:41.24%
total_jump:33769696.00 
branch success:41.43%
total_jump:35440799.00 
branch success:41.55%
total_jump:37121927.00 
branch success:41.59%
total_jump:38803573.00 
branch success:41.71%
total_jump:40487750.00 
branch success:41.81%
total_jump:42173764.00 
branch success:41.93%
total_jump:43850169.00 
branch success:41.98%
total_jump:45531181.00 
branch success:42.02%
total_jump:47215285.00 
branch success:42.11%
total_jump:48879042.00 
branch success:42.09%
total_jump:50516464.00 
branch success:42.02%
total_jump:52190907.00 
branch success:42.01%
total_jump:53849903.00 
branch success:41.97%
total_jump:55492370.00 
branch success:41.93%
total_jump:57150750.00 
branch success:41.91%
total_jump:58829280.00 
branch success:41.90%
total_jump:60465300.00 
branch success:41.85%
total_jump:62141126.00 
branch success:41.91%
total_jump:63818800.00 
branch success:41.97%
total_jump:65478663.00 
branch success:41.96%
total_jump:67160713.00 
branch success:42.01%
total_jump:68843035.00 
branch success:42.06%
total_jump:70511728.00 
branch success:42.04%
total_jump:72159402.00 
branch success:42.00%
total_jump:73827376.00 
branch success:42.00%
* Passed.
  min time: 50 ms [47346]
[fib] Fibonacci number: total_jump:75215525.00 
branch success:41.87%
total_jump:75851143.00 
branch success:41.53%
total_jump:76450678.00 
branch success:41.22%
total_jump:77078374.00 
branch success:40.89%
total_jump:77696790.00 
branch success:40.57%
total_jump:78299223.00 
branch success:40.27%
total_jump:78898772.00 
branch success:39.97%
total_jump:79501191.00 
branch success:39.68%
total_jump:80127185.00 
branch success:39.37%
total_jump:80747293.00 
branch success:39.08%
total_jump:81349698.00 
branch success:38.80%
total_jump:81949269.00 
branch success:38.52%
total_jump:82582945.00 
branch success:38.24%
total_jump:83195291.00 
branch success:37.96%
total_jump:83812344.00 
branch success:37.69%
total_jump:84441322.00 
branch success:37.42%
total_jump:85040907.00 
branch success:37.16%
total_jump:85675208.00 
branch success:36.90%
total_jump:86286977.00 
branch success:36.64%
total_jump:86904635.00 
branch success:36.39%
total_jump:87533101.00 
branch success:36.14%
total_jump:88132647.00 
branch success:35.90%
total_jump:88767530.00 
branch success:35.65%
total_jump:89378700.00 
branch success:35.41%
total_jump:89996973.00 
branch success:35.18%
total_jump:90624818.00 
branch success:34.94%
total_jump:91224391.00 
branch success:34.72%
total_jump:91859867.00 
branch success:34.49%
total_jump:92470456.00 
branch success:34.27%
total_jump:93089336.00 
branch success:34.04%
total_jump:93716548.00 
branch success:33.82%
total_jump:94316610.00 
branch success:33.62%
total_jump:94952144.00 
branch success:33.40%
total_jump:95562148.00 
branch success:33.19%
total_jump:96181568.00 
branch success:32.99%
total_jump:96808223.00 
branch success:32.78%
total_jump:97410978.00 
branch success:32.58%
total_jump:98044452.00 
branch success:32.38%
total_jump:98653854.00 
branch success:32.19%
total_jump:99273889.00 
branch success:31.99%
total_jump:99899946.00 
branch success:31.80%
total_jump:100503245.00 
branch success:31.61%
total_jump:101136690.00 
branch success:31.42%
total_jump:101745475.00 
branch success:31.24%
total_jump:102366096.00 
branch success:31.06%
total_jump:102991572.00 
branch success:30.88%
total_jump:103595505.00 
branch success:30.70%
total_jump:104228984.00 
branch success:30.52%
total_jump:104837205.00 
branch success:30.35%
total_jump:105458426.00 
branch success:30.18%
total_jump:106083355.00 
branch success:30.01%
total_jump:106687914.00 
branch success:29.85%
total_jump:107321392.00 
branch success:29.68%
total_jump:107929047.00 
branch success:29.51%
total_jump:108550876.00 
branch success:29.35%
total_jump:109175149.00 
branch success:29.19%
total_jump:109780255.00 
branch success:29.04%
total_jump:110413720.00 
branch success:28.88%
total_jump:111020798.00 
branch success:28.72%
total_jump:111643211.00 
branch success:28.57%
total_jump:112266872.00 
branch success:28.42%
total_jump:112872562.00 
branch success:28.27%
total_jump:113506012.00 
branch success:28.12%
total_jump:114112459.00 
branch success:27.98%
total_jump:114735468.00 
branch success:27.83%
total_jump:115358645.00 
branch success:27.68%
total_jump:115964975.00 
branch success:27.55%
total_jump:116598483.00 
branch success:27.40%
total_jump:117204312.00 
branch success:27.27%
total_jump:117827899.00 
branch success:27.13%
total_jump:118450420.00 
branch success:26.99%
total_jump:119057334.00 
branch success:26.86%
total_jump:119690797.00 
branch success:26.72%
total_jump:120296070.00 
branch success:26.59%
* Passed.
  min time: 95 ms [29808]
[sieve] Eratosthenes sieve: total_jump:121474284.00 
branch success:26.54%
total_jump:123150255.00 
branch success:26.86%
total_jump:124826225.00 
branch success:27.17%
total_jump:126502194.00 
branch success:27.47%
total_jump:128178166.00 
branch success:27.77%
total_jump:129854133.00 
branch success:28.05%
total_jump:131530116.00 
branch success:28.33%
total_jump:133206092.00 
branch success:28.61%
total_jump:134882066.00 
branch success:28.87%
total_jump:136558043.00 
branch success:29.13%
total_jump:138234020.00 
branch success:29.38%
total_jump:139909997.00 
branch success:29.63%
total_jump:141234137.00 
branch success:29.73%
total_jump:141930764.00 
branch success:29.59%
total_jump:142627398.00 
branch success:29.44%
total_jump:143324027.00 
branch success:29.30%
total_jump:144020655.00 
branch success:29.16%
total_jump:144717279.00 
branch success:29.02%
total_jump:145413909.00 
branch success:28.88%
total_jump:146110322.00 
branch success:28.74%
total_jump:146805761.00 
branch success:28.61%
total_jump:147501188.00 
branch success:28.47%
total_jump:148196616.00 
branch success:28.34%
total_jump:148892033.00 
branch success:28.20%
total_jump:149586531.00 
branch success:28.07%
total_jump:150279558.00 
branch success:27.94%
total_jump:150972590.00 
branch success:27.82%
total_jump:151664431.00 
branch success:27.69%
total_jump:152355094.00 
branch success:27.56%
total_jump:153043721.00 
branch success:27.44%
total_jump:153729401.00 
branch success:27.32%
total_jump:154413021.00 
branch success:27.20%
total_jump:155091835.00 
branch success:27.08%
total_jump:155767011.00 
branch success:26.96%
total_jump:156434222.00 
branch success:26.84%
total_jump:157091945.00 
branch success:26.73%
total_jump:157739045.00 
branch success:26.62%
total_jump:158371159.00 
branch success:26.52%
total_jump:159000315.00 
branch success:26.41%
total_jump:159629480.00 
branch success:26.31%
total_jump:160258677.00 
branch success:26.20%
total_jump:160887933.00 
branch success:26.10%
total_jump:161517244.00 
branch success:26.00%
total_jump:162146656.00 
branch success:25.90%
total_jump:162776140.00 
branch success:25.80%
total_jump:163405839.00 
branch success:25.70%
total_jump:164035770.00 
branch success:25.60%
total_jump:164883451.00 
branch success:25.48%
total_jump:166258260.00 
branch success:25.30%
total_jump:167632662.00 
branch success:25.12%
total_jump:169006875.00 
branch success:24.95%
total_jump:170380966.00 
branch success:24.77%
total_jump:171754978.00 
branch success:24.60%
total_jump:173128904.00 
branch success:24.43%
total_jump:174502781.00 
branch success:24.27%
total_jump:175876599.00 
branch success:24.10%
total_jump:177250393.00 
branch success:23.94%
total_jump:178624151.00 
branch success:23.78%
total_jump:179997857.00 
branch success:23.62%
total_jump:181371541.00 
branch success:23.47%
total_jump:182745202.00 
branch success:23.32%
total_jump:184118847.00 
branch success:23.17%
* Passed.
  min time: 79 ms [49824]
[15pz] A* 15-puzzle search: total_jump:185252635.00 
branch success:23.19%
total_jump:186289166.00 
branch success:23.30%
total_jump:187337900.00 
branch success:23.41%
total_jump:188390521.00 
branch success:23.52%
total_jump:189451652.00 
branch success:23.64%
total_jump:190526592.00 
branch success:23.75%
total_jump:191618877.00 
branch success:23.87%
total_jump:192715885.00 
branch success:23.98%
* Passed.
  min time: 11 ms [40781]
[dinic] Dinic's maxflow algorithm: total_jump:193618606.00 
branch success:24.05%
total_jump:194414691.00 
branch success:24.14%
total_jump:194982919.00 
branch success:24.19%
total_jump:195515412.00 
branch success:24.23%
total_jump:196041925.00 
branch success:24.27%
total_jump:196565327.00 
branch success:24.31%
total_jump:197085952.00 
branch success:24.35%
total_jump:197603289.00 
branch success:24.38%
total_jump:198120277.00 
branch success:24.42%
total_jump:198637425.00 
branch success:24.45%
total_jump:199411990.00 
branch success:24.54%
total_jump:200083961.00 
branch success:24.63%
total_jump:200755183.00 
branch success:24.71%
total_jump:201512418.00 
branch success:24.80%
total_jump:202261855.00 
branch success:24.89%
* Passed.
  min time: 19 ms [57273]
[lzip] Lzip compression: total_jump:202995311.00 
branch success:24.81%
total_jump:203543521.00 
branch success:24.75%
total_jump:204091744.00 
branch success:24.68%
total_jump:204639952.00 
branch success:24.61%
total_jump:205188158.00 
branch success:24.55%
total_jump:205736371.00 
branch success:24.48%
total_jump:206712349.00 
branch success:24.64%
total_jump:207705084.00 
branch success:24.81%
total_jump:208697641.00 
branch success:24.97%
total_jump:209690434.00 
branch success:25.13%
total_jump:210683664.00 
branch success:25.29%
total_jump:211676675.00 
branch success:25.45%
total_jump:212668761.00 
branch success:25.61%
total_jump:213660077.00 
branch success:25.77%
total_jump:214651868.00 
branch success:25.92%
total_jump:215643689.00 
branch success:26.08%
total_jump:216643378.00 
branch success:26.22%
* Passed.
  min time: 15 ms [50620]
[ssort] Suffix sort: total_jump:217779999.00 
branch success:26.18%
total_jump:218483594.00 
branch success:26.14%
total_jump:219086645.00 
branch success:26.17%
total_jump:219755142.00 
branch success:26.14%
total_jump:220581108.00 
branch success:26.17%
total_jump:221604750.00 
branch success:26.28%
* Passed.
  min time: 5 ms [90080]
[md5] MD5 digest: total_jump:222867232.00 
branch success:26.16%
total_jump:223872431.00 
branch success:26.04%
total_jump:224769552.00 
branch success:25.94%
total_jump:225666666.00 
branch success:25.83%
total_jump:226563788.00 
branch success:25.73%
total_jump:227460900.00 
branch success:25.63%
total_jump:228358016.00 
branch success:25.53%
total_jump:229255140.00 
branch success:25.43%
total_jump:230152225.00 
branch success:25.33%
total_jump:231049326.00 
branch success:25.23%
total_jump:231946426.00 
branch success:25.13%
total_jump:232843527.00 
branch success:25.04%
total_jump:233740635.00 
branch success:24.94%
total_jump:234637724.00 
branch success:24.85%
total_jump:235534826.00 
branch success:24.75%
total_jump:236431962.00 
branch success:24.66%
total_jump:237329090.00 
branch success:24.56%
total_jump:238226207.00 
branch success:24.47%
total_jump:239123327.00 
branch success:24.38%
total_jump:240020439.00 
branch success:24.29%
total_jump:240917540.00 
branch success:24.20%
total_jump:241814645.00 
branch success:24.11%
total_jump:242711769.00 
branch success:24.02%
total_jump:243608886.00 
branch success:23.93%
total_jump:244505981.00 
branch success:23.84%
total_jump:245403093.00 
branch success:23.76%
total_jump:246300198.00 
branch success:23.67%
total_jump:247197317.00 
branch success:23.58%
total_jump:248094392.00 
branch success:23.50%
total_jump:248991494.00 
branch success:23.41%
total_jump:249888635.00 
branch success:23.33%
total_jump:250785741.00 
branch success:23.25%
total_jump:251682845.00 
branch success:23.16%
total_jump:252579957.00 
branch success:23.08%
total_jump:253408130.00 
branch success:23.02%
total_jump:254080115.00 
branch success:23.03%
total_jump:254752045.00 
branch success:23.03%
total_jump:255424020.00 
branch success:23.03%
total_jump:256095968.00 
branch success:23.03%
total_jump:256767923.00 
branch success:23.03%
total_jump:257439915.00 
branch success:23.03%
total_jump:258111830.00 
branch success:23.03%
total_jump:258783816.00 
branch success:23.03%
total_jump:259455752.00 
branch success:23.03%
total_jump:260127696.00 
branch success:23.04%
total_jump:260799654.00 
branch success:23.04%
total_jump:261471617.00 
branch success:23.04%
total_jump:262143587.00 
branch success:23.04%
total_jump:262815522.00 
branch success:23.04%
total_jump:263487485.00 
branch success:23.04%
total_jump:264159424.00 
branch success:23.04%
total_jump:264831385.00 
branch success:23.04%
total_jump:265503316.00 
branch success:23.04%
total_jump:266175303.00 
branch success:23.04%
total_jump:266847254.00 
branch success:23.05%
total_jump:267519209.00 
branch success:23.05%
total_jump:268191161.00 
branch success:23.05%
total_jump:268863110.00 
branch success:23.05%
total_jump:269534998.00 
branch success:23.05%
total_jump:270206949.00 
branch success:23.05%
total_jump:270878841.00 
branch success:23.05%
total_jump:271550843.00 
branch success:23.05%
total_jump:272222764.00 
branch success:23.05%
total_jump:272894709.00 
branch success:23.05%
total_jump:273566648.00 
branch success:23.06%
total_jump:274238628.00 
branch success:23.06%
total_jump:274910501.00 
branch success:23.06%
total_jump:275582410.00 
branch success:23.06%
total_jump:276254367.00 
branch success:23.06%
total_jump:276926310.00 
branch success:23.06%
total_jump:277598290.00 
branch success:23.06%
total_jump:278270220.00 
branch success:23.06%
total_jump:278942170.00 
branch success:23.06%
total_jump:279614130.00 
branch success:23.06%
total_jump:280286043.00 
branch success:23.07%
total_jump:280957998.00 
branch success:23.07%
total_jump:281629953.00 
branch success:23.07%
total_jump:282301891.00 
branch success:23.07%
total_jump:282973859.00 
branch success:23.07%
total_jump:283645800.00 
branch success:23.07%
total_jump:284317738.00 
branch success:23.07%
total_jump:284989707.00 
branch success:23.07%
total_jump:285661630.00 
branch success:23.07%
* Passed.
  min time: 63 ms [27363]
==================================================
MicroBench PASS        57382 Marks
                   vs. 100000 Marks (i7-7700K @ 4.20GHz)
Total time: 404 ms

============== Commit Group Trace (Core 0) ==============
commit group [0]: pc 0080004fe4 cmtcnt 1 
commit group [1]: pc 0080004fe8 cmtcnt 1 <--
commit group [2]: pc 0080004534 cmtcnt 1 
commit group [3]: pc 0080004538 cmtcnt 1 
commit group [4]: pc 008000453c cmtcnt 1 
commit group [5]: pc 0080004540 cmtcnt 1 
commit group [6]: pc 0080004544 cmtcnt 1 
commit group [7]: pc 0080004548 cmtcnt 1 
commit group [8]: pc 008000454c cmtcnt 1 
commit group [9]: pc 0080004550 cmtcnt 1 
commit group [a]: pc 0080004554 cmtcnt 1 
commit group [b]: pc 0080004558 cmtcnt 1 
commit group [c]: pc 0080005014 cmtcnt 1 
commit group [d]: pc 0080004fd8 cmtcnt 1 
commit group [e]: pc 0080004fdc cmtcnt 1 
commit group [f]: pc 0080004fe0 cmtcnt 1 

============== Commit Instr Trace ==============
commit inst [0]: pc 0080004fe4 inst 00050513 wen 1 dst 0000000a data 0000000000000000 
commit inst [1]: pc 0080004fe8 inst 0005006b wen 0 dst 0000000a data 0000000000000000 <--
commit inst [2]: pc 0080004534 inst 06813a83 wen 1 dst 00000015 data 0000000000000000 
commit inst [3]: pc 0080004538 inst 06013b03 wen 1 dst 00000016 data 0000000000000000 
commit inst [4]: pc 008000453c inst 05813b83 wen 1 dst 00000017 data 0000000000000000 
commit inst [5]: pc 0080004540 inst 04813c83 wen 1 dst 00000019 data 0000000000000000 
commit inst [6]: pc 0080004544 inst 04013d03 wen 1 dst 0000001a data 0000000000000000 
commit inst [7]: pc 0080004548 inst 03813d83 wen 1 dst 0000001b data 0000000000000000 
commit inst [8]: pc 008000454c inst 001c4513 wen 1 dst 0000000a data 0000000000000000 
commit inst [9]: pc 0080004550 inst 05013c03 wen 1 dst 00000018 data 0000000000000000 
commit inst [a]: pc 0080004554 inst 0a010113 wen 1 dst 00000002 data 000000008000fff0 
commit inst [b]: pc 0080004558 inst 00008067 wen 1 dst 00000000 data 0000000080005014 
commit inst [c]: pc 0080005014 inst fc5ff0ef wen 1 dst 00000001 data 0000000080004fd8 
commit inst [d]: pc 0080004fd8 inst ff010113 wen 1 dst 00000002 data 000000008000ffe0 
commit inst [e]: pc 0080004fdc inst 00113423 wen 0 dst 00000002 data 000000008000ffe0 
commit inst [f]: pc 0080004fe0 inst 00050593 wen 1 dst 0000000b data 0000000000000000 

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
[1;34m[src/cpu/cpu-exec.c:390,cpu_exec] nemu: [1;32mHIT GOOD TRAP[0m at pc = 0x0000000080004fe8[0m
[1;34m[src/cpu/cpu-exec.c:394,cpu_exec] trap code:0[0m
[1;34m[src/cpu/cpu-exec.c:74,monitor_statistic] host time spent = 85601073 us[0m
[1;34m[src/cpu/cpu-exec.c:76,monitor_statistic] total guest instructions = 1970039041[0m
[1;34m[src/cpu/cpu-exec.c:77,monitor_statistic] simulation frequency = 23014186 instr/s[0m
  $0: 0x0000000000000000   ra: 0x0000000080005018   sp: 0x000000008000ffe0   gp: 0x0000000000000000 
  tp: 0x0000000000000000   t0: 0x0000000000000000   t1: 0x0000000000000000   t2: 0x0000000000000009 
  s0: 0x0000000000000000   s1: 0x0000000000000000   a0: 0x0000000000000000   a1: 0x0000000000000000 
  a2: 0x0000000000000013   a3: 0xffffffffffffffff   a4: 0x0000000040600000   a5: 0x0000000000000000 
  a6: 0x0000000000000000   a7: 0x0000000000000000   s2: 0x0000000000000000   s3: 0x0000000000000000 
  s4: 0x0000000000000000   s5: 0x0000000000000000   s6: 0x0000000000000000   s7: 0x0000000000000000 
  s8: 0x0000000000000000   s9: 0x0000000000000000  s10: 0x0000000000000000  s11: 0x0000000000000000 
  t3: 0x0000000000000000   t4: 0x000000000000000a   t5: 0x000000008000fe03   t6: 0x0000000000000034 
 ft0: 0x0000000000000024  ft1: 0x0000000000030d02  ft2: 0x0000000000000025  ft3: 0x0000000000000002 
 ft4: 0x0000000000000026  ft5: 0x0000000000989602  ft6: 0x0000000000000027  ft7: 0x0000000000009902 
 fs0: 0x0000000000000028  fs1: 0x0000000080000002  fa0: 0x0000000000000029  fa1: 0x0000000080000002 
 fa2: 0x000000000000002a  fa3: 0x0000000080006c02  fa4: 0x000000000000002b  fa5: 0x0000000000000402 
 fa6: 0x000000000000002c  fa7: 0x0000000000000002  fs2: 0x000000000000002d  fs3: 0x0000000000040002 
 fs4: 0x000000000000002e  fs5: 0x000000000000b002  fs6: 0x000000000000002f  fs7: 0x0000000000200002 
 fs8: 0x0000000000000030  fs9: 0x0000000000068b02 fs10: 0x0000000000000031 fs11: 0x0000000080001602 
 ft8: 0x0000000000000032  ft9: 0x0000000080006c02 ft10: 0x0000000000000033 ft11: 0x0000000000000002 
pc: 0x0000000080004fec mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3
v0 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v1 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v2 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v3 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v4 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v5 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v6 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v7 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v8 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v9 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v10: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v11: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v12: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v13: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v14: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v15: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v16: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v17: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v18: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v19: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v20: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v21: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v22: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v23: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v24: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v25: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v26: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v27: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v28: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v29: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v30: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v31: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
vtype: 0x0000000000000000 vstart: 0x0000000000000000 vxsat: 0x0000000000000000
vxrm: 0x0000000000000000 vl: 0x0000000000000000
priviledgeMode: 3
mstatus different at pc = 0x0080004fe8, right= 0x0000000000000000, wrong = 0x0000000000001800
 mcause different at pc = 0x0080004fe8, right= 0x0000000000000000, wrong = 0x0000000000000002
   mepc different at pc = 0x0080004fe8, right= 0x0000000000000000, wrong = 0x0000000080004fe8
Core 0: [31mABORT at pc = 0x0
[0m[35mtotal guest instructions = 0
[0m[35minstrCnt = 0, cycleCnt = 0, IPC = -nan
[0m[34mSeed=0 Guest cycle spent: 10512432515 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 2295521ms
[0m