<stg><name>top_Pipeline_LOOP_DMEM_I</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %img_idx_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="img_idx_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %rhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %zext_ln758_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln758

]]></Node>
<StgValue><ssdm name="zext_ln758_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %layer_type_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %layer_type_V

]]></Node>
<StgValue><ssdm name="layer_type_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %zext_ln751_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln751

]]></Node>
<StgValue><ssdm name="zext_ln751_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %dmem_mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dmem_mode

]]></Node>
<StgValue><ssdm name="dmem_mode_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %zext_ln754_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln754

]]></Node>
<StgValue><ssdm name="zext_ln754_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %input_words_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_words

]]></Node>
<StgValue><ssdm name="input_words_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="3">
<![CDATA[
newFuncRoot:9 %zext_ln751_cast = zext i3 %zext_ln751_read

]]></Node>
<StgValue><ssdm name="zext_ln751_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="5">
<![CDATA[
newFuncRoot:10 %zext_ln754_cast = zext i5 %zext_ln754_read

]]></Node>
<StgValue><ssdm name="zext_ln754_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dmem_i, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i16 0, i16 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i10 0, i10 %rhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i16 0, i16 %img_idx_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body:0 %i_V_4 = load i16 %i_V

]]></Node>
<StgValue><ssdm name="i_V_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body:2 %icmp_ln1027 = icmp_eq  i16 %i_V_4, i16 %input_words_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body:4 %add_ln840 = add i16 %i_V_4, i16 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln754 = br i1 %icmp_ln1027, void %for.body.split, void %for.inc123.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="16">
<![CDATA[
for.body.split:1 %i_V_cast = zext i16 %i_V_4

]]></Node>
<StgValue><ssdm name="i_V_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %dmem_i_addr = getelementptr i64 %dmem_i, i64 0, i64 %i_V_cast

]]></Node>
<StgValue><ssdm name="dmem_i_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="11">
<![CDATA[
for.body.split:5 %dmem_i_load = load i11 %dmem_i_addr

]]></Node>
<StgValue><ssdm name="dmem_i_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.body.split:6 %switch_ln755 = switch i2 %layer_type_V_read, void %if.else90, i2 1, void %if.then66, i2 0, void %if.then79

]]></Node>
<StgValue><ssdm name="switch_ln755"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="layer_type_V_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.end101:0 %br_ln0 = br void %if.end102

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end102:7 %store_ln754 = store i16 %add_ln840, i16 %i_V

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
for.inc123.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.split:0 %img_idx_V_load = load i16 %img_idx_V

]]></Node>
<StgValue><ssdm name="img_idx_V_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="16">
<![CDATA[
for.body.split:2 %ret_V_10 = trunc i16 %img_idx_V_load

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln752 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln752"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="11">
<![CDATA[
for.body.split:5 %dmem_i_load = load i11 %dmem_i_addr

]]></Node>
<StgValue><ssdm name="dmem_i_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then79:0 %ret_V_5 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %i_V_4, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then79:1 %add_ln761 = add i2 %zext_ln758_read, i2 %ret_V_5

]]></Node>
<StgValue><ssdm name="add_ln761"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="16">
<![CDATA[
if.then79:2 %ret_V_9 = trunc i16 %i_V_4

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
if.then79:3 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln761, i10 %ret_V_9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
if.then79:4 %zext_ln761 = zext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln761"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then79:5 %dmem_V_addr_2 = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln761

]]></Node>
<StgValue><ssdm name="dmem_V_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
if.then79:6 %store_ln761 = store i64 %dmem_i_load, i12 %dmem_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln761"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then79:7 %br_ln761 = br void %if.end101

]]></Node>
<StgValue><ssdm name="br_ln761"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then66:0 %rhs_V_load = load i10 %rhs_V

]]></Node>
<StgValue><ssdm name="rhs_V_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
if.then66:1 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %dmem_mode_read, i1 %ret_V_10, i10 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then66:2 %trunc_ln2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %img_idx_V_load, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then66:3 %r_V = shl i12 %trunc_ln2, i12 %zext_ln751_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="10">
<![CDATA[
if.then66:4 %zext_ln1495 = zext i10 %rhs_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then66:5 %ret_V_8 = add i12 %r_V, i12 %zext_ln1495

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then66:6 %add_ln758 = add i12 %tmp_2, i12 %ret_V_8

]]></Node>
<StgValue><ssdm name="add_ln758"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
if.then66:7 %zext_ln758_1 = zext i12 %add_ln758

]]></Node>
<StgValue><ssdm name="zext_ln758_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then66:8 %dmem_V_addr_1 = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln758_1

]]></Node>
<StgValue><ssdm name="dmem_V_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
if.then66:9 %store_ln758 = store i64 %dmem_i_load, i12 %dmem_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln758"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
if.then66:10 %br_ln759 = br void %if.end102

]]></Node>
<StgValue><ssdm name="br_ln759"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="16">
<![CDATA[
if.else90:0 %ret_V = trunc i16 %i_V_4

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
if.else90:1 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %dmem_mode_read, i1 %ret_V, i10 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else90:2 %ret_V_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i_V_4, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else90:3 %add_ln763 = add i12 %tmp_1, i12 %ret_V_1

]]></Node>
<StgValue><ssdm name="add_ln763"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
if.else90:4 %zext_ln763 = zext i12 %add_ln763

]]></Node>
<StgValue><ssdm name="zext_ln763"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else90:5 %dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln763

]]></Node>
<StgValue><ssdm name="dmem_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
if.else90:6 %store_ln763 = store i64 %dmem_i_load, i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_type_V_read" val="!1"/>
<literal name="layer_type_V_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.else90:7 %br_ln0 = br void %if.end101

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.end102:0 %img_idx_V_load_1 = load i16 %img_idx_V

]]></Node>
<StgValue><ssdm name="img_idx_V_load_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.end102:1 %rhs_V_load_1 = load i10 %rhs_V

]]></Node>
<StgValue><ssdm name="rhs_V_load_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end102:2 %img_off_V = add i10 %rhs_V_load_1, i10 1

]]></Node>
<StgValue><ssdm name="img_off_V"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end102:3 %icmp_ln1019 = icmp_eq  i10 %img_off_V, i10 %zext_ln754_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end102:4 %img_idx_V_3 = add i16 %img_idx_V_load_1, i16 1

]]></Node>
<StgValue><ssdm name="img_idx_V_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end102:5 %img_idx_V_4 = select i1 %icmp_ln1019, i16 %img_idx_V_3, i16 %img_idx_V_load_1

]]></Node>
<StgValue><ssdm name="img_idx_V_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end102:6 %img_off_V_2 = select i1 %icmp_ln1019, i10 0, i10 %img_off_V

]]></Node>
<StgValue><ssdm name="img_off_V_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end102:8 %store_ln754 = store i10 %img_off_V_2, i10 %rhs_V

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end102:9 %store_ln754 = store i16 %img_idx_V_4, i16 %img_idx_V

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.end102:10 %br_ln754 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="input_words" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_words"/></StgValue>
</port>
<port id="87" name="zext_ln754" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln754"/></StgValue>
</port>
<port id="88" name="dmem_mode" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dmem_mode"/></StgValue>
</port>
<port id="89" name="zext_ln751" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln751"/></StgValue>
</port>
<port id="90" name="dmem_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="layer_type_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer_type_V"/></StgValue>
</port>
<port id="92" name="zext_ln758" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln758"/></StgValue>
</port>
<port id="93" name="dmem_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="img_idx_V" fromId="94" toId="5">
</dataflow>
<dataflow id="96" from="StgValue_94" to="rhs_V" fromId="94" toId="6">
</dataflow>
<dataflow id="97" from="StgValue_94" to="i_V" fromId="94" toId="7">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i2" to="zext_ln758_read" fromId="98" toId="8">
</dataflow>
<dataflow id="100" from="zext_ln758" to="zext_ln758_read" fromId="92" toId="8">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_auto.i2" to="layer_type_V_read" fromId="98" toId="9">
</dataflow>
<dataflow id="102" from="layer_type_V" to="layer_type_V_read" fromId="91" toId="9">
</dataflow>
<dataflow id="104" from="_ssdm_op_Read.ap_auto.i3" to="zext_ln751_read" fromId="103" toId="10">
</dataflow>
<dataflow id="105" from="zext_ln751" to="zext_ln751_read" fromId="89" toId="10">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.ap_auto.i1" to="dmem_mode_read" fromId="106" toId="11">
</dataflow>
<dataflow id="108" from="dmem_mode" to="dmem_mode_read" fromId="88" toId="11">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i5" to="zext_ln754_read" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="zext_ln754" to="zext_ln754_read" fromId="87" toId="12">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i16" to="input_words_read" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="input_words" to="input_words_read" fromId="86" toId="13">
</dataflow>
<dataflow id="115" from="zext_ln751_read" to="zext_ln751_cast" fromId="10" toId="14">
</dataflow>
<dataflow id="116" from="zext_ln754_read" to="zext_ln754_cast" fromId="12" toId="15">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="117" toId="16">
</dataflow>
<dataflow id="119" from="dmem_i" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="126" from="empty_26" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="129" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="130" from="empty_26" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="131" from="empty_26" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="132" from="empty_26" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="133" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="135" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="136" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="137" from="empty_26" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="138" from="empty_26" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln0" fromId="141" toId="17">
</dataflow>
<dataflow id="143" from="i_V" to="store_ln0" fromId="7" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln0" fromId="144" toId="18">
</dataflow>
<dataflow id="146" from="rhs_V" to="store_ln0" fromId="6" toId="18">
</dataflow>
<dataflow id="147" from="StgValue_141" to="store_ln0" fromId="141" toId="19">
</dataflow>
<dataflow id="148" from="img_idx_V" to="store_ln0" fromId="5" toId="19">
</dataflow>
<dataflow id="149" from="i_V" to="i_V_4" fromId="7" toId="21">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="150" toId="22">
</dataflow>
<dataflow id="152" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="153" from="StgValue_122" to="specpipeline_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="154" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="22">
</dataflow>
<dataflow id="155" from="StgValue_122" to="specpipeline_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="157" from="p_str" to="specpipeline_ln0" fromId="156" toId="22">
</dataflow>
<dataflow id="158" from="i_V_4" to="icmp_ln1027" fromId="21" toId="23">
</dataflow>
<dataflow id="159" from="input_words_read" to="icmp_ln1027" fromId="13" toId="23">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="163" from="StgValue_162" to="speclooptripcount_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_164" to="speclooptripcount_ln0" fromId="164" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_162" to="speclooptripcount_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="167" from="i_V_4" to="add_ln840" fromId="21" toId="25">
</dataflow>
<dataflow id="169" from="StgValue_168" to="add_ln840" fromId="168" toId="25">
</dataflow>
<dataflow id="170" from="icmp_ln1027" to="br_ln754" fromId="23" toId="26">
</dataflow>
<dataflow id="171" from="i_V_4" to="i_V_cast" fromId="21" toId="27">
</dataflow>
<dataflow id="172" from="dmem_i" to="dmem_i_addr" fromId="90" toId="28">
</dataflow>
<dataflow id="173" from="StgValue_162" to="dmem_i_addr" fromId="162" toId="28">
</dataflow>
<dataflow id="174" from="i_V_cast" to="dmem_i_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="175" from="dmem_i_addr" to="dmem_i_load" fromId="28" toId="29">
</dataflow>
<dataflow id="176" from="layer_type_V_read" to="switch_ln755" fromId="9" toId="30">
</dataflow>
<dataflow id="178" from="StgValue_177" to="switch_ln755" fromId="177" toId="30">
</dataflow>
<dataflow id="180" from="StgValue_179" to="switch_ln755" fromId="179" toId="30">
</dataflow>
<dataflow id="181" from="add_ln840" to="store_ln754" fromId="25" toId="32">
</dataflow>
<dataflow id="182" from="i_V" to="store_ln754" fromId="7" toId="32">
</dataflow>
<dataflow id="183" from="img_idx_V" to="img_idx_V_load" fromId="5" toId="33">
</dataflow>
<dataflow id="184" from="img_idx_V_load" to="ret_V_10" fromId="33" toId="34">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopName" to="specloopname_ln752" fromId="185" toId="35">
</dataflow>
<dataflow id="188" from="empty_9" to="specloopname_ln752" fromId="187" toId="35">
</dataflow>
<dataflow id="189" from="dmem_i_addr" to="dmem_i_load" fromId="28" toId="36">
</dataflow>
<dataflow id="191" from="_ssdm_op_PartSelect.i2.i16.i32.i32" to="ret_V_5" fromId="190" toId="37">
</dataflow>
<dataflow id="192" from="i_V_4" to="ret_V_5" fromId="21" toId="37">
</dataflow>
<dataflow id="194" from="StgValue_193" to="ret_V_5" fromId="193" toId="37">
</dataflow>
<dataflow id="196" from="StgValue_195" to="ret_V_5" fromId="195" toId="37">
</dataflow>
<dataflow id="197" from="zext_ln758_read" to="add_ln761" fromId="8" toId="38">
</dataflow>
<dataflow id="198" from="ret_V_5" to="add_ln761" fromId="37" toId="38">
</dataflow>
<dataflow id="199" from="i_V_4" to="ret_V_9" fromId="21" toId="39">
</dataflow>
<dataflow id="201" from="_ssdm_op_BitConcatenate.i12.i2.i10" to="tmp_4" fromId="200" toId="40">
</dataflow>
<dataflow id="202" from="add_ln761" to="tmp_4" fromId="38" toId="40">
</dataflow>
<dataflow id="203" from="ret_V_9" to="tmp_4" fromId="39" toId="40">
</dataflow>
<dataflow id="204" from="tmp_4" to="zext_ln761" fromId="40" toId="41">
</dataflow>
<dataflow id="205" from="dmem_V" to="dmem_V_addr_2" fromId="93" toId="42">
</dataflow>
<dataflow id="206" from="StgValue_162" to="dmem_V_addr_2" fromId="162" toId="42">
</dataflow>
<dataflow id="207" from="zext_ln761" to="dmem_V_addr_2" fromId="41" toId="42">
</dataflow>
<dataflow id="208" from="dmem_i_load" to="store_ln761" fromId="36" toId="43">
</dataflow>
<dataflow id="209" from="dmem_V_addr_2" to="store_ln761" fromId="42" toId="43">
</dataflow>
<dataflow id="210" from="rhs_V" to="rhs_V_load" fromId="6" toId="45">
</dataflow>
<dataflow id="212" from="_ssdm_op_BitConcatenate.i12.i1.i1.i10" to="tmp_2" fromId="211" toId="46">
</dataflow>
<dataflow id="213" from="dmem_mode_read" to="tmp_2" fromId="11" toId="46">
</dataflow>
<dataflow id="214" from="ret_V_10" to="tmp_2" fromId="34" toId="46">
</dataflow>
<dataflow id="215" from="StgValue_144" to="tmp_2" fromId="144" toId="46">
</dataflow>
<dataflow id="217" from="_ssdm_op_PartSelect.i12.i16.i32.i32" to="trunc_ln2" fromId="216" toId="47">
</dataflow>
<dataflow id="218" from="img_idx_V_load" to="trunc_ln2" fromId="33" toId="47">
</dataflow>
<dataflow id="219" from="StgValue_94" to="trunc_ln2" fromId="94" toId="47">
</dataflow>
<dataflow id="221" from="StgValue_220" to="trunc_ln2" fromId="220" toId="47">
</dataflow>
<dataflow id="222" from="trunc_ln2" to="r_V" fromId="47" toId="48">
</dataflow>
<dataflow id="223" from="zext_ln751_cast" to="r_V" fromId="14" toId="48">
</dataflow>
<dataflow id="224" from="rhs_V_load" to="zext_ln1495" fromId="45" toId="49">
</dataflow>
<dataflow id="225" from="r_V" to="ret_V_8" fromId="48" toId="50">
</dataflow>
<dataflow id="226" from="zext_ln1495" to="ret_V_8" fromId="49" toId="50">
</dataflow>
<dataflow id="227" from="tmp_2" to="add_ln758" fromId="46" toId="51">
</dataflow>
<dataflow id="228" from="ret_V_8" to="add_ln758" fromId="50" toId="51">
</dataflow>
<dataflow id="229" from="add_ln758" to="zext_ln758_1" fromId="51" toId="52">
</dataflow>
<dataflow id="230" from="dmem_V" to="dmem_V_addr_1" fromId="93" toId="53">
</dataflow>
<dataflow id="231" from="StgValue_162" to="dmem_V_addr_1" fromId="162" toId="53">
</dataflow>
<dataflow id="232" from="zext_ln758_1" to="dmem_V_addr_1" fromId="52" toId="53">
</dataflow>
<dataflow id="233" from="dmem_i_load" to="store_ln758" fromId="36" toId="54">
</dataflow>
<dataflow id="234" from="dmem_V_addr_1" to="store_ln758" fromId="53" toId="54">
</dataflow>
<dataflow id="235" from="i_V_4" to="ret_V" fromId="21" toId="56">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitConcatenate.i12.i1.i1.i10" to="tmp_1" fromId="211" toId="57">
</dataflow>
<dataflow id="237" from="dmem_mode_read" to="tmp_1" fromId="11" toId="57">
</dataflow>
<dataflow id="238" from="ret_V" to="tmp_1" fromId="56" toId="57">
</dataflow>
<dataflow id="239" from="StgValue_144" to="tmp_1" fromId="144" toId="57">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i12.i16.i32.i32" to="ret_V_1" fromId="216" toId="58">
</dataflow>
<dataflow id="241" from="i_V_4" to="ret_V_1" fromId="21" toId="58">
</dataflow>
<dataflow id="242" from="StgValue_94" to="ret_V_1" fromId="94" toId="58">
</dataflow>
<dataflow id="243" from="StgValue_220" to="ret_V_1" fromId="220" toId="58">
</dataflow>
<dataflow id="244" from="tmp_1" to="add_ln763" fromId="57" toId="59">
</dataflow>
<dataflow id="245" from="ret_V_1" to="add_ln763" fromId="58" toId="59">
</dataflow>
<dataflow id="246" from="add_ln763" to="zext_ln763" fromId="59" toId="60">
</dataflow>
<dataflow id="247" from="dmem_V" to="dmem_V_addr" fromId="93" toId="61">
</dataflow>
<dataflow id="248" from="StgValue_162" to="dmem_V_addr" fromId="162" toId="61">
</dataflow>
<dataflow id="249" from="zext_ln763" to="dmem_V_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="250" from="dmem_i_load" to="store_ln763" fromId="36" toId="62">
</dataflow>
<dataflow id="251" from="dmem_V_addr" to="store_ln763" fromId="61" toId="62">
</dataflow>
<dataflow id="252" from="img_idx_V" to="img_idx_V_load_1" fromId="5" toId="64">
</dataflow>
<dataflow id="253" from="rhs_V" to="rhs_V_load_1" fromId="6" toId="65">
</dataflow>
<dataflow id="254" from="rhs_V_load_1" to="img_off_V" fromId="65" toId="66">
</dataflow>
<dataflow id="256" from="StgValue_255" to="img_off_V" fromId="255" toId="66">
</dataflow>
<dataflow id="257" from="img_off_V" to="icmp_ln1019" fromId="66" toId="67">
</dataflow>
<dataflow id="258" from="zext_ln754_cast" to="icmp_ln1019" fromId="15" toId="67">
</dataflow>
<dataflow id="259" from="img_idx_V_load_1" to="img_idx_V_3" fromId="64" toId="68">
</dataflow>
<dataflow id="260" from="StgValue_168" to="img_idx_V_3" fromId="168" toId="68">
</dataflow>
<dataflow id="261" from="icmp_ln1019" to="img_idx_V_4" fromId="67" toId="69">
</dataflow>
<dataflow id="262" from="img_idx_V_3" to="img_idx_V_4" fromId="68" toId="69">
</dataflow>
<dataflow id="263" from="img_idx_V_load_1" to="img_idx_V_4" fromId="64" toId="69">
</dataflow>
<dataflow id="264" from="icmp_ln1019" to="img_off_V_2" fromId="67" toId="70">
</dataflow>
<dataflow id="265" from="StgValue_144" to="img_off_V_2" fromId="144" toId="70">
</dataflow>
<dataflow id="266" from="img_off_V" to="img_off_V_2" fromId="66" toId="70">
</dataflow>
<dataflow id="267" from="img_off_V_2" to="store_ln754" fromId="70" toId="71">
</dataflow>
<dataflow id="268" from="rhs_V" to="store_ln754" fromId="6" toId="71">
</dataflow>
<dataflow id="269" from="img_idx_V_4" to="store_ln754" fromId="69" toId="72">
</dataflow>
<dataflow id="270" from="img_idx_V" to="store_ln754" fromId="5" toId="72">
</dataflow>
<dataflow id="271" from="icmp_ln1027" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="272" from="layer_type_V_read" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="273" from="layer_type_V_read" to="StgValue_3" fromId="9" toId="3">
</dataflow>
</dataflows>


</stg>
