Protel Design System Design Rule Check
PCB File : C:\Users\jakem\OneDrive\Documents\Git\WaterNet23\PCB\WaterNet23BotPCB\Main.PcbDoc
Date     : 9/13/2022
Time     : 12:32:22 PM

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=30mil) (Preferred=15mil) (All)
   Violation between Width Constraint: Arc (3886.811mil,3051.181mil) on Bottom Layer Actual Width = 78.74mil, Target Width = 30mil
Rule Violations :1

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.86mil < 10mil) Between Pad C12-2(5365.354mil,3917.323mil) on Top Layer And Via (5413.386mil,3956.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.474mil < 10mil) Between Pad C20-2(4577.953mil,4763.779mil) on Top Layer And Via (4624.319mil,4721.039mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.474mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.45mil < 10mil) Between Pad C2-1(2589.764mil,2854.331mil) on Bottom Layer And Via (2618.11mil,2913.386mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.451mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C25-2(5835.433mil,4527.559mil) on Top Layer And Via (5846.457mil,4586.614mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.86mil < 10mil) Between Pad C28-2(5700mil,4685.039mil) on Top Layer And Via (5748.032mil,4724.409mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.895mil < 10mil) Between Pad C8-2(5688.976mil,4004.724mil) on Top Layer And Via (5638.582mil,3956.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.895mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.87mil < 10mil) Between Pad Free-MH(7598.425mil,1161.417mil) on Multi-Layer And Track (7715.221mil,1014.039mil)(7715.221mil,4989.898mil) on Bottom Solder [Bottom Solder] Mask Sliver [6.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.87mil < 10mil) Between Pad Free-MH(7598.425mil,1161.417mil) on Multi-Layer And Track (7715.221mil,1014.039mil)(7715.221mil,4989.898mil) on Top Solder [Top Solder] Mask Sliver [6.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-A1_B12(1302.165mil,2664.961mil) on Top Layer And Pad J1-S1(1279.527mil,2709.055mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-B1_A12(1302.165mil,2412.992mil) on Top Layer And Pad J1-S4(1279.527mil,2368.898mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-1(1174.803mil,3127.559mil) on Bottom Layer And Pad J2-2(1190.551mil,3084.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-2(1190.551mil,3084.252mil) on Bottom Layer And Pad J2-3(1174.803mil,3040.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-3(1174.803mil,3040.945mil) on Bottom Layer And Pad J2-4(1166.929mil,2997.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-4(1166.929mil,2997.638mil) on Bottom Layer And Pad J2-5(1174.803mil,2954.331mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-5(1174.803mil,2954.331mil) on Bottom Layer And Pad J2-6(1166.929mil,2911.024mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad J2-5(1174.803mil,2954.331mil) on Bottom Layer And Via (1240.158mil,2951.637mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-6(1166.929mil,2911.024mil) on Bottom Layer And Pad J2-7(1174.803mil,2867.716mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-7(1174.803mil,2867.716mil) on Bottom Layer And Pad J2-8(1174.803mil,2824.409mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad J2-9(1611.22mil,2911.024mil) on Bottom Layer And Pad J2-P1(1602.362mil,2856.299mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.001mil < 10mil) Between Pad J2-P3(1045.276mil,3311.024mil) on Bottom Layer And Track (998.873mil,3265.309mil)(998.873mil,3364.073mil) on Bottom Solder [Bottom Solder] Mask Sliver [2.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.036mil < 10mil) Between Pad J2-P4(1084.646mil,2793.307mil) on Bottom Layer And Via (1026.192mil,2854.335mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.036mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.692mil < 10mil) Between Pad P22-1(6456.693mil,3523.622mil) on Multi-Layer And Via (6397.638mil,3444.882mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.692mil] / [Bottom Solder] Mask Sliver [9.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.342mil < 10mil) Between Pad P5-(7437.008mil,4624.409mil) on Multi-Layer And Via (7443.961mil,4524.254mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.342mil] / [Bottom Solder] Mask Sliver [8.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.527mil < 10mil) Between Pad P5-4(7086.614mil,4606.299mil) on Multi-Layer And Via (7050.26mil,4524.254mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.527mil] / [Bottom Solder] Mask Sliver [7.527mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.86mil < 10mil) Between Pad R21-2(5700mil,4763.779mil) on Top Layer And Via (5748.032mil,4724.409mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.86mil < 10mil) Between Pad R6-2(5365.354mil,3996.063mil) on Top Layer And Via (5413.386mil,3956.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.821mil < 10mil) Between Pad U10-1(6239.173mil,1557.284mil) on Top Layer And Via (6318.898mil,1574.803mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.821mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-1(2104.331mil,2687.008mil) on Top Layer And Pad U1-S1(2134.843mil,2643.701mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.87mil < 10mil) Between Pad U1-14(2401.575mil,2814.961mil) on Top Layer And Via (2329.009mil,2828.387mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.869mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.072mil < 10mil) Between Pad U1-16(2401.575mil,2834.646mil) on Top Layer And Via (2329.009mil,2828.387mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.072mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Pad U12-1(5097.441mil,1557.284mil) on Top Layer And Via (5177.165mil,1555.118mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Pad U12-3(5097.441mil,1657.284mil) on Top Layer And Via (5177.165mil,1653.543mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.307mil < 10mil) Between Pad U1-71(2104.331mil,3375.984mil) on Top Layer And Via (2165.665mil,3404.04mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.307mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-75(2104.331mil,3415.354mil) on Top Layer And Pad U1-S2(2134.843mil,3458.661mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.339mil < 10mil) Between Pad U1-S2(2134.843mil,3458.661mil) on Top Layer And Via (2125.984mil,3523.622mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-1(5475mil,4005.906mil) on Top Layer And Pad U2-2(5475mil,3986.221mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-10(5587.992mil,3966.535mil) on Top Layer And Pad U2-11(5587.992mil,3986.221mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-10(5587.992mil,3966.535mil) on Top Layer And Pad U2-9(5587.992mil,3946.851mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.561mil < 10mil) Between Pad U2-10(5587.992mil,3966.535mil) on Top Layer And Via (5638.582mil,3956.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.561mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-11(5587.992mil,3986.221mil) on Top Layer And Pad U2-12(5587.992mil,4005.906mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.406mil < 10mil) Between Pad U2-11(5587.992mil,3986.221mil) on Top Layer And Via (5638.582mil,3956.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.406mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-2(5475mil,3986.221mil) on Top Layer And Pad U2-3(5475mil,3966.535mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-3(5475mil,3966.535mil) on Top Layer And Pad U2-4(5475mil,3946.851mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-4(5475mil,3946.851mil) on Top Layer And Pad U2-5(5475mil,3927.165mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-5(5475mil,3927.165mil) on Top Layer And Pad U2-6(5475mil,3907.48mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-7(5587.992mil,3907.48mil) on Top Layer And Pad U2-8(5587.992mil,3927.165mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-8(5587.992mil,3927.165mil) on Top Layer And Pad U2-9(5587.992mil,3946.851mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.406mil < 10mil) Between Pad U2-8(5587.992mil,3927.165mil) on Top Layer And Via (5638.582mil,3956.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.406mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.561mil < 10mil) Between Pad U2-9(5587.992mil,3946.851mil) on Top Layer And Via (5638.582mil,3956.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.561mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-1(4687.598mil,4734.252mil) on Top Layer And Pad U4-2(4687.598mil,4714.567mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-10(4800.591mil,4694.882mil) on Top Layer And Pad U4-11(4800.591mil,4714.567mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-10(4800.591mil,4694.882mil) on Top Layer And Pad U4-9(4800.591mil,4675.197mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-11(4800.591mil,4714.567mil) on Top Layer And Pad U4-12(4800.591mil,4734.252mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.528mil < 10mil) Between Pad U4-13(4744.095mil,4685.039mil) on Top Layer And Via (4803.15mil,4783.465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-2(4687.598mil,4714.567mil) on Top Layer And Pad U4-3(4687.598mil,4694.882mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-3(4687.598mil,4694.882mil) on Top Layer And Pad U4-4(4687.598mil,4675.197mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-4(4687.598mil,4675.197mil) on Top Layer And Pad U4-5(4687.598mil,4655.512mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-5(4687.598mil,4655.512mil) on Top Layer And Pad U4-6(4687.598mil,4635.827mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-7(4800.591mil,4635.827mil) on Top Layer And Pad U4-8(4800.591mil,4655.512mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U4-8(4800.591mil,4655.512mil) on Top Layer And Pad U4-9(4800.591mil,4675.197mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-1(5809.645mil,4773.622mil) on Top Layer And Pad U6-2(5809.645mil,4753.937mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-10(5922.638mil,4734.252mil) on Top Layer And Pad U6-11(5922.638mil,4753.937mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-10(5922.638mil,4734.252mil) on Top Layer And Pad U6-9(5922.638mil,4714.567mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-11(5922.638mil,4753.937mil) on Top Layer And Pad U6-12(5922.638mil,4773.622mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-2(5809.645mil,4753.937mil) on Top Layer And Pad U6-3(5809.645mil,4734.252mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-3(5809.645mil,4734.252mil) on Top Layer And Pad U6-4(5809.645mil,4714.567mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-4(5809.645mil,4714.567mil) on Top Layer And Pad U6-5(5809.645mil,4694.882mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-5(5809.645mil,4694.882mil) on Top Layer And Pad U6-6(5809.645mil,4675.197mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-7(5922.638mil,4675.197mil) on Top Layer And Pad U6-8(5922.638mil,4694.882mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U6-8(5922.638mil,4694.882mil) on Top Layer And Pad U6-9(5922.638mil,4714.567mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,1014.039mil)(1005.252mil,2716.535mil) on Bottom Solder And Track (984.252mil,2677.165mil)(984.252mil,993.039mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,1014.039mil)(1005.252mil,2716.535mil) on Top Solder And Track (984.252mil,2677.165mil)(984.252mil,993.039mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,1014.039mil)(1014.039mil,1005.252mil) on Bottom Solder And Track (984.252mil,2677.165mil)(984.252mil,993.039mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,1014.039mil)(1014.039mil,1005.252mil) on Bottom Solder And Track (993.039mil,984.252mil)(7727.434mil,984.252mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,1014.039mil)(1014.039mil,1005.252mil) on Top Solder And Track (984.252mil,2677.165mil)(984.252mil,993.039mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,1014.039mil)(1014.039mil,1005.252mil) on Top Solder And Track (993.039mil,984.252mil)(7727.434mil,984.252mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.233mil < 10mil) Between Track (1005.252mil,2882.172mil)(1005.252mil,3258.93mil) on Bottom Solder And Track (982.373mil,3272.902mil)(984.252mil,3271.023mil) on Bottom Solder [Bottom Solder] Mask Sliver [9.233mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,2882.172mil)(1005.252mil,3258.93mil) on Bottom Solder And Track (984.252mil,2764.692mil)(984.252mil,3271.023mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,2882.172mil)(1005.252mil,4989.898mil) on Top Solder And Track (984.252mil,2747.243mil)(984.252mil,5010.898mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,2882.172mil)(1023.622mil,2863.802mil) on Bottom Solder And Track (984.252mil,2764.692mil)(984.252mil,3271.023mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,2882.172mil)(1023.622mil,2863.802mil) on Top Solder And Track (984.252mil,2747.243mil)(984.252mil,5010.898mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.879mil < 10mil) Between Track (1005.252mil,3370.452mil)(1005.252mil,4989.898mil) on Bottom Solder And Track (982.373mil,3272.902mil)(982.373mil,5009.019mil) on Bottom Solder [Bottom Solder] Mask Sliver [7.879mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.879mil < 10mil) Between Track (1005.252mil,4989.898mil)(1014.039mil,4998.685mil) on Bottom Solder And Track (982.373mil,3272.902mil)(982.373mil,5009.019mil) on Bottom Solder [Bottom Solder] Mask Sliver [7.879mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,4989.898mil)(1014.039mil,4998.685mil) on Bottom Solder And Track (993.039mil,5019.685mil)(7727.434mil,5019.685mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,4989.898mil)(1014.039mil,4998.685mil) on Top Solder And Track (984.252mil,2747.243mil)(984.252mil,5010.898mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1005.252mil,4989.898mil)(1014.039mil,4998.685mil) on Top Solder And Track (993.039mil,5019.685mil)(7727.434mil,5019.685mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1014.039mil,1005.252mil)(7706.434mil,1005.252mil) on Bottom Solder And Track (993.039mil,984.252mil)(7727.434mil,984.252mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1014.039mil,1005.252mil)(7706.434mil,1005.252mil) on Top Solder And Track (993.039mil,984.252mil)(7727.434mil,984.252mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1014.039mil,4998.685mil)(7706.434mil,4998.685mil) on Bottom Solder And Track (993.039mil,5019.685mil)(7727.434mil,5019.685mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (1014.039mil,4998.685mil)(7706.434mil,4998.685mil) on Top Solder And Track (993.039mil,5019.685mil)(7727.434mil,5019.685mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,1005.252mil)(7715.221mil,1014.039mil) on Bottom Solder And Track (7736.221mil,993.039mil)(7736.221mil,5010.898mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,1005.252mil)(7715.221mil,1014.039mil) on Bottom Solder And Track (993.039mil,984.252mil)(7727.434mil,984.252mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,1005.252mil)(7715.221mil,1014.039mil) on Top Solder And Track (7736.221mil,993.039mil)(7736.221mil,5010.898mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,1005.252mil)(7715.221mil,1014.039mil) on Top Solder And Track (993.039mil,984.252mil)(7727.434mil,984.252mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,4998.685mil)(7715.221mil,4989.898mil) on Bottom Solder And Track (7736.221mil,993.039mil)(7736.221mil,5010.898mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,4998.685mil)(7715.221mil,4989.898mil) on Bottom Solder And Track (993.039mil,5019.685mil)(7727.434mil,5019.685mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,4998.685mil)(7715.221mil,4989.898mil) on Top Solder And Track (7736.221mil,993.039mil)(7736.221mil,5010.898mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7706.434mil,4998.685mil)(7715.221mil,4989.898mil) on Top Solder And Track (993.039mil,5019.685mil)(7727.434mil,5019.685mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7715.221mil,1014.039mil)(7715.221mil,4989.898mil) on Bottom Solder And Track (7736.221mil,993.039mil)(7736.221mil,5010.898mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (7715.221mil,1014.039mil)(7715.221mil,4989.898mil) on Top Solder And Track (7736.221mil,993.039mil)(7736.221mil,5010.898mil) on Top Solder [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mil < 10mil) Between Track (982.373mil,3272.902mil)(982.373mil,5009.019mil) on Bottom Solder And Track (993.039mil,5019.685mil)(7727.434mil,5019.685mil) on Bottom Solder [Bottom Solder] Mask Sliver [0.084mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.663mil < 10mil) Between Track (982.373mil,3272.902mil)(982.373mil,5009.019mil) on Bottom Solder And Track (998.873mil,3265.309mil)(1005.252mil,3258.93mil) on Bottom Solder [Bottom Solder] Mask Sliver [7.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (982.373mil,3272.902mil)(982.373mil,5009.019mil) on Bottom Solder And Track (998.873mil,3265.309mil)(998.873mil,3364.073mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Track (982.373mil,3272.902mil)(982.373mil,5009.019mil) on Bottom Solder And Track (998.873mil,3364.073mil)(1005.252mil,3370.452mil) on Bottom Solder [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.198mil < 10mil) Between Track (982.373mil,3272.902mil)(984.252mil,3271.023mil) on Bottom Solder And Track (998.873mil,3265.309mil)(1005.252mil,3258.93mil) on Bottom Solder [Bottom Solder] Mask Sliver [5.198mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.121mil < 10mil) Between Track (982.373mil,3272.902mil)(984.252mil,3271.023mil) on Bottom Solder And Track (998.873mil,3265.309mil)(998.873mil,3364.073mil) on Bottom Solder [Bottom Solder] Mask Sliver [4.121mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.35mil < 10mil) Between Track (984.252mil,2747.243mil)(984.252mil,5010.898mil) on Top Solder And Via (1026.192mil,2854.335mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.35mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.121mil < 10mil) Between Track (984.252mil,2764.692mil)(984.252mil,3271.023mil) on Bottom Solder And Track (998.873mil,3265.309mil)(1005.252mil,3258.93mil) on Bottom Solder [Bottom Solder] Mask Sliver [4.121mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.121mil < 10mil) Between Track (984.252mil,2764.692mil)(984.252mil,3271.023mil) on Bottom Solder And Track (998.873mil,3265.309mil)(998.873mil,3364.073mil) on Bottom Solder [Bottom Solder] Mask Sliver [4.121mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.35mil < 10mil) Between Track (984.252mil,2764.692mil)(984.252mil,3271.023mil) on Bottom Solder And Via (1026.192mil,2854.335mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.35mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Track (984.252mil,2764.692mil)(984.252mil,3271.023mil) on Bottom Solder And Via (987.869mil,2743.626mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.327mil < 10mil) Between Via (1005.252mil,2716.535mil) from Top Layer to Bottom Layer And Via (987.869mil,2743.626mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.327mil] / [Bottom Solder] Mask Sliver [8.359mil]
Rule Violations :112

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(2559.055mil,2646.457mil) on Bottom Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2559.055mil,2707.874mil) on Bottom Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(2589.764mil,2854.331mil) on Bottom Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.758mil < 10mil) Between Pad C3-1(5531.496mil,3315.748mil) on Top Layer And Text "C3" (5620.541mil,3296.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.758mil < 10mil) Between Pad C3-2(5531.496mil,3377.165mil) on Top Layer And Text "C3" (5620.541mil,3296.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(1299.212mil,1685.827mil) on Top Layer And Text "Reset p34" (1250.158mil,1624.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C5-1(1299.213mil,1161.417mil) on Top Layer And Text "C5" (1329.203mil,1032.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C6-1(1377.952mil,2355.119mil) on Top Layer And Text "C6" (1406.709mil,2332.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad Free-4(1397.638mil,2775.591mil) on Top Layer And Track (1003.937mil,2814.961mil)(1692.913mil,2814.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad Free-4(1555.118mil,3799.213mil) on Top Layer And Text "MCU_RGBR" (1210.787mil,3776.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad Free-4(2618.11mil,3799.213mil) on Top Layer And Text "MCU_RGBG" (2273.78mil,3776.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad Free-4(3700.787mil,3799.213mil) on Top Layer And Text "MCU_RGBB" (3356.457mil,3776.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad Free-4(6003.937mil,3602.362mil) on Top Layer And Track (6043.307mil,3484.252mil)(6043.307mil,4192.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-6(1318.898mil,2263.78mil) on Top Layer And Text "Debug USB" (994.095mil,2145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-MH(1141.732mil,1161.417mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.174mil < 10mil) Between Pad Free-MH(2814.961mil,4488.189mil) on Multi-Layer And Text "This board was made by the amazing" (3818.898mil,4333.527mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-MH(7598.425mil,1161.417mil) on Multi-Layer And Track (7578.74mil,1003.937mil)(7578.74mil,1830.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J2-P3(1045.276mil,3311.024mil) on Bottom Layer And Track (1094.488mil,3326.772mil)(1618.11mil,3326.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad J2-P4(1084.646mil,2793.307mil) on Bottom Layer And Track (1059.055mil,2834.646mil)(1059.055mil,3228.347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-1(4978.74mil,1222.441mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-2(5080.118mil,1121.063mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-3(4877.362mil,1121.063mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-4(5080.118mil,1323.819mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-4(5080.118mil,1323.819mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-4(5080.118mil,1323.819mil) on Multi-Layer And Text "3V3 General" (4998.456mil,1279.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-5(4877.362mil,1323.819mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J6-1(3797.638mil,1222.441mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J6-2(3899.016mil,1121.063mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J6-3(3696.26mil,1121.063mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J6-3(3696.26mil,1121.063mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.765mil < 10mil) Between Pad J6-3(3696.26mil,1121.063mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J6-4(3899.016mil,1323.819mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J6-5(3696.26mil,1323.819mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-1(2588.465mil,1236.496mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-2(2689.843mil,1135.118mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-3(2487.087mil,1135.118mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-4(2689.843mil,1337.874mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-5(2487.087mil,1337.874mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-5(2487.087mil,1337.874mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J7-5(2487.087mil,1337.874mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-1(5314.961mil,3385.827mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-10(4606.299mil,3385.827mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-2(5236.22mil,3385.827mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-3(5157.48mil,3385.827mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-5(5000mil,3385.827mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-6(4921.26mil,3385.827mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mil < 10mil) Between Pad MD1-7(4842.52mil,3385.827mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-8(4763.779mil,3385.827mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MD1-9(4685.039mil,3385.827mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P10-1(6686.614mil,1141.732mil) on Multi-Layer And Track (6636.614mil,1091.732mil)(6636.614mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P10-1(6686.614mil,1141.732mil) on Multi-Layer And Track (6636.614mil,1091.732mil)(6936.614mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P10-1(6686.614mil,1141.732mil) on Multi-Layer And Track (6636.614mil,1191.732mil)(6936.614mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P10-2(6786.614mil,1141.732mil) on Multi-Layer And Track (6636.614mil,1091.732mil)(6936.614mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P10-2(6786.614mil,1141.732mil) on Multi-Layer And Track (6636.614mil,1191.732mil)(6936.614mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P10-3(6886.614mil,1141.732mil) on Multi-Layer And Track (6636.614mil,1091.732mil)(6936.614mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P10-3(6886.614mil,1141.732mil) on Multi-Layer And Track (6636.614mil,1191.732mil)(6936.614mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P10-3(6886.614mil,1141.732mil) on Multi-Layer And Track (6936.614mil,1091.732mil)(6936.614mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad P1-1(7263.779mil,3779.528mil) on Multi-Layer And Text "Batt GND" (7145.669mil,3838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(7263.779mil,3779.528mil) on Multi-Layer And Track (7322.834mil,3740.157mil)(7381.89mil,3740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(7263.779mil,3779.528mil) on Multi-Layer And Track (7322.834mil,3818.898mil)(7381.89mil,3818.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P11-1(4366.929mil,1141.732mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.835mil < 10mil) Between Pad P11-1(4366.929mil,1141.732mil) on Multi-Layer And Track (4212.599mil,1091.527mil)(4762.599mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P11-1(4366.929mil,1141.732mil) on Multi-Layer And Track (4316.929mil,1091.732mil)(4316.929mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P11-1(4366.929mil,1141.732mil) on Multi-Layer And Track (4316.929mil,1091.732mil)(4616.929mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P11-1(4366.929mil,1141.732mil) on Multi-Layer And Track (4316.929mil,1191.732mil)(4616.929mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P11-2(4466.929mil,1141.732mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P11-2(4466.929mil,1141.732mil) on Multi-Layer And Track (4212.599mil,1091.527mil)(4762.599mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P11-2(4466.929mil,1141.732mil) on Multi-Layer And Track (4316.929mil,1091.732mil)(4616.929mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P11-2(4466.929mil,1141.732mil) on Multi-Layer And Track (4316.929mil,1191.732mil)(4616.929mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P11-3(4566.929mil,1141.732mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P11-3(4566.929mil,1141.732mil) on Multi-Layer And Track (4212.599mil,1091.527mil)(4762.599mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P11-3(4566.929mil,1141.732mil) on Multi-Layer And Track (4316.929mil,1091.732mil)(4616.929mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P11-3(4566.929mil,1141.732mil) on Multi-Layer And Track (4316.929mil,1191.732mil)(4616.929mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P11-3(4566.929mil,1141.732mil) on Multi-Layer And Track (4616.929mil,1091.732mil)(4616.929mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-2(7263.779mil,3582.677mil) on Multi-Layer And Track (7303.15mil,3543.307mil)(7381.89mil,3543.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-2(7263.779mil,3582.677mil) on Multi-Layer And Track (7303.15mil,3622.047mil)(7381.89mil,3622.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-1(4366.931mil,1841.731mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.426mil < 10mil) Between Pad P12-1(4366.931mil,1841.731mil) on Multi-Layer And Track (4212.599mil,1891.527mil)(4762.599mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P12-1(4366.931mil,1841.731mil) on Multi-Layer And Track (4316.931mil,1791.731mil)(4316.931mil,1891.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P12-1(4366.931mil,1841.731mil) on Multi-Layer And Track (4316.931mil,1791.731mil)(4616.931mil,1791.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P12-1(4366.931mil,1841.731mil) on Multi-Layer And Track (4316.931mil,1891.731mil)(4616.931mil,1891.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-2(4466.931mil,1841.731mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.408mil < 10mil) Between Pad P12-2(4466.931mil,1841.731mil) on Multi-Layer And Track (4212.599mil,1891.527mil)(4762.599mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P12-2(4466.931mil,1841.731mil) on Multi-Layer And Track (4316.931mil,1791.731mil)(4616.931mil,1791.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P12-2(4466.931mil,1841.731mil) on Multi-Layer And Track (4316.931mil,1891.731mil)(4616.931mil,1891.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-3(4566.931mil,1841.731mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.408mil < 10mil) Between Pad P12-3(4566.931mil,1841.731mil) on Multi-Layer And Track (4212.599mil,1891.527mil)(4762.599mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P12-3(4566.931mil,1841.731mil) on Multi-Layer And Track (4316.931mil,1791.731mil)(4616.931mil,1791.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P12-3(4566.931mil,1841.731mil) on Multi-Layer And Track (4316.931mil,1891.731mil)(4616.931mil,1891.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P12-3(4566.931mil,1841.731mil) on Multi-Layer And Track (4616.931mil,1791.731mil)(4616.931mil,1891.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.48mil < 10mil) Between Pad P13-1(3185.827mil,1141.732mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.835mil < 10mil) Between Pad P13-1(3185.827mil,1141.732mil) on Multi-Layer And Track (3031.496mil,1091.527mil)(3581.496mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P13-1(3185.827mil,1141.732mil) on Multi-Layer And Track (3135.827mil,1091.732mil)(3135.827mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P13-1(3185.827mil,1141.732mil) on Multi-Layer And Track (3135.827mil,1091.732mil)(3435.827mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P13-1(3185.827mil,1141.732mil) on Multi-Layer And Track (3135.827mil,1191.732mil)(3435.827mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P13-2(3285.827mil,1141.732mil) on Multi-Layer And Track (3031.496mil,1091.527mil)(3581.496mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P13-2(3285.827mil,1141.732mil) on Multi-Layer And Track (3135.827mil,1091.732mil)(3435.827mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P13-2(3285.827mil,1141.732mil) on Multi-Layer And Track (3135.827mil,1191.732mil)(3435.827mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P13-3(3385.827mil,1141.732mil) on Multi-Layer And Track (3031.496mil,1091.527mil)(3581.496mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P13-3(3385.827mil,1141.732mil) on Multi-Layer And Track (3135.827mil,1091.732mil)(3435.827mil,1091.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P13-3(3385.827mil,1141.732mil) on Multi-Layer And Track (3135.827mil,1191.732mil)(3435.827mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P13-3(3385.827mil,1141.732mil) on Multi-Layer And Track (3435.827mil,1091.732mil)(3435.827mil,1191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P14-1(3185.827mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Pad P14-1(3185.827mil,1841.733mil) on Multi-Layer And Track (3031.496mil,1891.527mil)(3581.496mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P14-1(3185.827mil,1841.733mil) on Multi-Layer And Track (3135.827mil,1791.733mil)(3135.827mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P14-1(3185.827mil,1841.733mil) on Multi-Layer And Track (3135.827mil,1791.733mil)(3435.827mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P14-1(3185.827mil,1841.733mil) on Multi-Layer And Track (3135.827mil,1891.733mil)(3435.827mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P14-2(3285.827mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Pad P14-2(3285.827mil,1841.733mil) on Multi-Layer And Track (3031.496mil,1891.527mil)(3581.496mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P14-2(3285.827mil,1841.733mil) on Multi-Layer And Track (3135.827mil,1791.733mil)(3435.827mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P14-2(3285.827mil,1841.733mil) on Multi-Layer And Track (3135.827mil,1891.733mil)(3435.827mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P14-3(3385.827mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Pad P14-3(3385.827mil,1841.733mil) on Multi-Layer And Track (3031.496mil,1891.527mil)(3581.496mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P14-3(3385.827mil,1841.733mil) on Multi-Layer And Track (3135.827mil,1791.733mil)(3435.827mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P14-3(3385.827mil,1841.733mil) on Multi-Layer And Track (3135.827mil,1891.733mil)(3435.827mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P14-3(3385.827mil,1841.733mil) on Multi-Layer And Track (3435.827mil,1791.733mil)(3435.827mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P15-1(1955.394mil,1141.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.835mil < 10mil) Between Pad P15-1(1955.394mil,1141.733mil) on Multi-Layer And Track (1811.024mil,1091.527mil)(2361.024mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P15-1(1955.394mil,1141.733mil) on Multi-Layer And Track (1905.394mil,1091.733mil)(1905.394mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P15-1(1955.394mil,1141.733mil) on Multi-Layer And Track (1905.394mil,1091.733mil)(2205.394mil,1091.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P15-1(1955.394mil,1141.733mil) on Multi-Layer And Track (1905.394mil,1191.733mil)(2205.394mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P15-2(2055.394mil,1141.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P15-2(2055.394mil,1141.733mil) on Multi-Layer And Track (1811.024mil,1091.527mil)(2361.024mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P15-2(2055.394mil,1141.733mil) on Multi-Layer And Track (1905.394mil,1091.733mil)(2205.394mil,1091.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P15-2(2055.394mil,1141.733mil) on Multi-Layer And Track (1905.394mil,1191.733mil)(2205.394mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P15-3(2155.394mil,1141.733mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P15-3(2155.394mil,1141.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P15-3(2155.394mil,1141.733mil) on Multi-Layer And Track (1811.024mil,1091.527mil)(2361.024mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P15-3(2155.394mil,1141.733mil) on Multi-Layer And Track (1905.394mil,1091.733mil)(2205.394mil,1091.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P15-3(2155.394mil,1141.733mil) on Multi-Layer And Track (1905.394mil,1191.733mil)(2205.394mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P15-3(2155.394mil,1141.733mil) on Multi-Layer And Track (2205.394mil,1091.733mil)(2205.394mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P16-1(1955.394mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Pad P16-1(1955.394mil,1841.733mil) on Multi-Layer And Track (1811.024mil,1891.527mil)(2361.024mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P16-1(1955.394mil,1841.733mil) on Multi-Layer And Track (1905.394mil,1791.733mil)(1905.394mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P16-1(1955.394mil,1841.733mil) on Multi-Layer And Track (1905.394mil,1791.733mil)(2205.394mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P16-1(1955.394mil,1841.733mil) on Multi-Layer And Track (1905.394mil,1891.733mil)(2205.394mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P16-2(2055.394mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Pad P16-2(2055.394mil,1841.733mil) on Multi-Layer And Track (1811.024mil,1891.527mil)(2361.024mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P16-2(2055.394mil,1841.733mil) on Multi-Layer And Track (1905.394mil,1791.733mil)(2205.394mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P16-2(2055.394mil,1841.733mil) on Multi-Layer And Track (1905.394mil,1891.733mil)(2205.394mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P16-3(2155.394mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Pad P16-3(2155.394mil,1841.733mil) on Multi-Layer And Track (1811.024mil,1891.527mil)(2361.024mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P16-3(2155.394mil,1841.733mil) on Multi-Layer And Track (1905.394mil,1791.733mil)(2205.394mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P16-3(2155.394mil,1841.733mil) on Multi-Layer And Track (1905.394mil,1891.733mil)(2205.394mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P16-3(2155.394mil,1841.733mil) on Multi-Layer And Track (2205.394mil,1791.733mil)(2205.394mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P17-1(5885.827mil,2854.331mil) on Multi-Layer And Track (5835.827mil,2804.331mil)(5835.827mil,3004.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P17-1(5885.827mil,2854.331mil) on Multi-Layer And Track (5835.827mil,2804.331mil)(5935.827mil,2804.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P17-1(5885.827mil,2854.331mil) on Multi-Layer And Track (5935.827mil,2804.331mil)(5935.827mil,3004.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P17-2(5885.827mil,2954.331mil) on Multi-Layer And Track (5835.827mil,2804.331mil)(5835.827mil,3004.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P17-2(5885.827mil,2954.331mil) on Multi-Layer And Track (5835.827mil,3004.331mil)(5935.827mil,3004.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P17-2(5885.827mil,2954.331mil) on Multi-Layer And Track (5935.827mil,2804.331mil)(5935.827mil,3004.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P18-1(6023.622mil,3226.772mil) on Multi-Layer And Track (5973.622mil,3176.772mil)(5973.622mil,3376.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P18-1(6023.622mil,3226.772mil) on Multi-Layer And Track (5973.622mil,3176.772mil)(6073.622mil,3176.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P18-1(6023.622mil,3226.772mil) on Multi-Layer And Track (6073.622mil,3176.772mil)(6073.622mil,3376.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P18-2(6023.622mil,3326.772mil) on Multi-Layer And Track (5973.622mil,3176.772mil)(5973.622mil,3376.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P18-2(6023.622mil,3326.772mil) on Multi-Layer And Track (5973.622mil,3376.772mil)(6073.622mil,3376.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P18-2(6023.622mil,3326.772mil) on Multi-Layer And Track (6073.622mil,3176.772mil)(6073.622mil,3376.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P19-1(1815.748mil,3343.307mil) on Multi-Layer And Track (1665.748mil,3293.307mil)(1865.748mil,3293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P19-1(1815.748mil,3343.307mil) on Multi-Layer And Track (1865.748mil,3293.307mil)(1865.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-2(1715.748mil,3343.307mil) on Multi-Layer And Track (1665.748mil,3293.307mil)(1665.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-2(1715.748mil,3343.307mil) on Multi-Layer And Track (1665.748mil,3293.307mil)(1865.748mil,3293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-3(1815.748mil,3443.307mil) on Multi-Layer And Track (1865.748mil,3293.307mil)(1865.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-4(1715.748mil,3443.307mil) on Multi-Layer And Track (1665.748mil,3293.307mil)(1665.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-5(1815.748mil,3543.307mil) on Multi-Layer And Track (1865.748mil,3293.307mil)(1865.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-6(1715.748mil,3543.307mil) on Multi-Layer And Track (1665.748mil,3293.307mil)(1665.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-7(1815.748mil,3643.307mil) on Multi-Layer And Track (1665.748mil,3693.307mil)(1865.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-7(1815.748mil,3643.307mil) on Multi-Layer And Track (1865.748mil,3293.307mil)(1865.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-8(1715.748mil,3643.307mil) on Multi-Layer And Track (1665.748mil,3293.307mil)(1665.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P19-8(1715.748mil,3643.307mil) on Multi-Layer And Track (1665.748mil,3693.307mil)(1865.748mil,3693.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P21-1(1555.118mil,2023.18mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P21-1(1555.118mil,2023.18mil) on Multi-Layer And Track (1505.118mil,1873.18mil)(1505.118mil,2073.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P21-1(1555.118mil,2023.18mil) on Multi-Layer And Track (1505.118mil,2073.18mil)(1605.118mil,2073.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P21-1(1555.118mil,2023.18mil) on Multi-Layer And Track (1605.118mil,1873.18mil)(1605.118mil,2073.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P21-2(1555.118mil,1923.18mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P21-2(1555.118mil,1923.18mil) on Multi-Layer And Track (1505.118mil,1873.18mil)(1505.118mil,2073.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P21-2(1555.118mil,1923.18mil) on Multi-Layer And Track (1505.118mil,1873.18mil)(1605.118mil,1873.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P21-2(1555.118mil,1923.18mil) on Multi-Layer And Track (1605.118mil,1873.18mil)(1605.118mil,2073.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P22-1(6456.693mil,3523.622mil) on Multi-Layer And Track (6406.693mil,3473.622mil)(6406.693mil,3673.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P22-1(6456.693mil,3523.622mil) on Multi-Layer And Track (6406.693mil,3473.622mil)(6506.693mil,3473.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P22-1(6456.693mil,3523.622mil) on Multi-Layer And Track (6506.693mil,3473.622mil)(6506.693mil,3673.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P22-2(6456.693mil,3623.622mil) on Multi-Layer And Track (6406.693mil,3473.622mil)(6406.693mil,3673.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P22-2(6456.693mil,3623.622mil) on Multi-Layer And Track (6406.693mil,3673.622mil)(6506.693mil,3673.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P22-2(6456.693mil,3623.622mil) on Multi-Layer And Track (6506.693mil,3473.622mil)(6506.693mil,3673.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P23-1(5905.512mil,2539.37mil) on Multi-Layer And Track (5755.512mil,2489.37mil)(5955.512mil,2489.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P23-1(5905.512mil,2539.37mil) on Multi-Layer And Track (5755.512mil,2589.37mil)(5955.512mil,2589.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P23-1(5905.512mil,2539.37mil) on Multi-Layer And Track (5955.512mil,2489.37mil)(5955.512mil,2589.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P23-2(5805.512mil,2539.37mil) on Multi-Layer And Track (5755.512mil,2489.37mil)(5755.512mil,2589.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P23-2(5805.512mil,2539.37mil) on Multi-Layer And Track (5755.512mil,2489.37mil)(5955.512mil,2489.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P23-2(5805.512mil,2539.37mil) on Multi-Layer And Track (5755.512mil,2589.37mil)(5955.512mil,2589.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P24-1(1315.748mil,3443.307mil) on Multi-Layer And Track (1265.748mil,3393.307mil)(1265.748mil,3593.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P24-1(1315.748mil,3443.307mil) on Multi-Layer And Track (1265.748mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-2(1315.748mil,3543.307mil) on Multi-Layer And Track (1265.748mil,3393.307mil)(1265.748mil,3593.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-2(1315.748mil,3543.307mil) on Multi-Layer And Track (1265.748mil,3593.307mil)(1565.748mil,3593.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-3(1415.748mil,3443.307mil) on Multi-Layer And Track (1265.748mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-3(1415.748mil,3443.307mil) on Multi-Layer And Track (1374.082mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-4(1415.748mil,3543.307mil) on Multi-Layer And Track (1265.748mil,3593.307mil)(1565.748mil,3593.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-5(1515.748mil,3443.307mil) on Multi-Layer And Track (1265.748mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-5(1515.748mil,3443.307mil) on Multi-Layer And Track (1374.082mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-5(1515.748mil,3443.307mil) on Multi-Layer And Track (1565.748mil,3393.307mil)(1565.748mil,3593.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-6(1515.748mil,3543.307mil) on Multi-Layer And Track (1265.748mil,3593.307mil)(1565.748mil,3593.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P24-6(1515.748mil,3543.307mil) on Multi-Layer And Track (1565.748mil,3393.307mil)(1565.748mil,3593.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-1(7263.779mil,2972.441mil) on Multi-Layer And Track (7322.834mil,2933.071mil)(7381.89mil,2933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-1(7263.779mil,2972.441mil) on Multi-Layer And Track (7322.834mil,3011.811mil)(7381.89mil,3011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-2(7263.779mil,2775.59mil) on Multi-Layer And Track (7303.15mil,2736.22mil)(7381.89mil,2736.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-2(7263.779mil,2775.59mil) on Multi-Layer And Track (7303.15mil,2814.961mil)(7381.89mil,2814.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.48mil < 10mil) Between Pad P7-1(5541.732mil,1141.733mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P7-1(5541.732mil,1141.733mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.835mil < 10mil) Between Pad P7-1(5541.732mil,1141.733mil) on Multi-Layer And Track (5370.158mil,1091.527mil)(5920.158mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P7-1(5541.732mil,1141.733mil) on Multi-Layer And Track (5491.732mil,1091.733mil)(5491.732mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P7-1(5541.732mil,1141.733mil) on Multi-Layer And Track (5491.732mil,1091.733mil)(5791.732mil,1091.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P7-1(5541.732mil,1141.733mil) on Multi-Layer And Track (5491.732mil,1191.733mil)(5791.732mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P7-2(5641.732mil,1141.733mil) on Multi-Layer And Track (5370.158mil,1091.527mil)(5920.158mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P7-2(5641.732mil,1141.733mil) on Multi-Layer And Track (5491.732mil,1091.733mil)(5791.732mil,1091.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P7-2(5641.732mil,1141.733mil) on Multi-Layer And Track (5491.732mil,1191.733mil)(5791.732mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.817mil < 10mil) Between Pad P7-3(5741.732mil,1141.733mil) on Multi-Layer And Track (5370.158mil,1091.527mil)(5920.158mil,1091.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P7-3(5741.732mil,1141.733mil) on Multi-Layer And Track (5491.732mil,1091.733mil)(5791.732mil,1091.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P7-3(5741.732mil,1141.733mil) on Multi-Layer And Track (5491.732mil,1191.733mil)(5791.732mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P7-3(5741.732mil,1141.733mil) on Multi-Layer And Track (5791.732mil,1091.733mil)(5791.732mil,1191.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P8-1(6686.614mil,1841.732mil) on Multi-Layer And Track (6636.614mil,1791.732mil)(6636.614mil,1891.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P8-1(6686.614mil,1841.732mil) on Multi-Layer And Track (6636.614mil,1791.732mil)(6936.614mil,1791.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P8-1(6686.614mil,1841.732mil) on Multi-Layer And Track (6636.614mil,1891.732mil)(6936.614mil,1891.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P8-2(6786.614mil,1841.732mil) on Multi-Layer And Track (6636.614mil,1791.732mil)(6936.614mil,1791.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P8-2(6786.614mil,1841.732mil) on Multi-Layer And Track (6636.614mil,1891.732mil)(6936.614mil,1891.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P8-3(6886.614mil,1841.732mil) on Multi-Layer And Track (6636.614mil,1791.732mil)(6936.614mil,1791.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P8-3(6886.614mil,1841.732mil) on Multi-Layer And Track (6636.614mil,1891.732mil)(6936.614mil,1891.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P8-3(6886.614mil,1841.732mil) on Multi-Layer And Track (6936.614mil,1791.732mil)(6936.614mil,1891.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P9-1(5541.732mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Pad P9-1(5541.732mil,1841.733mil) on Multi-Layer And Track (5370.158mil,1891.527mil)(5920.158mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P9-1(5541.732mil,1841.733mil) on Multi-Layer And Track (5491.732mil,1791.733mil)(5491.732mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P9-1(5541.732mil,1841.733mil) on Multi-Layer And Track (5491.732mil,1791.733mil)(5791.732mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad P9-1(5541.732mil,1841.733mil) on Multi-Layer And Track (5491.732mil,1891.733mil)(5791.732mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P9-2(5641.732mil,1841.733mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Pad P9-2(5641.732mil,1841.733mil) on Multi-Layer And Track (5370.158mil,1891.527mil)(5920.158mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P9-2(5641.732mil,1841.733mil) on Multi-Layer And Track (5491.732mil,1791.733mil)(5791.732mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P9-2(5641.732mil,1841.733mil) on Multi-Layer And Track (5491.732mil,1891.733mil)(5791.732mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Pad P9-3(5741.732mil,1841.733mil) on Multi-Layer And Track (5370.158mil,1891.527mil)(5920.158mil,1891.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P9-3(5741.732mil,1841.733mil) on Multi-Layer And Track (5491.732mil,1791.733mil)(5791.732mil,1791.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P9-3(5741.732mil,1841.733mil) on Multi-Layer And Track (5491.732mil,1891.733mil)(5791.732mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.675mil < 10mil) Between Pad P9-3(5741.732mil,1841.733mil) on Multi-Layer And Track (5791.732mil,1791.733mil)(5791.732mil,1891.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.317mil < 10mil) Between Pad Q1-1(6927.165mil,2440.945mil) on Top Layer And Text "Q1" (6869.462mil,2588.12mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.317mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-1(2921.26mil,3226.378mil) on Bottom Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-3(2826.772mil,3188.976mil) on Bottom Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(1377.952mil,1685.827mil) on Top Layer And Text "Reset p34" (1250.158mil,1624.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.758mil < 10mil) Between Pad R13-1(6150.394mil,2716.535mil) on Top Layer And Text "R13" (6145.497mil,2745.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.758mil < 10mil) Between Pad R13-2(6211.811mil,2716.535mil) on Top Layer And Text "R13" (6145.497mil,2745.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R18-1(7112.598mil,3031.496mil) on Top Layer And Track (6883.858mil,2958.071mil)(7131.89mil,2958.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R18-1(7112.598mil,3031.496mil) on Top Layer And Track (6883.858mil,3104.921mil)(7131.89mil,3104.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R18-2(6903.15mil,3031.496mil) on Top Layer And Track (6883.858mil,2958.071mil)(7131.89mil,2958.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R18-2(6903.15mil,3031.496mil) on Top Layer And Track (6883.858mil,3104.921mil)(7131.89mil,3104.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R3-1(1456.692mil,2652.756mil) on Top Layer And Text "R3" (1485.449mil,2588.12mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R3-2(1456.692mil,2591.339mil) on Top Layer And Text "R3" (1485.449mil,2588.12mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R4-1(1456.692mil,2433.859mil) on Top Layer And Text "R4" (1485.449mil,2430.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R4-2(1456.692mil,2495.276mil) on Top Layer And Text "R4" (1485.449mil,2430.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R8-1(7112.598mil,3562.992mil) on Top Layer And Track (6883.858mil,3489.567mil)(7131.89mil,3489.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R8-1(7112.598mil,3562.992mil) on Top Layer And Track (6883.858mil,3636.417mil)(7131.89mil,3636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R8-2(6903.15mil,3562.992mil) on Top Layer And Track (6883.858mil,3489.567mil)(7131.89mil,3489.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad R8-2(6903.15mil,3562.992mil) on Top Layer And Track (6883.858mil,3636.417mil)(7131.89mil,3636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(1043.306mil,1771.654mil) on Top Layer And Track (1051.181mil,1622.047mil)(1051.181mil,1803.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-1(1043.306mil,1771.654mil) on Top Layer And Track (1051.18mil,1803.15mil)(1232.283mil,1803.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-1(1240.157mil,1771.654mil) on Top Layer And Track (1051.18mil,1803.15mil)(1232.283mil,1803.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(1240.157mil,1771.654mil) on Top Layer And Track (1232.283mil,1622.048mil)(1232.283mil,1803.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(1043.306mil,1653.544mil) on Top Layer And Track (1051.181mil,1622.047mil)(1051.181mil,1803.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-2(1043.306mil,1653.544mil) on Top Layer And Track (1051.18mil,1622.047mil)(1232.283mil,1622.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(1240.157mil,1653.544mil) on Top Layer And Text "Reset p34" (1250.158mil,1624.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-2(1240.157mil,1653.544mil) on Top Layer And Track (1051.18mil,1622.047mil)(1232.283mil,1622.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(1240.157mil,1653.544mil) on Top Layer And Track (1232.283mil,1622.048mil)(1232.283mil,1803.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(1043.307mil,1472.441mil) on Top Layer And Track (1051.181mil,1322.834mil)(1051.181mil,1503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S2-1(1043.307mil,1472.441mil) on Top Layer And Track (1051.181mil,1503.937mil)(1232.283mil,1503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S2-1(1240.157mil,1472.441mil) on Top Layer And Track (1051.181mil,1503.937mil)(1232.283mil,1503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(1240.157mil,1472.441mil) on Top Layer And Track (1232.283mil,1322.834mil)(1232.283mil,1503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(1043.307mil,1354.331mil) on Top Layer And Track (1051.181mil,1322.834mil)(1051.181mil,1503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S2-2(1043.307mil,1354.331mil) on Top Layer And Track (1051.181mil,1322.834mil)(1232.283mil,1322.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(1240.157mil,1354.331mil) on Top Layer And Text "Mode p32" (1250.158mil,1329.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S2-2(1240.157mil,1354.331mil) on Top Layer And Track (1051.181mil,1322.834mil)(1232.283mil,1322.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(1240.157mil,1354.331mil) on Top Layer And Track (1232.283mil,1322.834mil)(1232.283mil,1503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U11-1(6292.913mil,2165.354mil) on Multi-Layer And Track (5899.212mil,2204.724mil)(6371.653mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U11-2(6192.913mil,2165.354mil) on Multi-Layer And Track (5899.212mil,2204.724mil)(6371.653mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U11-3(6092.913mil,2165.354mil) on Multi-Layer And Track (5899.212mil,2204.724mil)(6371.653mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U11-4(5992.913mil,2165.354mil) on Multi-Layer And Track (5899.212mil,2204.724mil)(6371.653mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-1(5136.22mil,2165.354mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U13-1(5136.22mil,2165.354mil) on Multi-Layer And Track (4742.52mil,2204.724mil)(5214.961mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-2(5036.22mil,2165.354mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U13-2(5036.22mil,2165.354mil) on Multi-Layer And Track (4742.52mil,2204.724mil)(5214.961mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U13-3(4936.22mil,2165.354mil) on Multi-Layer And Track (4742.52mil,2204.724mil)(5214.961mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-4(4836.22mil,2165.354mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U13-4(4836.22mil,2165.354mil) on Multi-Layer And Track (4742.52mil,2204.724mil)(5214.961mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U15-1(3955.118mil,2174.016mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U15-1(3955.118mil,2174.016mil) on Multi-Layer And Track (3561.417mil,2213.386mil)(4033.858mil,2213.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U15-2(3855.118mil,2174.016mil) on Multi-Layer And Track (3561.417mil,2213.386mil)(4033.858mil,2213.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U15-3(3755.118mil,2174.016mil) on Multi-Layer And Track (3561.417mil,2213.386mil)(4033.858mil,2213.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U15-4(3655.118mil,2174.016mil) on Multi-Layer And Track (3561.417mil,2213.386mil)(4033.858mil,2213.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U17-1(2745.945mil,2179.41mil) on Multi-Layer And Region (240 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U17-1(2745.945mil,2179.41mil) on Multi-Layer And Track (2352.244mil,2218.78mil)(2824.685mil,2218.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U17-2(2645.945mil,2179.41mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U17-2(2645.945mil,2179.41mil) on Multi-Layer And Track (2352.244mil,2218.78mil)(2824.685mil,2218.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U17-3(2545.945mil,2179.41mil) on Multi-Layer And Track (2352.244mil,2218.78mil)(2824.685mil,2218.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad U17-4(2445.945mil,2179.41mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U17-4(2445.945mil,2179.41mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.824mil < 10mil) Between Pad U17-4(2445.945mil,2179.41mil) on Multi-Layer And Track (2352.244mil,2218.78mil)(2824.685mil,2218.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U18-1(4462.205mil,2894.488mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-1(4462.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-10(4862.205mil,4094.488mil) on Multi-Layer And Track (4112.205mil,4144.488mil)(5712.205mil,4144.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U18-11(4762.205mil,4094.488mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-11(4762.205mil,4094.488mil) on Multi-Layer And Track (4112.205mil,4144.488mil)(5712.205mil,4144.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-12(4662.205mil,4094.488mil) on Multi-Layer And Track (4112.205mil,4144.488mil)(5712.205mil,4144.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-13(4562.205mil,4094.488mil) on Multi-Layer And Track (4112.205mil,4144.488mil)(5712.205mil,4144.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-14(4462.205mil,4094.488mil) on Multi-Layer And Track (4112.205mil,4144.488mil)(5712.205mil,4144.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-15(4362.205mil,4094.488mil) on Multi-Layer And Track (4112.205mil,4144.488mil)(5712.205mil,4144.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-2(4562.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-3(4662.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-4(4762.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.946mil < 10mil) Between Pad U18-5(4862.205mil,2894.488mil) on Multi-Layer And Region (10 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.946mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-5(4862.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-6(4962.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-7(5062.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-8(5162.205mil,2894.488mil) on Multi-Layer And Track (4112.205mil,2844.488mil)(5712.205mil,2844.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.983mil < 10mil) Between Pad U18-9(4962.205mil,4094.488mil) on Multi-Layer And Track (4112.205mil,4144.488mil)(5712.205mil,4144.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.85mil < 10mil) Between Pad U1-S2(2134.843mil,3458.661mil) on Top Layer And Text "U1" (2184.422mil,3493.632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U7-1(1667.323mil,4083.464mil) on Top Layer And Track (1681.102mil,4109.212mil)(1681.102mil,4114.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U7-3(1667.323mil,3965.354mil) on Top Layer And Track (1681.102mil,3933.858mil)(1681.102mil,3939.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U7-4(1797.244mil,3965.354mil) on Top Layer And Track (1783.465mil,3933.858mil)(1783.465mil,3939.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U7-5(1797.244mil,4083.464mil) on Top Layer And Track (1783.465mil,4109.212mil)(1783.465mil,4114.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-1(2730.315mil,4122.834mil) on Top Layer And Track (2744.095mil,4148.583mil)(2744.095mil,4154.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-3(2730.315mil,4004.724mil) on Top Layer And Track (2744.095mil,3973.228mil)(2744.095mil,3978.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-4(2860.236mil,4004.724mil) on Top Layer And Track (2846.457mil,3973.228mil)(2846.457mil,3978.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-5(2860.236mil,4122.834mil) on Top Layer And Track (2846.457mil,4148.583mil)(2846.457mil,4154.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U9-1(3793.307mil,4122.834mil) on Top Layer And Track (3807.087mil,4148.583mil)(3807.087mil,4154.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U9-3(3793.307mil,4004.724mil) on Top Layer And Track (3807.087mil,3973.228mil)(3807.087mil,3978.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U9-4(3923.228mil,4004.724mil) on Top Layer And Track (3909.449mil,3973.228mil)(3909.449mil,3978.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U9-5(3923.228mil,4122.834mil) on Top Layer And Track (3909.449mil,4148.583mil)(3909.449mil,4154.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
Rule Violations :330

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.126mil < 10mil) Between Arc (5145.669mil,4732.283mil) on Top Overlay And Text "C21" (5128.416mil,4575.692mil) on Top Overlay Silk Text to Silk Clearance [9.126mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (5145.669mil,4732.283mil) on Top Overlay And Text "C22" (5207.156mil,4565.695mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.107mil < 10mil) Between Text "3V3" (1259.842mil,3281.859mil) on Top Overlay And Track (1265.748mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay Silk Text to Silk Clearance [5.107mil]
   Violation between Silk To Silk Clearance Constraint: (6.662mil < 10mil) Between Text "3V3" (1811.024mil,2966.898mil) on Top Overlay And Text "A4" (1811.024mil,3045.638mil) on Top Overlay Silk Text to Silk Clearance [6.662mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3V3" (5935.197mil,3651.732mil) on Top Overlay And Track (6043.307mil,3484.252mil)(6043.307mil,4192.913mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.662mil < 10mil) Between Text "A4" (1811.024mil,3045.638mil) on Top Overlay And Text "A5" (1811.024mil,3124.378mil) on Top Overlay Silk Text to Silk Clearance [6.662mil]
   Violation between Silk To Silk Clearance Constraint: (6.32mil < 10mil) Between Text "A5" (1811.024mil,3124.378mil) on Top Overlay And Text "A7" (1811.024mil,3203.119mil) on Top Overlay Silk Text to Silk Clearance [6.32mil]
   Violation between Silk To Silk Clearance Constraint: (7.039mil < 10mil) Between Text "A7" (1811.024mil,3203.119mil) on Top Overlay And Track (1665.748mil,3293.307mil)(1865.748mil,3293.307mil) on Top Overlay Silk Text to Silk Clearance [7.039mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "ADC1" (5698.976mil,2923.386mil) on Top Overlay And Track (5835.827mil,2804.331mil)(5835.827mil,3004.331mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.288mil < 10mil) Between Text "ADC2" (5817.087mil,3198.976mil) on Top Overlay And Track (5973.622mil,3176.772mil)(5973.622mil,3376.772mil) on Top Overlay Silk Text to Silk Clearance [3.288mil]
   Violation between Silk To Silk Clearance Constraint: (3.288mil < 10mil) Between Text "ADC3" (5817.087mil,3297.402mil) on Top Overlay And Track (5973.622mil,3176.772mil)(5973.622mil,3376.772mil) on Top Overlay Silk Text to Silk Clearance [3.288mil]
   Violation between Silk To Silk Clearance Constraint: (7.33mil < 10mil) Between Text "Batt GND" (7130.212mil,2526.758mil) on Top Overlay And Track (7381.89mil,2677.165mil)(7381.89mil,3070.866mil) on Top Overlay Silk Text to Silk Clearance [7.33mil]
   Violation between Silk To Silk Clearance Constraint: (7.33mil < 10mil) Between Text "Batt GND" (7130.212mil,2526.758mil) on Top Overlay And Track (7381.89mil,2677.165mil)(7736.22mil,2677.165mil) on Top Overlay Silk Text to Silk Clearance [7.33mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Batt VCC" (7165.354mil,3346.457mil) on Top Overlay And Track (7381.89mil,3484.252mil)(7381.89mil,3877.952mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Batt VCC" (7165.354mil,3346.457mil) on Top Overlay And Track (7381.89mil,3484.252mil)(7736.22mil,3484.252mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C10" (5102.19mil,3808.593mil) on Top Overlay And Text "C11" (5112.186mil,3729.852mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "C10" (5102.19mil,3808.593mil) on Top Overlay And Text "C12" (5102.19mil,3887.333mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C12" (5102.19mil,3887.333mil) on Top Overlay And Text "R6" (5127.181mil,3966.073mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C13" (5994.557mil,3802.977mil) on Top Overlay And Text "C14" (5915.817mil,3802.977mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C16" (4852.825mil,4767.544mil) on Top Overlay And Text "R10" (4774.085mil,4767.544mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (4852.825mil,4767.544mil) on Top Overlay And Track (4685.039mil,4763.779mil)(4803.15mil,4763.779mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "C17" (4669.119mil,4418.828mil) on Top Overlay And Text "L2" (4694.111mil,4340.088mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C18" (4314.788mil,4576.309mil) on Top Overlay And Text "C19" (4314.788mil,4497.569mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "C18" (4314.788mil,4576.309mil) on Top Overlay And Text "R15" (4314.788mil,4655.049mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C20" (4309.79mil,4733.789mil) on Top Overlay And Text "R15" (4314.788mil,4655.049mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "C20" (4309.79mil,4733.789mil) on Top Overlay And Text "R16" (4314.788mil,4812.529mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C21" (5128.416mil,4575.692mil) on Top Overlay And Text "C22" (5207.156mil,4565.695mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C24" (6329.203mil,4762.546mil) on Top Overlay And Text "R19" (6250.463mil,4767.544mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "C25" (5786.168mil,4418.829mil) on Top Overlay And Text "L3" (5816.158mil,4340.088mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C26" (5431.837mil,4497.569mil) on Top Overlay And Text "C27" (5431.837mil,4576.309mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "C27" (5431.837mil,4576.309mil) on Top Overlay And Text "C28" (5431.837mil,4655.049mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C28" (5431.837mil,4655.049mil) on Top Overlay And Text "R21" (5441.834mil,4733.789mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "C29" (6250.463mil,4565.695mil) on Top Overlay And Text "C30" (6329.203mil,4565.695mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.451mil < 10mil) Between Text "C33" (4093.254mil,4182.608mil) on Top Overlay And Track (4271.654mil,3740.157mil)(4271.654mil,4960.63mil) on Top Overlay Silk Text to Silk Clearance [8.451mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C4" (1329.203mil,1780.725mil) on Top Overlay And Text "R1" (1407.943mil,1790.722mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (1329.203mil,1032.693mil) on Top Overlay And Track (1023.622mil,1023.622mil)(1673.228mil,1023.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C8" (5876.447mil,3985.449mil) on Top Overlay And Text "R5" (5955.187mil,3985.449mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "C9" (5481.512mil,3651.112mil) on Top Overlay And Text "L1" (5491.509mil,3572.372mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "CS" (1417.323mil,3596.819mil) on Top Overlay And Track (1265.748mil,3593.307mil)(1565.748mil,3593.307mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.275mil < 10mil) Between Text "D22" (5718.661mil,2824.961mil) on Top Overlay And Track (5835.827mil,2804.331mil)(5835.827mil,3004.331mil) on Top Overlay Silk Text to Silk Clearance [3.275mil]
   Violation between Silk To Silk Clearance Constraint: (6.32mil < 10mil) Between Text "D3" (1673.228mil,2947.213mil) on Top Overlay And Text "PWM0" (1673.228mil,3025.953mil) on Top Overlay Silk Text to Silk Clearance [6.32mil]
   Violation between Silk To Silk Clearance Constraint: (9.837mil < 10mil) Between Text "Debug USB" (994.095mil,2145.669mil) on Top Overlay And Track (1012.598mil,2350.394mil)(1062.992mil,2350.394mil) on Top Overlay Silk Text to Silk Clearance [9.837mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND" (1515.748mil,3596.819mil) on Top Overlay And Track (1265.748mil,3593.307mil)(1565.748mil,3593.307mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.32mil < 10mil) Between Text "GND" (1673.228mil,3183.433mil) on Top Overlay And Text "PWM3" (1673.228mil,3104.693mil) on Top Overlay Silk Text to Silk Clearance [6.32mil]
   Violation between Silk To Silk Clearance Constraint: (3.532mil < 10mil) Between Text "GND" (1673.228mil,3183.433mil) on Top Overlay And Track (1665.748mil,3293.307mil)(1865.748mil,3293.307mil) on Top Overlay Silk Text to Silk Clearance [3.532mil]
   Violation between Silk To Silk Clearance Constraint: (0mil < 10mil) Between Text "Inputs" (1468.171mil,1046.951mil) on Top Overlay And Track (1023.622mil,1023.622mil)(1673.228mil,1023.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.405mil < 10mil) Between Text "Inputs" (1468.171mil,1046.951mil) on Top Overlay And Track (1673.228mil,1023.622mil)(1771.653mil,1122.047mil) on Top Overlay Silk Text to Silk Clearance [5.405mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J1" (1023.005mil,2745.6mil) on Top Overlay And Track (1003.937mil,2814.961mil)(1692.913mil,2814.961mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.104mil < 10mil) Between Text "J1" (1023.005mil,2745.6mil) on Top Overlay And Track (1012.598mil,2727.559mil)(1062.992mil,2727.559mil) on Top Overlay Silk Text to Silk Clearance [9.104mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J7" (2542.142mil,1387.333mil) on Top Overlay And Track (2550.079mil,1380.197mil)(2626.85mil,1380.197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED Power Conversion" (3817.354mil,3740.157mil) on Top Overlay And Track (1023.622mil,3740.157mil)(4271.654mil,3740.157mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED Power Conversion" (3817.354mil,3740.157mil) on Top Overlay And Track (4271.654mil,3740.157mil)(4271.654mil,4960.63mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.6mil < 10mil) Between Text "MISO" (1437.008mil,3262.174mil) on Top Overlay And Track (1265.748mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay Silk Text to Silk Clearance [1.6mil]
   Violation between Silk To Silk Clearance Constraint: (1.6mil < 10mil) Between Text "MISO" (1437.008mil,3262.174mil) on Top Overlay And Track (1374.082mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay Silk Text to Silk Clearance [1.6mil]
   Violation between Silk To Silk Clearance Constraint: (8.976mil < 10mil) Between Text "Mode p32" (1250.158mil,1329.206mil) on Top Overlay And Track (1051.181mil,1322.834mil)(1232.283mil,1322.834mil) on Top Overlay Silk Text to Silk Clearance [8.976mil]
   Violation between Silk To Silk Clearance Constraint: (7.874mil < 10mil) Between Text "Mode p32" (1250.158mil,1329.206mil) on Top Overlay And Track (1232.283mil,1322.834mil)(1232.283mil,1503.937mil) on Top Overlay Silk Text to Silk Clearance [7.874mil]
   Violation between Silk To Silk Clearance Constraint: (1.6mil < 10mil) Between Text "MOSI" (1338.583mil,3262.174mil) on Top Overlay And Track (1265.748mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay Silk Text to Silk Clearance [1.6mil]
   Violation between Silk To Silk Clearance Constraint: (1.6mil < 10mil) Between Text "MOSI" (1338.583mil,3262.174mil) on Top Overlay And Track (1374.082mil,3393.307mil)(1565.748mil,3393.307mil) on Top Overlay Silk Text to Silk Clearance [1.6mil]
   Violation between Silk To Silk Clearance Constraint: (4.605mil < 10mil) Between Text "P1" (7393.084mil,3887.332mil) on Top Overlay And Track (7381.89mil,3484.252mil)(7381.89mil,3877.952mil) on Top Overlay Silk Text to Silk Clearance [4.605mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P1" (7393.084mil,3887.332mil) on Top Overlay And Track (7381.89mil,3877.953mil)(7736.22mil,3877.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P12" (4708.732mil,1736.046mil) on Top Overlay And Track (4212.599mil,1891.527mil)(4762.599mil,1891.527mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.599mil < 10mil) Between Text "P13" (3527.628mil,1106.127mil) on Top Overlay And Track (3031.496mil,1091.527mil)(3581.496mil,1091.527mil) on Top Overlay Silk Text to Silk Clearance [4.599mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P14" (3527.628mil,1736.048mil) on Top Overlay And Track (3031.496mil,1891.527mil)(3581.496mil,1891.527mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.599mil < 10mil) Between Text "P15" (2307.155mil,1106.127mil) on Top Overlay And Track (1811.024mil,1091.527mil)(2361.024mil,1091.527mil) on Top Overlay Silk Text to Silk Clearance [4.599mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P16" (2307.156mil,1736.048mil) on Top Overlay And Track (1811.024mil,1891.527mil)(2361.024mil,1891.527mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.265mil < 10mil) Between Text "P2" (6209.859mil,3434.577mil) on Top Overlay And Track (6202.756mil,3503.936mil)(6202.756mil,3740.432mil) on Top Overlay Silk Text to Silk Clearance [4.265mil]
   Violation between Silk To Silk Clearance Constraint: (1.879mil < 10mil) Between Text "P2" (6209.859mil,3434.577mil) on Top Overlay And Track (6202.756mil,3503.936mil)(6387.796mil,3503.936mil) on Top Overlay Silk Text to Silk Clearance [1.879mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P3" (7422.457mil,3080.246mil) on Top Overlay And Track (7381.89mil,3070.866mil)(7736.22mil,3070.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.104mil < 10mil) Between Text "P6" (1774.819mil,4886.545mil) on Top Overlay And Track (1023.622mil,4960.63mil)(4271.654mil,4960.63mil) on Top Overlay Silk Text to Silk Clearance [4.104mil]
   Violation between Silk To Silk Clearance Constraint: (1.178mil < 10mil) Between Text "P6" (1774.819mil,4886.545mil) on Top Overlay And Track (1883.465mil,4653.15mil)(1883.465mil,4953.15mil) on Top Overlay Silk Text to Silk Clearance [1.178mil]
   Violation between Silk To Silk Clearance Constraint: (3.417mil < 10mil) Between Text "P6" (1774.819mil,4886.545mil) on Top Overlay And Track (1883.465mil,4953.15mil)(2933.465mil,4953.15mil) on Top Overlay Silk Text to Silk Clearance [3.417mil]
   Violation between Silk To Silk Clearance Constraint: (6.32mil < 10mil) Between Text "PWM0" (1673.228mil,3025.953mil) on Top Overlay And Text "PWM3" (1673.228mil,3104.693mil) on Top Overlay Silk Text to Silk Clearance [6.32mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q2" (5048.441mil,4891.27mil) on Top Overlay And Track (4271.654mil,4960.63mil)(5255.905mil,4960.63mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.414mil < 10mil) Between Text "R10" (4774.085mil,4767.544mil) on Top Overlay And Text "U4" (4695.345mil,4792.536mil) on Top Overlay Silk Text to Silk Clearance [9.414mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (4774.085mil,4767.544mil) on Top Overlay And Track (4685.039mil,4763.779mil)(4803.15mil,4763.779mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.195mil < 10mil) Between Text "R18" (6932.898mil,3119.616mil) on Top Overlay And Track (6883.858mil,3104.921mil)(7131.89mil,3104.921mil) on Top Overlay Silk Text to Silk Clearance [7.195mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "R21" (5441.834mil,4733.789mil) on Top Overlay And Text "R22" (5431.837mil,4812.529mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.451mil < 10mil) Between Text "R25" (4093.254mil,4025.128mil) on Top Overlay And Track (4271.654mil,3740.157mil)(4271.654mil,4960.63mil) on Top Overlay Silk Text to Silk Clearance [8.451mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "R26" (5811.093mil,2085.38mil) on Top Overlay And Text "R27" (5732.352mil,2085.38mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "R26" (5811.093mil,2085.38mil) on Top Overlay And Text "U11" (5889.833mil,2100.376mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "R28" (4629.99mil,2085.38mil) on Top Overlay And Text "R29" (4551.25mil,2085.38mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "R28" (4629.99mil,2085.38mil) on Top Overlay And Text "U13" (4708.73mil,2090.379mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "R32" (3473.297mil,2085.38mil) on Top Overlay And Text "R33" (3394.557mil,2085.38mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "R32" (3473.297mil,2085.38mil) on Top Overlay And Text "U15" (3552.037mil,2090.379mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "R34" (2264.124mil,2099.435mil) on Top Overlay And Text "R35" (2185.384mil,2099.435mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.76mil < 10mil) Between Text "R34" (2264.124mil,2099.435mil) on Top Overlay And Text "U17" (2342.864mil,2104.434mil) on Top Overlay Silk Text to Silk Clearance [8.76mil]
   Violation between Silk To Silk Clearance Constraint: (8.759mil < 10mil) Between Text "R6" (5127.181mil,3966.073mil) on Top Overlay And Text "R7" (5127.181mil,4044.813mil) on Top Overlay Silk Text to Silk Clearance [8.759mil]
   Violation between Silk To Silk Clearance Constraint: (7.195mil < 10mil) Between Text "R8" (6957.89mil,3414.892mil) on Top Overlay And Track (6883.858mil,3489.567mil)(7131.89mil,3489.567mil) on Top Overlay Silk Text to Silk Clearance [7.195mil]
   Violation between Silk To Silk Clearance Constraint: (8.04mil < 10mil) Between Text "Reset p34" (1250.158mil,1624.482mil) on Top Overlay And Track (1051.18mil,1622.047mil)(1232.283mil,1622.047mil) on Top Overlay Silk Text to Silk Clearance [8.04mil]
   Violation between Silk To Silk Clearance Constraint: (7.875mil < 10mil) Between Text "Reset p34" (1250.158mil,1624.482mil) on Top Overlay And Track (1232.283mil,1622.048mil)(1232.283mil,1803.15mil) on Top Overlay Silk Text to Silk Clearance [7.875mil]
   Violation between Silk To Silk Clearance Constraint: (1.661mil < 10mil) Between Text "Reset p34" (1250.158mil,1624.482mil) on Top Overlay And Track (1771.653mil,1122.047mil)(1771.653mil,2125.984mil) on Top Overlay Silk Text to Silk Clearance [1.661mil]
   Violation between Silk To Silk Clearance Constraint: (7.253mil < 10mil) Between Text "S1" (1141.115mil,1820.403mil) on Top Overlay And Track (1051.18mil,1803.15mil)(1232.283mil,1803.15mil) on Top Overlay Silk Text to Silk Clearance [7.253mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SCK" (1318.898mil,3596.819mil) on Top Overlay And Track (1265.748mil,3593.307mil)(1565.748mil,3593.307mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.269mil < 10mil) Between Text "SCL" (5905.512mil,2601.938mil) on Top Overlay And Track (5755.512mil,2589.37mil)(5955.512mil,2589.37mil) on Top Overlay Silk Text to Silk Clearance [8.269mil]
   Violation between Silk To Silk Clearance Constraint: (8.269mil < 10mil) Between Text "SDA" (5805.512mil,2601.938mil) on Top Overlay And Track (5755.512mil,2589.37mil)(5955.512mil,2589.37mil) on Top Overlay Silk Text to Silk Clearance [8.269mil]
   Violation between Silk To Silk Clearance Constraint: (3.848mil < 10mil) Between Text "U1" (2184.422mil,3493.632mil) on Top Overlay And Track (2201.575mil,3482.284mil)(2267.913mil,3482.284mil) on Top Overlay Silk Text to Silk Clearance [3.848mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U11" (5889.833mil,2100.376mil) on Top Overlay And Track (5899.212mil,1968.504mil)(5899.212mil,2204.724mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.932mil < 10mil) Between Text "U11" (5889.833mil,2100.376mil) on Top Overlay And Track (5899.212mil,2204.724mil)(6371.653mil,2204.724mil) on Top Overlay Silk Text to Silk Clearance [0.932mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U15" (3552.037mil,2090.379mil) on Top Overlay And Track (3561.417mil,1977.165mil)(3561.417mil,2213.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U15" (3552.037mil,2090.379mil) on Top Overlay And Track (3561.417mil,2213.386mil)(4033.858mil,2213.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U17" (2342.864mil,2104.434mil) on Top Overlay And Track (2352.244mil,1982.559mil)(2352.244mil,2218.78mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.353mil < 10mil) Between Text "U17" (2342.864mil,2104.434mil) on Top Overlay And Track (2352.244mil,2218.78mil)(2824.685mil,2218.78mil) on Top Overlay Silk Text to Silk Clearance [0.353mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (6642.93mil,3277.096mil) on Top Overlay And Track (6620.079mil,3344.488mil)(6765.748mil,3344.488mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (6642.93mil,3021.191mil) on Top Overlay And Track (6620.079mil,3088.583mil)(6765.748mil,3088.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U8" (2745.292mil,3907.018mil) on Top Overlay And Track (2744.095mil,3973.228mil)(2744.095mil,3978.976mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U8" (2745.292mil,3907.018mil) on Top Overlay And Track (2744.095mil,3973.228mil)(2846.457mil,3973.228mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.821mil < 10mil) Between Text "U8" (2745.292mil,3907.018mil) on Top Overlay And Track (2846.457mil,3973.228mil)(2846.457mil,3978.976mil) on Top Overlay Silk Text to Silk Clearance [4.821mil]
   Violation between Silk To Silk Clearance Constraint: (4.455mil < 10mil) Between Text "VBat/GND/GND" (6737.283mil,4493.189mil) on Top Overlay And Track (6677.165mil,4522.638mil)(7496.063mil,4522.638mil) on Top Overlay Silk Text to Silk Clearance [4.455mil]
   Violation between Silk To Silk Clearance Constraint: (4.455mil < 10mil) Between Text "VBat/GND/GND" (6796.339mil,4001.063mil) on Top Overlay And Track (6677.165mil,4030.512mil)(7496.063mil,4030.512mil) on Top Overlay Silk Text to Silk Clearance [4.455mil]
   Violation between Silk To Silk Clearance Constraint: (6.876mil < 10mil) Between Text "VBat/PWM1/GND" (6737.283mil,4926.26mil) on Top Overlay And Track (6515.748mil,4960.63mil)(7696.85mil,4960.63mil) on Top Overlay Silk Text to Silk Clearance [6.876mil]
Rule Violations :110

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (984.252mil,2677.165mil)(984.252mil,993.039mil) on Bottom Layer 
   Violation between Net Antennae: Track (984.252mil,2677.165mil)(984.252mil,993.039mil) on Top Layer 
Rule Violations :2

Processing Rule : Room UserInputs (Bounding Region = (996.181mil, 968.504mil, 1756.181mil, 3488.189mil) (InComponentClass('UserInputs'))
Rule Violations :0

Processing Rule : Room LEDs (Bounding Region = (1023.622mil, 3763.543mil, 4251.968mil, 4973.228mil) (InComponentClass('LEDs'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Waived Violations Of Rule : Width Constraint (Min=6mil) (Max=30mil) (Preferred=15mil) (All)
   Waived Violation between Width Constraint: Arc (3886.811mil,3051.181mil) on Top Layer Actual Width = 78.74mil, Target Width = 30milWaived by Jake Meckley at 9/13/2022 11:46:16 AMIt for screw
Waived Violations :1


Violations Detected : 555
Waived Violations : 1
Time Elapsed        : 00:00:02