
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1327.688 ; gain = 0.023 ; free physical = 9446 ; free virtual = 62007
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/arthur/crypto/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_top_module_0_0/design_1_top_module_0_0.dcp' for cell 'design_1_i/top_module_0'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2384.477 ; gain = 0.000 ; free physical = 8209 ; free virtual = 60825
INFO: [Netlist 29-17] Analyzing 11800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:233]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:233]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command '3set_property' is not supported in the xdc constraint file. [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc:620]
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.srcs/constrs_1/imports/xdc/zcu104.xdc]
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/arthur/crypto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 50 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.840 ; gain = 0.000 ; free physical = 7756 ; free virtual = 60503
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4875 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 22 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 88 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 4672 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

23 Infos, 103 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2910.840 ; gain = 1583.152 ; free physical = 7756 ; free virtual = 60503
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2910.840 ; gain = 0.000 ; free physical = 7735 ; free virtual = 60485

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: afbad2ae

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3310.230 ; gain = 399.391 ; free physical = 7389 ; free virtual = 60130

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_13 into driver instance design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_15, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/top_module_0/inst/set_hash_stream_U0/fadd_32ns_32ns_32_4_full_dsp_1_U177/top_module_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_23__0 into driver instance design_1_i/top_module_0/inst/set_hash_stream_U0/fadd_32ns_32ns_32_4_full_dsp_1_U177/top_module_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_29__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/top_module_0/inst/set_hash_stream_U0/fadd_32ns_32ns_32_4_full_dsp_1_U178/top_module_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_23__0 into driver instance design_1_i/top_module_0/inst/set_hash_stream_U0/fadd_32ns_32ns_32_4_full_dsp_1_U178/top_module_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_29__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/top_module_0/inst/set_hash_stream_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U179/top_module_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1 into driver instance design_1_i/top_module_0/inst/set_hash_stream_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U179/top_module_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.first_q[1]_i_5, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/top_module_0/inst/set_hash_stream_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U180/top_module_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1 into driver instance design_1_i/top_module_0/inst/set_hash_stream_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U180/top_module_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.first_q[1]_i_5, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/dup_strm_U0/grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62/flow_control_loop_pipe_sequential_init_U/waddr[4]_i_1__3 into driver instance design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/dup_strm_U0/grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62/flow_control_loop_pipe_sequential_init_U/waddr[4]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/dup_strm_U0/grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62/flow_control_loop_pipe_sequential_init_U/waddr[4]_i_1__5 into driver instance design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/dup_strm_U0/grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62/flow_control_loop_pipe_sequential_init_U/waddr[4]_i_3__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/nblk_strm_U/U_top_module_fifo_w64_d32_D_ram/dout[13]_i_1__0 into driver instance design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/nblk_strm_U/U_top_module_fifo_w64_d32_D_ram/raddr_reg[4]_i_2__0, which resulted in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 62 inverter(s) to 3589 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b50cee1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3589.996 ; gain = 0.000 ; free physical = 7249 ; free virtual = 60002
INFO: [Opt 31-389] Phase Retarget created 137 cells and removed 582 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 50 load pin(s).
Phase 2 Constant propagation | Checksum: 161e1d388

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3589.996 ; gain = 0.000 ; free physical = 7285 ; free virtual = 60037
INFO: [Opt 31-389] Phase Constant propagation created 321 cells and removed 1400 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d2fe1056

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3589.996 ; gain = 0.000 ; free physical = 7308 ; free virtual = 60045
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 507 cells
INFO: [Opt 31-1021] In phase Sweep, 244 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: d2fe1056

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3622.012 ; gain = 32.016 ; free physical = 7278 ; free virtual = 60016
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d2fe1056

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3622.012 ; gain = 32.016 ; free physical = 7278 ; free virtual = 60016
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 112285cf4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3622.012 ; gain = 32.016 ; free physical = 7287 ; free virtual = 60030
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             137  |             582  |                                             84  |
|  Constant propagation         |             321  |            1400  |                                             94  |
|  Sweep                        |               0  |             507  |                                            244  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3622.012 ; gain = 0.000 ; free physical = 7320 ; free virtual = 60058
Ending Logic Optimization Task | Checksum: 164099d35

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3622.012 ; gain = 32.016 ; free physical = 7320 ; free virtual = 60058

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 60 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 60 Total Ports: 132
Ending PowerOpt Patch Enables Task | Checksum: 155e572c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 4749.754 ; gain = 0.000 ; free physical = 6717 ; free virtual = 59510
Ending Power Optimization Task | Checksum: 155e572c1

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4749.754 ; gain = 1127.742 ; free physical = 6760 ; free virtual = 59555

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 155b4c3f8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4749.754 ; gain = 0.000 ; free physical = 6828 ; free virtual = 59623
Ending Final Cleanup Task | Checksum: 155b4c3f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 4749.754 ; gain = 0.000 ; free physical = 6822 ; free virtual = 59616

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4749.754 ; gain = 0.000 ; free physical = 6822 ; free virtual = 59616
Ending Netlist Obfuscation Task | Checksum: 155b4c3f8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4749.754 ; gain = 0.000 ; free physical = 6822 ; free virtual = 59616
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 103 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:54 ; elapsed = 00:01:45 . Memory (MB): peak = 4749.754 ; gain = 1838.914 ; free physical = 6822 ; free virtual = 59616
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/arthur/crypto/hw/hw.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4749.754 ; gain = 0.000 ; free physical = 6805 ; free virtual = 59610
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/arthur/crypto/hw/hw.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4757.758 ; gain = 0.000 ; free physical = 6803 ; free virtual = 59608
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be92d5e3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4757.758 ; gain = 0.000 ; free physical = 6803 ; free virtual = 59608
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4757.758 ; gain = 0.000 ; free physical = 6803 ; free virtual = 59608

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ecc5549f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 5056.141 ; gain = 298.383 ; free physical = 5902 ; free virtual = 58866

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aef0b1e6

Time (s): cpu = 00:02:05 ; elapsed = 00:01:04 . Memory (MB): peak = 5167.266 ; gain = 409.508 ; free physical = 5494 ; free virtual = 58487

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aef0b1e6

Time (s): cpu = 00:02:05 ; elapsed = 00:01:04 . Memory (MB): peak = 5167.266 ; gain = 409.508 ; free physical = 5494 ; free virtual = 58487
Phase 1 Placer Initialization | Checksum: 1aef0b1e6

Time (s): cpu = 00:02:05 ; elapsed = 00:01:04 . Memory (MB): peak = 5167.266 ; gain = 409.508 ; free physical = 5510 ; free virtual = 58504

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 16c0ca248

Time (s): cpu = 00:03:58 ; elapsed = 00:01:35 . Memory (MB): peak = 5247.305 ; gain = 489.547 ; free physical = 5556 ; free virtual = 58547

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 16c0ca248

Time (s): cpu = 00:04:00 ; elapsed = 00:01:38 . Memory (MB): peak = 5247.305 ; gain = 489.547 ; free physical = 5474 ; free virtual = 58465

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1a8b8d013

Time (s): cpu = 00:04:01 ; elapsed = 00:01:38 . Memory (MB): peak = 5247.305 ; gain = 489.547 ; free physical = 5474 ; free virtual = 58465

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1a8b8d013

Time (s): cpu = 00:04:05 ; elapsed = 00:01:39 . Memory (MB): peak = 5291.668 ; gain = 533.910 ; free physical = 5401 ; free virtual = 58444

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 27a92a97c

Time (s): cpu = 00:04:06 ; elapsed = 00:01:40 . Memory (MB): peak = 5291.668 ; gain = 533.910 ; free physical = 5385 ; free virtual = 58429

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1ffe86a0e

Time (s): cpu = 00:04:25 ; elapsed = 00:01:44 . Memory (MB): peak = 5323.684 ; gain = 565.926 ; free physical = 5365 ; free virtual = 58406

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1ffe86a0e

Time (s): cpu = 00:04:25 ; elapsed = 00:01:45 . Memory (MB): peak = 5323.684 ; gain = 565.926 ; free physical = 5357 ; free virtual = 58399
Phase 2.1.1 Partition Driven Placement | Checksum: 1ffe86a0e

Time (s): cpu = 00:04:25 ; elapsed = 00:01:45 . Memory (MB): peak = 5323.684 ; gain = 565.926 ; free physical = 5366 ; free virtual = 58407
Phase 2.1 Floorplanning | Checksum: 26e8e9fd2

Time (s): cpu = 00:04:26 ; elapsed = 00:01:45 . Memory (MB): peak = 5323.684 ; gain = 565.926 ; free physical = 5367 ; free virtual = 58408

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26e8e9fd2

Time (s): cpu = 00:04:26 ; elapsed = 00:01:45 . Memory (MB): peak = 5323.684 ; gain = 565.926 ; free physical = 5367 ; free virtual = 58408

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26e8e9fd2

Time (s): cpu = 00:04:26 ; elapsed = 00:01:46 . Memory (MB): peak = 5323.684 ; gain = 565.926 ; free physical = 5362 ; free virtual = 58404

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2c7652485

Time (s): cpu = 00:07:25 ; elapsed = 00:02:43 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5354 ; free virtual = 58425

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1416 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 583 nets or LUTs. Breaked 0 LUT, combined 583 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 18 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 356 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 356 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5411.684 ; gain = 0.000 ; free physical = 5368 ; free virtual = 58424
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1155 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1157 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__0_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1154 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__1_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__10_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__11_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__12_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1149 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__13_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__14_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1149 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__15_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1147 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__16_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__17_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__18_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1143 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__19_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1147 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__2_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1154 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__20_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__21_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1148 to 133 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__22_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__23_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1149 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__24_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1148 to 133 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__25_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__26_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__27_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1147 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__28_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1143 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__29_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1148 to 133 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__3_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1154 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__30_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1149 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__31_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1143 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__32_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__33_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1150 to 135 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__34_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__35_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__4_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__5_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1157 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__6_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1156 to 133 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[3]_rep__9_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1155 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1156 to 133 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__0_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__1_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1154 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__10_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__11_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__12_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__13_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1143 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__14_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__15_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1143 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__16_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__17_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__18_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__19_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__2_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1156 to 133 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__20_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1147 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__21_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__22_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__23_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__24_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__25_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__26_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__27_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__28_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__29_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__3_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1155 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__30_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__31_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1145 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__32_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__33_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__34_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1149 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__35_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__4_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1154 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__5_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1155 to 132 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__6_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1154 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[4]_rep__9_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1146 to 131 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__0_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__1_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__10_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__11_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__12_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__13_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__14_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__15_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__16_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__17_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__18_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__19_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__2_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__20_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__21_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__22_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__23_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__24_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__25_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__26_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__27_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1149 to 134 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__28_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__29_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__3_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1153 to 130 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__30_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/top_module_0/inst/sha256_64_U0/grp_sha256_top_64_256_s_fu_22/blk_strm_U/waddr_reg[5]_rep__31_n_12' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1144 to 129 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Common 17-14] Message 'Physopt 32-1132' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5411.684 ; gain = 0.000 ; free physical = 5367 ; free virtual = 58420

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            583  |                   583  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    12  |           0  |           1  |  00:00:06  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            583  |                   595  |           0  |           5  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 260b0311f

Time (s): cpu = 00:07:53 ; elapsed = 00:02:58 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5362 ; free virtual = 58418
Phase 2.4 Global Placement Core | Checksum: 216245a59

Time (s): cpu = 00:08:44 ; elapsed = 00:03:16 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5328 ; free virtual = 58384
Phase 2 Global Placement | Checksum: 216245a59

Time (s): cpu = 00:08:44 ; elapsed = 00:03:16 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5356 ; free virtual = 58413

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 231b56209

Time (s): cpu = 00:09:09 ; elapsed = 00:03:23 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5335 ; free virtual = 58404

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c3b0f765

Time (s): cpu = 00:10:29 ; elapsed = 00:03:59 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5229 ; free virtual = 58316

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 293452c10

Time (s): cpu = 00:10:34 ; elapsed = 00:04:02 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5241 ; free virtual = 58327

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1db62e6cd

Time (s): cpu = 00:10:35 ; elapsed = 00:04:03 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5245 ; free virtual = 58330

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 200136bf7

Time (s): cpu = 00:10:40 ; elapsed = 00:04:07 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5206 ; free virtual = 58290
Phase 3.3.3 Slice Area Swap | Checksum: 200136bf7

Time (s): cpu = 00:10:40 ; elapsed = 00:04:07 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5188 ; free virtual = 58272
Phase 3.3 Small Shape DP | Checksum: 1224ba403

Time (s): cpu = 00:10:51 ; elapsed = 00:04:11 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5194 ; free virtual = 58276

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15d306ee2

Time (s): cpu = 00:10:54 ; elapsed = 00:04:14 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5219 ; free virtual = 58298

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1b08ed18c

Time (s): cpu = 00:10:55 ; elapsed = 00:04:15 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5198 ; free virtual = 58278
Phase 3 Detail Placement | Checksum: 1b08ed18c

Time (s): cpu = 00:10:56 ; elapsed = 00:04:15 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5195 ; free virtual = 58276

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 143ffb21b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.600 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16e34b15e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 5411.684 ; gain = 0.000 ; free physical = 5240 ; free virtual = 58319
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2296 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 113208b4a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 5411.684 ; gain = 0.000 ; free physical = 5255 ; free virtual = 58334
Phase 4.1.1.1 BUFG Insertion | Checksum: 11d3f8e43

Time (s): cpu = 00:13:00 ; elapsed = 00:04:55 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5254 ; free virtual = 58333

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.600. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11012488a

Time (s): cpu = 00:13:01 ; elapsed = 00:04:56 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5245 ; free virtual = 58324

Time (s): cpu = 00:13:01 ; elapsed = 00:04:56 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5245 ; free virtual = 58324
Phase 4.1 Post Commit Optimization | Checksum: 11012488a

Time (s): cpu = 00:13:01 ; elapsed = 00:04:57 . Memory (MB): peak = 5411.684 ; gain = 653.926 ; free physical = 5236 ; free virtual = 58315
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5227 ; free virtual = 58303

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13751aa2d

Time (s): cpu = 00:13:15 ; elapsed = 00:05:07 . Memory (MB): peak = 5521.684 ; gain = 763.926 ; free physical = 5235 ; free virtual = 58310

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                8x8|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13751aa2d

Time (s): cpu = 00:13:16 ; elapsed = 00:05:07 . Memory (MB): peak = 5521.684 ; gain = 763.926 ; free physical = 5239 ; free virtual = 58314
Phase 4.3 Placer Reporting | Checksum: 13751aa2d

Time (s): cpu = 00:13:17 ; elapsed = 00:05:08 . Memory (MB): peak = 5521.684 ; gain = 763.926 ; free physical = 5231 ; free virtual = 58306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5231 ; free virtual = 58306

Time (s): cpu = 00:13:17 ; elapsed = 00:05:08 . Memory (MB): peak = 5521.684 ; gain = 763.926 ; free physical = 5231 ; free virtual = 58306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f60f94cc

Time (s): cpu = 00:13:17 ; elapsed = 00:05:09 . Memory (MB): peak = 5521.684 ; gain = 763.926 ; free physical = 5231 ; free virtual = 58306
Ending Placer Task | Checksum: e3f7cc2a

Time (s): cpu = 00:13:18 ; elapsed = 00:05:09 . Memory (MB): peak = 5521.684 ; gain = 763.926 ; free physical = 5277 ; free virtual = 58352
INFO: [Common 17-83] Releasing license: Implementation
206 Infos, 103 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:26 ; elapsed = 00:05:12 . Memory (MB): peak = 5521.684 ; gain = 763.926 ; free physical = 5532 ; free virtual = 58607
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5376 ; free virtual = 58577
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5368 ; free virtual = 58569
INFO: [Common 17-1381] The checkpoint '/home/arthur/crypto/hw/hw.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5481 ; free virtual = 58596
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5438 ; free virtual = 58553
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.67 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5449 ; free virtual = 58564
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:41 ; elapsed = 00:00:25 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5763 ; free virtual = 58450
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
215 Infos, 103 Warnings, 102 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:27 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5763 ; free virtual = 58450
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5660 ; free virtual = 58475
INFO: [Common 17-1381] The checkpoint '/home/arthur/crypto/hw/hw.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5732 ; free virtual = 58449
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 515723e7 ConstDB: 0 ShapeSum: 6b6146a0 RouteDB: 273f61a3
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5557 ; free virtual = 58280
Post Restoration Checksum: NetGraph: 5c362d9b NumContArr: 5e399d45 Constraints: 59f09527 Timing: 0
Phase 1 Build RT Design | Checksum: 114606007

Time (s): cpu = 00:01:51 ; elapsed = 00:00:29 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5577 ; free virtual = 58301

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 114606007

Time (s): cpu = 00:01:52 ; elapsed = 00:00:30 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5510 ; free virtual = 58234

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 114606007

Time (s): cpu = 00:01:53 ; elapsed = 00:00:31 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5496 ; free virtual = 58220

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 99aaef59

Time (s): cpu = 00:02:04 ; elapsed = 00:00:37 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5464 ; free virtual = 58189

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19bbe44d1

Time (s): cpu = 00:03:03 ; elapsed = 00:00:57 . Memory (MB): peak = 5521.684 ; gain = 0.000 ; free physical = 5414 ; free virtual = 58134
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.704  | TNS=0.000  | WHS=-0.103 | THS=-101.992|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67411
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30191
  Number of Partially Routed Nets     = 37220
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10ee8e743

Time (s): cpu = 00:04:42 ; elapsed = 00:01:26 . Memory (MB): peak = 5615.809 ; gain = 94.125 ; free physical = 5392 ; free virtual = 58105

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10ee8e743

Time (s): cpu = 00:04:42 ; elapsed = 00:01:26 . Memory (MB): peak = 5615.809 ; gain = 94.125 ; free physical = 5392 ; free virtual = 58105
Phase 3 Initial Routing | Checksum: 21730667d

Time (s): cpu = 00:06:19 ; elapsed = 00:02:01 . Memory (MB): peak = 5859.777 ; gain = 338.094 ; free physical = 5280 ; free virtual = 57971

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 74799
