{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644732156227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644732156229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 14:02:35 2022 " "Processing started: Sun Feb 13 14:02:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644732156229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644732156229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dual_ov5640_hdmi -c dual_ov5640_hdmi " "Command: quartus_sta dual_ov5640_hdmi -c dual_ov5640_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644732156229 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1644732156347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644732156765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1644732156857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1644732156857 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1644732157444 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ol1 " "Entity dcfifo_0ol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_93f1 " "Entity dcfifo_93f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jol1 " "Entity dcfifo_jol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732157625 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1644732157625 ""}
{ "Info" "ISTA_SDC_FOUND" "../doc/SDC3.sdc " "Reading SDC File: '../doc/SDC3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1644732157666 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732157682 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732157684 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732157684 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157830 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157830 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157830 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157830 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157830 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157830 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732157830 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732157832 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1644732157832 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1644732157835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1644732157940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.137 " "Worst-case setup slack is 4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.137         0.000 sys_clk  " "    4.137         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.877         0.000 cam1_pclk  " "   11.877         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.208         0.000 cam0_pclk  " "   12.208         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.224         0.000 altera_reserved_tck  " "   41.224         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732158067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 cam1_pclk  " "    0.194         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394         0.000 sys_clk  " "    0.394         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 cam0_pclk  " "    0.422         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732158092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.389 " "Worst-case recovery slack is 15.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.389         0.000 cam0_pclk  " "   15.389         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.676         0.000 cam1_pclk  " "   16.676         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.744         0.000 sys_clk  " "   16.744         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.692         0.000 altera_reserved_tck  " "   47.692         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732158106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.187 " "Worst-case removal slack is 1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187         0.000 sys_clk  " "    1.187         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570         0.000 altera_reserved_tck  " "    1.570         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636         0.000 cam1_pclk  " "    1.636         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.221         0.000 cam0_pclk  " "    2.221         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732158120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.618 " "Worst-case minimum pulse width slack is 9.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.618         0.000 sys_clk  " "    9.618         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623         0.000 cam1_pclk  " "    9.623         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666         0.000 cam0_pclk  " "    9.666         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.590         0.000 altera_reserved_tck  " "   49.590         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732158128 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.290 ns " "Worst Case Available Settling Time: 33.290 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732158607 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1644732158622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1644732158678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1644732159744 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732160181 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732160181 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732160182 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160194 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160194 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160194 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160194 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160194 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160194 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160194 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732160195 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1644732160195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.172 " "Worst-case setup slack is 5.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.172         0.000 sys_clk  " "    5.172         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.420         0.000 cam1_pclk  " "   12.420         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.613         0.000 cam0_pclk  " "   12.613         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.734         0.000 altera_reserved_tck  " "   41.734         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732160268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 cam1_pclk  " "    0.154         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 sys_clk  " "    0.371         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 altera_reserved_tck  " "    0.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 cam0_pclk  " "    0.401         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732160296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.537 " "Worst-case recovery slack is 15.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.537         0.000 cam0_pclk  " "   15.537         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.860         0.000 cam1_pclk  " "   16.860         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.922         0.000 sys_clk  " "   16.922         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.929         0.000 altera_reserved_tck  " "   47.929         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732160317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.094 " "Worst-case removal slack is 1.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094         0.000 sys_clk  " "    1.094         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416         0.000 altera_reserved_tck  " "    1.416         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513         0.000 cam1_pclk  " "    1.513         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.148         0.000 cam0_pclk  " "    2.148         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732160339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.492 " "Worst-case minimum pulse width slack is 9.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.492         0.000 cam1_pclk  " "    9.492         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628         0.000 sys_clk  " "    9.628         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671         0.000 cam0_pclk  " "    9.671         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.485         0.000 altera_reserved_tck  " "   49.485         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732160357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732160357 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.722 ns " "Worst Case Available Settling Time: 33.722 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161290 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1644732161325 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732161807 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732161807 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644732161807 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161821 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161821 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161821 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161821 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161821 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161821 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161821 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732161822 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1644732161822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.092 " "Worst-case setup slack is 13.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.092         0.000 sys_clk  " "   13.092         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.347         0.000 cam1_pclk  " "   16.347         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.490         0.000 cam0_pclk  " "   16.490         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.121         0.000 altera_reserved_tck  " "   46.121         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732161857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056         0.000 cam1_pclk  " "    0.056         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126         0.000 sys_clk  " "    0.126         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 cam0_pclk  " "    0.146         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732161886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.060 " "Worst-case recovery slack is 18.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.060         0.000 cam0_pclk  " "   18.060         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.523         0.000 sys_clk  " "   18.523         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.593         0.000 cam1_pclk  " "   18.593         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.188         0.000 altera_reserved_tck  " "   49.188         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732161916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.504 " "Worst-case removal slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 sys_clk  " "    0.504         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655         0.000 altera_reserved_tck  " "    0.655         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734         0.000 cam1_pclk  " "    0.734         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902         0.000 cam0_pclk  " "    0.902         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732161945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.327 " "Worst-case minimum pulse width slack is 9.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327         0.000 cam1_pclk  " "    9.327         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327         0.000 sys_clk  " "    9.327         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372         0.000 cam0_pclk  " "    9.372         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482         0.000 altera_reserved_tck  " "   49.482         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644732161962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644732161962 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.129 ns " "Worst Case Available Settling Time: 37.129 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644732162852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1644732163434 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1644732163437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644732163860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 14:02:43 2022 " "Processing ended: Sun Feb 13 14:02:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644732163860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644732163860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644732163860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644732163860 ""}
