Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 30 18:59:35 2021
| Host         : BLUEFLAMELEE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      7 |            1 |
|      8 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           24 |
| No           | No                    | Yes                    |              35 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           21 |
| Yes          | No                    | Yes                    |             783 |          361 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG | S_OBUF                           | Rst_IBUF         |                2 |              7 |
|  clk_IBUF_BUFG | Inst_Instance/E[0]               |                  |                3 |              8 |
|  n_0_1952_BUFG |                                  |                  |               24 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/PC[31]_i_1_n_1     | Rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[14]_0[0]    | Rst_IBUF         |               11 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[14]_2[0]    | Rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_3[0]    | Rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_8[0]    | Rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[14]_1[0]    | Rst_IBUF         |               30 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_9[0]    | Rst_IBUF         |               11 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_4[0]    | Rst_IBUF         |               15 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_2[0]    | Rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_1[0]    | Rst_IBUF         |               16 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_0[0]    | Rst_IBUF         |               11 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_5[0]    | Rst_IBUF         |               16 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_6[0]    | Rst_IBUF         |               26 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/IR_reg[13]_7[0]    | Rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/Write_Reg_reg_0[0] | Rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/Write_Reg_reg[0]   | Rst_IBUF         |                7 |             32 |
| ~clk_IBUF_BUFG | Inst_Instance/Write_Reg_reg_1[0] | Rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG |                                  | Rst_IBUF         |               21 |             35 |
| ~clk_IBUF_BUFG | Inst_Instance/IR0                |                  |               18 |             56 |
| ~clk_IBUF_BUFG | LF_OBUF                          | Rst_IBUF         |               31 |             64 |
| ~clk_IBUF_BUFG | LC_OBUF                          | Rst_IBUF         |               86 |            168 |
+----------------+----------------------------------+------------------+------------------+----------------+


