0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab3/Lab3.srcs/sim_1/new/AM_top_tb.v,1710426476,verilog,,,,AM_top_tb,,,,,,,,
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab3/Lab3.srcs/sources_1/new/AM_top.v,1710426194,verilog,,C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab3/Lab3.srcs/sources_1/new/array_mult_6bit.v,,AM_top,,,,,,,,
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab3/Lab3.srcs/sources_1/new/array_mult_6bit.v,1710426224,verilog,,C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab3/Lab3.srcs/sim_1/new/AM_top_tb.v,,array_mult_6bit,,,,,,,,
