--------------------------------------------------------------------------------
-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: O.87xd
--  \   \         Application: netgen
--  /   /         Filename: ram_sim.vhd
-- /___/   /\     Timestamp: Tue Apr 03 16:57:27 2018
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 5 -pcf processor.pcf -mhf -rpw 100 -tpw 0 -ar Structure -tm processor -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim processor.ncd processor_timesim.vhd 
-- Device	: 3s1200efg320-5 (PRODUCTION 1.27 2012-01-07)
-- Input file	: processor.ncd
-- Output file	: C:\Users\mtayler\Documents\ceng450_processor\netgen\par\processor_timesim.vhd
-- # of Entities	: 5
-- Design Name	: processor
-- Module Name	: ram
-- Xilinx	: C:\Xilinx\13.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity ram is
  port (
    clk : in STD_LOGIC := 'X'; 
    addr : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
    din : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    we : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end ram;

architecture Structure of ram is
  signal Q_cmp_eq0000_0 : STD_LOGIC; 
  signal ram0_Mram_RAM1_CLKA_INTNOT : STD_LOGIC; 
  signal ram0_Mram_RAM2_CLKA_INTNOT : STD_LOGIC; 
  signal ram0_Mram_RAM3_CLKA_INTNOT : STD_LOGIC; 
  signal ram0_Mram_RAM4_CLKA_INTNOT : STD_LOGIC; 
  signal Q_cmp_eq0000 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NlwBufferSignal_ram0_Mram_RAM1_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_ram0_Mram_RAM1_DI : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwBufferSignal_ram0_Mram_RAM2_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_ram0_Mram_RAM2_DI : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwBufferSignal_ram0_Mram_RAM3_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_ram0_Mram_RAM3_DI : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwBufferSignal_ram0_Mram_RAM4_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_ram0_Mram_RAM4_DI : STD_LOGIC_VECTOR ( 3 downto 0 ); 
begin
  ram0_Mram_RAM1_CLKAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk,
      O => ram0_Mram_RAM1_CLKA_INTNOT
    );
  Mram_RAM1 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "READ_FIRST",
      LOC => "RAMB16_X0Y5"
    )
    port map (
      CLK => ram0_Mram_RAM1_CLKA_INTNOT,
      EN => '1',
      SSR => '0',
      WE => Q_cmp_eq0000_0,
      ADDR(11) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(11),
      ADDR(10) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(10),
      ADDR(9) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(9),
      ADDR(8) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(8),
      ADDR(7) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(7),
      ADDR(6) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(6),
      ADDR(5) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(5),
      ADDR(4) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(4),
      ADDR(3) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(3),
      ADDR(2) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(2),
      ADDR(1) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(1),
      ADDR(0) => NlwBufferSignal_ram0_Mram_RAM1_ADDR(0),
      DI(3) => NlwBufferSignal_ram0_Mram_RAM1_DI(3),
      DI(2) => NlwBufferSignal_ram0_Mram_RAM1_DI(2),
      DI(1) => NlwBufferSignal_ram0_Mram_RAM1_DI(1),
      DI(0) => NlwBufferSignal_ram0_Mram_RAM1_DI(0),
      DO(3) => dout(3),
      DO(2) => dout(2),
      DO(1) => dout(1),
      DO(0) => dout(0)
    );
  ram0_Mram_RAM2_CLKAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk,
      O => ram0_Mram_RAM2_CLKA_INTNOT
    );
  Mram_RAM2 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "READ_FIRST",
      LOC => "RAMB16_X0Y6"
    )
    port map (
      CLK => ram0_Mram_RAM2_CLKA_INTNOT,
      EN => '1',
      SSR => '0',
      WE => Q_cmp_eq0000_0,
      ADDR(11) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(11),
      ADDR(10) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(10),
      ADDR(9) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(9),
      ADDR(8) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(8),
      ADDR(7) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(7),
      ADDR(6) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(6),
      ADDR(5) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(5),
      ADDR(4) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(4),
      ADDR(3) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(3),
      ADDR(2) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(2),
      ADDR(1) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(1),
      ADDR(0) => NlwBufferSignal_ram0_Mram_RAM2_ADDR(0),
      DI(3) => NlwBufferSignal_ram0_Mram_RAM2_DI(3),
      DI(2) => NlwBufferSignal_ram0_Mram_RAM2_DI(2),
      DI(1) => NlwBufferSignal_ram0_Mram_RAM2_DI(1),
      DI(0) => NlwBufferSignal_ram0_Mram_RAM2_DI(0),
      DO(3) => dout(7),
      DO(2) => dout(6),
      DO(1) => dout(5),
      DO(0) => dout(4)
    );
  ram0_Mram_RAM3_CLKAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk,
      O => ram0_Mram_RAM3_CLKA_INTNOT
    );
  Mram_RAM3 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "READ_FIRST",
      LOC => "RAMB16_X0Y7"
    )
    port map (
      CLK => ram0_Mram_RAM3_CLKA_INTNOT,
      EN => '1',
      SSR => '0',
      WE => Q_cmp_eq0000_0,
      ADDR(11) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(11),
      ADDR(10) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(10),
      ADDR(9) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(9),
      ADDR(8) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(8),
      ADDR(7) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(7),
      ADDR(6) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(6),
      ADDR(5) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(5),
      ADDR(4) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(4),
      ADDR(3) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(3),
      ADDR(2) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(2),
      ADDR(1) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(1),
      ADDR(0) => NlwBufferSignal_ram0_Mram_RAM3_ADDR(0),
      DI(3) => NlwBufferSignal_ram0_Mram_RAM3_DI(3),
      DI(2) => NlwBufferSignal_ram0_Mram_RAM3_DI(2),
      DI(1) => NlwBufferSignal_ram0_Mram_RAM3_DI(1),
      DI(0) => NlwBufferSignal_ram0_Mram_RAM3_DI(0),
      DO(3) => dout(11),
      DO(2) => dout(10),
      DO(1) => dout(9),
      DO(0) => dout(8)
    );
  ram0_Mram_RAM4_CLKAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk,
      O => ram0_Mram_RAM4_CLKA_INTNOT
    );
  Mram_RAM4 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "READ_FIRST",
      LOC => "RAMB16_X0Y8"
    )
    port map (
      CLK => ram0_Mram_RAM4_CLKA_INTNOT,
      EN => '1',
      SSR => '0',
      WE => Q_cmp_eq0000_0,
      ADDR(11) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(11),
      ADDR(10) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(10),
      ADDR(9) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(9),
      ADDR(8) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(8),
      ADDR(7) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(7),
      ADDR(6) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(6),
      ADDR(5) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(5),
      ADDR(4) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(4),
      ADDR(3) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(3),
      ADDR(2) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(2),
      ADDR(1) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(1),
      ADDR(0) => NlwBufferSignal_ram0_Mram_RAM4_ADDR(0),
      DI(3) => NlwBufferSignal_ram0_Mram_RAM4_DI(3),
      DI(2) => NlwBufferSignal_ram0_Mram_RAM4_DI(2),
      DI(1) => NlwBufferSignal_ram0_Mram_RAM4_DI(1),
      DI(0) => NlwBufferSignal_ram0_Mram_RAM4_DI(0),
      DO(3) => dout(15),
      DO(2) => dout(14),
      DO(1) => dout(13),
      DO(0) => dout(12)
    );
  ram0_cmp_eq0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Q_cmp_eq0000,
      O => Q_cmp_eq0000_0
    );
  Q_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X44Y57"
    )
    port map (
      ADR0 => we(0),
      ADR1 => we(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Q_cmp_eq0000
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(11),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(11)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(10),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(10)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(9),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(9)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(8),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(8)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(7),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(7)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(6),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(6)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(5),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(5)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(4),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(4)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(3),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(3)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(2),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(2)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(1),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(1)
    );
  NlwBufferBlock_ram0_Mram_RAM1_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(0),
      O => NlwBufferSignal_ram0_Mram_RAM1_ADDR(0)
    );
  NlwBufferBlock_ram0_Mram_RAM1_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(0),
      O => NlwBufferSignal_ram0_Mram_RAM1_DI(0)
    );
  NlwBufferBlock_ram0_Mram_RAM1_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(1),
      O => NlwBufferSignal_ram0_Mram_RAM1_DI(1)
    );
  NlwBufferBlock_ram0_Mram_RAM1_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(2),
      O => NlwBufferSignal_ram0_Mram_RAM1_DI(2)
    );
  NlwBufferBlock_ram0_Mram_RAM1_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(3),
      O => NlwBufferSignal_ram0_Mram_RAM1_DI(3)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(11),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(11)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(10),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(10)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(9),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(9)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(8),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(8)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(7),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(7)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(6),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(6)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(5),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(5)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(4),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(4)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(3),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(3)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(2),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(2)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(1),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(1)
    );
  NlwBufferBlock_ram0_Mram_RAM2_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(0),
      O => NlwBufferSignal_ram0_Mram_RAM2_ADDR(0)
    );
  NlwBufferBlock_ram0_Mram_RAM2_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(4),
      O => NlwBufferSignal_ram0_Mram_RAM2_DI(0)
    );
  NlwBufferBlock_ram0_Mram_RAM2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(5),
      O => NlwBufferSignal_ram0_Mram_RAM2_DI(1)
    );
  NlwBufferBlock_ram0_Mram_RAM2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(6),
      O => NlwBufferSignal_ram0_Mram_RAM2_DI(2)
    );
  NlwBufferBlock_ram0_Mram_RAM2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(7),
      O => NlwBufferSignal_ram0_Mram_RAM2_DI(3)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(11),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(11)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(10),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(10)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(9),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(9)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(8),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(8)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(7),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(7)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(6),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(6)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(5),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(5)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(4),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(4)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(3),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(3)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(2),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(2)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(1),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(1)
    );
  NlwBufferBlock_ram0_Mram_RAM3_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(0),
      O => NlwBufferSignal_ram0_Mram_RAM3_ADDR(0)
    );
  NlwBufferBlock_ram0_Mram_RAM3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(8),
      O => NlwBufferSignal_ram0_Mram_RAM3_DI(0)
    );
  NlwBufferBlock_ram0_Mram_RAM3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(9),
      O => NlwBufferSignal_ram0_Mram_RAM3_DI(1)
    );
  NlwBufferBlock_ram0_Mram_RAM3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(10),
      O => NlwBufferSignal_ram0_Mram_RAM3_DI(2)
    );
  NlwBufferBlock_ram0_Mram_RAM3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(11),
      O => NlwBufferSignal_ram0_Mram_RAM3_DI(3)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(11),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(11)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(10),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(10)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(9),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(9)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(8),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(8)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(7),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(7)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(6),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(6)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(5),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(5)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(4),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(4)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(3),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(3)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(2),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(2)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(1),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(1)
    );
  NlwBufferBlock_ram0_Mram_RAM4_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => addr(0),
      O => NlwBufferSignal_ram0_Mram_RAM4_ADDR(0)
    );
  NlwBufferBlock_ram0_Mram_RAM4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(12),
      O => NlwBufferSignal_ram0_Mram_RAM4_DI(0)
    );
  NlwBufferBlock_ram0_Mram_RAM4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(13),
      O => NlwBufferSignal_ram0_Mram_RAM4_DI(1)
    );
  NlwBufferBlock_ram0_Mram_RAM4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(14),
      O => NlwBufferSignal_ram0_Mram_RAM4_DI(2)
    );
  NlwBufferBlock_ram0_Mram_RAM4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => din(15),
      O => NlwBufferSignal_ram0_Mram_RAM4_DI(3)
    );
  NlwBlock_ram0_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

