

================================================================
== Vitis HLS Report for 'cnn_Pipeline_pad_for_rows_pad_for_cols'
================================================================
* Date:           Tue Jan 28 18:27:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      796|      796|  7.960 us|  7.960 us|  796|  796|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_for_rows_pad_for_cols  |      794|      794|        12|          1|          1|   784|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_3, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_2, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_1, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_0, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 0, i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 0, i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 24 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i10 %indvar_flatten_load, i10 784" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i10 %indvar_flatten_load, i10 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 28 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc12.i, void %for.inc.preheader.exitStub" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 29 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 30 'load' 'c_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 31 'load' 'r_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 %r_load, i5 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 32 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%icmp_ln15 = icmp_eq  i5 %c_load, i5 28" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 33 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.21ns)   --->   "%select_ln13 = select i1 %icmp_ln15, i5 0, i5 %c_load" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 34 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "%select_ln13_1 = select i1 %icmp_ln15, i5 %add_ln13, i5 %r_load" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 35 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [9/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 36 'urem' 'urem_ln13' <Predicate = (!icmp_ln13)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln13_1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 37 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.74ns)   --->   "%mul_ln13 = mul i11 %zext_ln13, i11 37" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 38 'mul' 'mul_ln13' <Predicate = (!icmp_ln13)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln13, i32 8, i32 9" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 39 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln13_1, i5 3" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 40 'add' 'empty' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [9/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 41 'urem' 'urem_ln19' <Predicate = (!icmp_ln13)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln15_1 = add i5 %select_ln13, i5 1" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 42 'add' 'add_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln13_1, i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 43 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 %select_ln13_1, i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 44 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 %add_ln15_1, i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 45 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 46 'br' 'br_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.60>
ST_2 : Operation 47 [8/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 47 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [9/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 48 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %empty" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 49 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.74ns)   --->   "%mul_ln15 = mul i11 %zext_ln15, i11 57" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 50 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln15, i32 9, i32 10" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 51 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [8/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 52 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.86ns)   --->   "%switch_ln19 = switch i2 %trunc_ln7, void %arrayidx112.i6.case.3, i2 0, void %arrayidx112.i6.case.0, i2 1, void %arrayidx112.i6.case.1, i2 2, void %arrayidx112.i6.case.2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 53 'switch' 'switch_ln19' <Predicate = true> <Delay = 1.86>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 54 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 55 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 56 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 57 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 58 [7/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 58 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [8/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 59 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [7/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 60 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 61 [6/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 61 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [7/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 62 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [6/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 63 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 64 [5/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 64 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [6/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 65 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [5/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 66 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 67 [4/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 67 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [5/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 68 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [4/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 69 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 70 [3/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 70 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [4/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 71 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [3/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 72 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 73 [2/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 73 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [3/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 74 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [2/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 75 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.87>
ST_9 : Operation 76 [1/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 76 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i5 %urem_ln13" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 77 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln19, i5 0" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 78 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i5 %urem_ln13, i5 2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 79 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %shl_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 80 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln19 = sub i8 %tmp_s, i8 %zext_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 81 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [2/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 82 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i5 %select_ln13" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 83 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln19_4 = add i8 %sub_ln19, i8 %zext_ln19_2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 84 'add' 'add_ln19_4' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln15 = add i5 %select_ln13, i5 3" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 85 'add' 'add_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i5 %add_ln15" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 86 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (3.74ns)   --->   "%mul_ln19 = mul i11 %zext_ln19_4, i11 37" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 87 'mul' 'mul_ln19' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln19, i32 8, i32 10" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 88 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 89 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i3 %urem_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 90 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_2.case.2, i3 4, void %arrayidx112.i6_2.case.0, i3 5, void %arrayidx112.i6_2.case.1, i3 3, void %arrayidx112.i6_2.case.6, i3 0, void %arrayidx112.i6_2.case.3, i3 1, void %arrayidx112.i6_2.case.4, i3 2, void %arrayidx112.i6_2.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 91 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 2)> <Delay = 1.87>
ST_9 : Operation 92 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_1.case.2, i3 4, void %arrayidx112.i6_1.case.0, i3 5, void %arrayidx112.i6_1.case.1, i3 3, void %arrayidx112.i6_1.case.6, i3 0, void %arrayidx112.i6_1.case.3, i3 1, void %arrayidx112.i6_1.case.4, i3 2, void %arrayidx112.i6_1.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 92 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 1)> <Delay = 1.87>
ST_9 : Operation 93 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_0.case.2, i3 4, void %arrayidx112.i6_0.case.0, i3 5, void %arrayidx112.i6_0.case.1, i3 3, void %arrayidx112.i6_0.case.6, i3 0, void %arrayidx112.i6_0.case.3, i3 1, void %arrayidx112.i6_0.case.4, i3 2, void %arrayidx112.i6_0.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 93 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 0)> <Delay = 1.87>
ST_9 : Operation 94 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_3.case.2, i3 4, void %arrayidx112.i6_3.case.0, i3 5, void %arrayidx112.i6_3.case.1, i3 3, void %arrayidx112.i6_3.case.6, i3 0, void %arrayidx112.i6_3.case.3, i3 1, void %arrayidx112.i6_3.case.4, i3 2, void %arrayidx112.i6_3.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 94 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 3)> <Delay = 1.87>

State 10 <SV = 9> <Delay = 6.69>
ST_10 : Operation 95 [1/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 95 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i5 %urem_ln15" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 96 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %urem_ln15" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 97 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2256 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln15, i2 0" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 98 'bitconcatenate' 'tmp_2256' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i6 %tmp_2256, i6 %zext_ln19_1" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 99 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i8 %add_ln19_4" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 100 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%img_in_0_addr = getelementptr i24 %img_in_0, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 101 'getelementptr' 'img_in_0_addr' <Predicate = (trunc_ln6 == 0)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%img_in_1_addr = getelementptr i24 %img_in_1, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 102 'getelementptr' 'img_in_1_addr' <Predicate = (trunc_ln6 == 1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%img_in_2_addr = getelementptr i24 %img_in_2, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 103 'getelementptr' 'img_in_2_addr' <Predicate = (trunc_ln6 == 2)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%img_in_3_addr = getelementptr i24 %img_in_3, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 104 'getelementptr' 'img_in_3_addr' <Predicate = (trunc_ln6 == 3)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i3 %tmp_558" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 105 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln19_5 = add i6 %add_ln19, i6 %zext_ln19_5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 106 'add' 'add_ln19_5' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [2/2] (3.25ns)   --->   "%img_in_0_load = load i8 %img_in_0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 107 'load' 'img_in_0_load' <Predicate = (trunc_ln6 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_10 : Operation 108 [2/2] (3.25ns)   --->   "%img_in_1_load = load i8 %img_in_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 108 'load' 'img_in_1_load' <Predicate = (trunc_ln6 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%img_in_2_load = load i8 %img_in_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 109 'load' 'img_in_2_load' <Predicate = (trunc_ln6 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_10 : Operation 110 [2/2] (3.25ns)   --->   "%img_in_3_load = load i8 %img_in_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 110 'load' 'img_in_3_load' <Predicate = (trunc_ln6 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>

State 11 <SV = 10> <Delay = 5.08>
ST_11 : Operation 111 [1/2] (3.25ns)   --->   "%img_in_0_load = load i8 %img_in_0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 111 'load' 'img_in_0_load' <Predicate = (trunc_ln6 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 112 [1/2] (3.25ns)   --->   "%img_in_1_load = load i8 %img_in_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 112 'load' 'img_in_1_load' <Predicate = (trunc_ln6 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 113 [1/2] (3.25ns)   --->   "%img_in_2_load = load i8 %img_in_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 113 'load' 'img_in_2_load' <Predicate = (trunc_ln6 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 114 [1/2] (3.25ns)   --->   "%img_in_3_load = load i8 %img_in_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 114 'load' 'img_in_3_load' <Predicate = (trunc_ln6 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 115 [1/1] (1.82ns)   --->   "%tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %img_in_0_load, i2 1, i24 %img_in_1_load, i2 2, i24 %img_in_2_load, i2 3, i24 %img_in_3_load, i24 0, i2 %trunc_ln6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 115 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pad_for_rows_pad_for_cols_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/utils.cpp:17->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 118 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i6 %add_ln19_5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 119 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 120 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 121 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 122 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 123 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 124 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 125 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 126 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%pad_img0_7_addr = getelementptr i24 %pad_img0_7, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 127 'getelementptr' 'pad_img0_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%pad_img0_8_addr = getelementptr i24 %pad_img0_8, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 128 'getelementptr' 'pad_img0_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%pad_img0_9_addr = getelementptr i24 %pad_img0_9, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 129 'getelementptr' 'pad_img0_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%pad_img0_10_addr = getelementptr i24 %pad_img0_10, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 130 'getelementptr' 'pad_img0_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%pad_img0_11_addr = getelementptr i24 %pad_img0_11, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 131 'getelementptr' 'pad_img0_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%pad_img0_12_addr = getelementptr i24 %pad_img0_12, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 132 'getelementptr' 'pad_img0_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%pad_img0_13_addr = getelementptr i24 %pad_img0_13, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 133 'getelementptr' 'pad_img0_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%pad_img0_14_addr = getelementptr i24 %pad_img0_14, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 134 'getelementptr' 'pad_img0_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%pad_img0_15_addr = getelementptr i24 %pad_img0_15, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 135 'getelementptr' 'pad_img0_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%pad_img0_16_addr = getelementptr i24 %pad_img0_16, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 136 'getelementptr' 'pad_img0_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%pad_img0_17_addr = getelementptr i24 %pad_img0_17, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 137 'getelementptr' 'pad_img0_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%pad_img0_18_addr = getelementptr i24 %pad_img0_18, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 138 'getelementptr' 'pad_img0_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%pad_img0_19_addr = getelementptr i24 %pad_img0_19, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 139 'getelementptr' 'pad_img0_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%pad_img0_20_addr = getelementptr i24 %pad_img0_20, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 140 'getelementptr' 'pad_img0_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%pad_img0_21_addr = getelementptr i24 %pad_img0_21, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 141 'getelementptr' 'pad_img0_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%pad_img0_22_addr = getelementptr i24 %pad_img0_22, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 142 'getelementptr' 'pad_img0_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%pad_img0_23_addr = getelementptr i24 %pad_img0_23, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 143 'getelementptr' 'pad_img0_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%pad_img0_24_addr = getelementptr i24 %pad_img0_24, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 144 'getelementptr' 'pad_img0_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%pad_img0_25_addr = getelementptr i24 %pad_img0_25, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 145 'getelementptr' 'pad_img0_25_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%pad_img0_26_addr = getelementptr i24 %pad_img0_26, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 146 'getelementptr' 'pad_img0_26_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%pad_img0_27_addr = getelementptr i24 %pad_img0_27, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 147 'getelementptr' 'pad_img0_27_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_19_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 148 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 149 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_18_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 150 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 151 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_17_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 152 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 153 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_20_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 154 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 155 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_15_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 156 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 157 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_14_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 158 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 159 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_16_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 160 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 7) | (trunc_ln7 == 2 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 161 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 7) | (trunc_ln7 == 2 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_12_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 162 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 163 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_11_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 164 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 165 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_10_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 166 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 167 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_13_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 168 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 169 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_8_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 170 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 171 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_7_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 172 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 173 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_9_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 174 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 7) | (trunc_ln7 == 1 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 175 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 7) | (trunc_ln7 == 1 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_5_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 176 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 177 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_4_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 178 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 179 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 180 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 181 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_6_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 182 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 183 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 184 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 185 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 186 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 187 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 188 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 7) | (trunc_ln7 == 0 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 189 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 7) | (trunc_ln7 == 0 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_26_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 190 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 191 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_25_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 192 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 193 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_24_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 194 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 195 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_27_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 196 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 197 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_22_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 198 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 199 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_21_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 200 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 201 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_23_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 202 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 7) | (trunc_ln7 == 3 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 203 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 7) | (trunc_ln7 == 3 & trunc_ln19_1 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.323ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) of constant 0 on local variable 'r', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70 [41]  (1.588 ns)
	'load' operation 5 bit ('r_load', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) on local variable 'r', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70 [51]  (0.000 ns)
	'add' operation 5 bit ('add_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [52]  (1.780 ns)
	'select' operation 5 bit ('select_ln13_1', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [57]  (1.215 ns)
	'mul' operation 11 bit ('mul_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [65]  (3.740 ns)

 <State 2>: 5.600ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln15', CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70) [74]  (3.740 ns)
	blocking operation 1.86009 ns on control path)

 <State 3>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [58]  (3.202 ns)

 <State 4>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [58]  (3.202 ns)

 <State 5>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [58]  (3.202 ns)

 <State 6>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [58]  (3.202 ns)

 <State 7>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [58]  (3.202 ns)

 <State 8>: 3.202ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [58]  (3.202 ns)

 <State 9>: 6.871ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln13', CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70) [58]  (3.202 ns)
	'sub' operation 8 bit ('sub_ln19', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) [63]  (0.000 ns)
	'add' operation 8 bit ('add_ln19_4', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) [77]  (3.669 ns)

 <State 10>: 6.695ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln15', CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70) [68]  (3.202 ns)
	'add' operation 6 bit ('add_ln19', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) [72]  (0.000 ns)
	'add' operation 6 bit ('add_ln19_5', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) [89]  (3.492 ns)

 <State 11>: 5.081ns
The critical path consists of the following:
	'load' operation 24 bit ('img_in_0_load', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) on array 'img_in_0' [121]  (3.254 ns)
	'sparsemux' operation 24 bit ('tmp', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) [125]  (1.827 ns)

 <State 12>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('pad_img0_16_addr', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) [107]  (0.000 ns)
	'store' operation 0 bit ('store_ln19', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70) of variable 'tmp', CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70 on array 'pad_img0_16' [148]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
