============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Apr 11 2023  08:14:33 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-104 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1710                  
      Launch Clock:-     100                  
         Data Path:-    1714                  
             Slack:=    -104                  

Exceptions/Constraints:
  output_delay             -500            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   200     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    220     320    96      9   74.8  DFFARX2_LVT wptr_full/wfull_reg/QN  
    101     421    61      1   27.4  INVX8_LVT   wptr_full/g1915/Y       
   1394    1814   888      1 1458.5  D8I1025_NS  io_t_wfull/PADIO        
      0    1814     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 2: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[2]           
    448     574   179      1    2.0  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[5]           
    448     574   179      1    2.0  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[1]           
    448     574   179      1    1.9  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[3]           
    448     574   179      1    2.0  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[7]           
    448     574   179      1    6.9  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[4]           
    448     574   179      1    1.9  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[0]           
    448     574   179      1    1.9  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-48 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     448                  
             Slack:=     -48                  

Exceptions/Constraints:
  input_delay              0              in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2529.2  (arrival)   wdata_in[6]           
    448     574   179      1    2.0  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     574     -      1      -  DFFARX1_LVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-38 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1688                  
             Slack:=     -38                  

Exceptions/Constraints:
  output_delay             -500            ou_del_17_1 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell             Timing Point          
#  (ps)   (ps)   (ps)         (fF)                                            
#-----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)   rptr_empty/rempty_reg/CLK    
    232     332    96      1    5.4  DFFASX2_LVT rptr_empty/rempty_reg/QN     
     40     371    62      3   63.4  INVX8_LVT   rptr_empty/fplcgopbuf_st13/Y 
   1417    1788   888      1 1458.5  D8I1025_NS  io_t_rempty/PADIO            
      0    1788     -      -      -  (port)      rempty                       
#-----------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 11: VIOLATED (-34 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1136                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-    1045                  
             Slack:=     -34                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                     
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT           
     62     640    47      1   18.7  AND2X1_LVT  wptr_full/g13/Y          
     94     734    56      3    3.5  HADDX1_LVT  wptr_full/g3670__6131/C1 
    184     918    67      2    2.8  XOR3X2_LVT  wptr_full/g3649__6783/Y  
    111    1029    37      1    0.9  XNOR2X2_LVT wptr_full/g1891__4319/Y  
     71    1100    33      1    1.2  AND3X1_LVT  wptr_full/g1887__5107/Y  
     70    1170    33      1    1.7  AND3X1_LVT  wptr_full/g1882__1666/Y  
      0    1170     -      1      -  DFFARX2_LVT wptr_full/wfull_reg/D    
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 12: VIOLATED (-8 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-    1062                  
             Slack:=      -8                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     69     647    48      1    0.8  AND3X1_LVT  rptr_empty/g3654__5477/Y 
     69     716    44      2    2.6  AND2X1_LVT  rptr_empty/g3635__7098/Y 
    116     832    47      2    1.6  HADDX1_LVT  rptr_empty/g3690__11/SO  
     97     929    57      2    2.9  XOR3X2_LVT  rptr_empty/g3606__3/Y    
    107    1037    37      1    1.9  XNOR2X2_LVT rptr_empty/g1563__2346/Y 
     79    1116    41      1    0.7  AND4X1_LVT  rptr_empty/g3691__2398/Y 
     72    1187    33      1    1.1  AND3X1_LVT  rptr_empty/g1554__4733/Y 
      0    1187     -      1      -  DFFASX2_LVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 13: MET (25 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      67                  
       Uncertainty:-      70                  
     Required Time:=    1183                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-    1032                  
             Slack:=      25                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell              Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)    rinc                           
    452     578   183     11   30.8  I1025_NS     io_b_rinc/DOUT                 
     74     652    51      1    1.2  AND3X1_LVT   rptr_empty/g3642__6161/Y       
    131     782    58      3    4.2  HADDX1_LVT   rptr_empty/g3686__1881/SO      
    124     907    43      2    2.2  XOR2X2_LVT   rptr_empty/g3608__6417/Y       
    251    1158    29      1    1.0  DELLN1X2_LVT rptr_empty/fplcgopbuf_st3700/Y 
      0    1158     -      1      -  DFFARX1_LVT  rptr_empty/rptr_reg_2_/D       
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 14: MET (47 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1136                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     963                  
             Slack:=      47                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)         (fF)                                              
#-------------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)    winc                          
    367     493   162     19  117.6  I1025_NS     io_b_winc/DOUT                
    130     623    47      1    0.8  AND3X1_LVT   wptr_full/g3698__2802/Y       
     96     719    54      3    3.5  AND3X1_LVT   wptr_full/g3684__1666/Y       
    255     974    31      1    1.0  DELLN1X2_LVT wptr_full/fplcgopbuf_st3741/Y 
    114    1088    32      1    0.7  HADDX1_LVT   wptr_full/g3723__2346/SO      
      0    1089     -      1      -  DFFARX2_LVT  wptr_full/wbin_reg_9_/D       
#-------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 15: MET (58 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     974                  
             Slack:=      58                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)    winc                       
    452     577   183     19  117.8  I1025_NS     io_b_winc/DOUT             
     62     640    47      1   18.7  AND2X1_LVT   wptr_full/g13/Y            
     94     734    56      3    3.5  HADDX1_LVT   wptr_full/g3670__6131/C1   
    258     992    32      1    1.0  DELLN1X2_LVT wptr_full/fplcgopbuf_st1/Y 
    108    1099    41      1    0.9  HADDX1_LVT   wptr_full/g3719__9945/SO   
      0    1100     -      1      -  DFFARX1_LVT  wptr_full/wbin_reg_3_/D    
#----------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 16: MET (70 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1580                  
             Slack:=      70                  

Exceptions/Constraints:
  output_delay             -500            ou_del_16_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1   84.0  SRAM2RW128x8 fifomem/genblk1_7__U/O2[0] 
   1455    1680   888      1 1458.1  D8I1025_NS   io_l_rdata_0_/PADIO        
      0    1680     -      -      -  (port)       rdata[0]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (82 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1568                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             -500            ou_del_15_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1   80.4  SRAM2RW128x8 fifomem/genblk1_7__U/O2[1] 
   1443    1668   888      1 1458.1  D8I1025_NS   io_l_rdata_1_/PADIO        
      0    1668     -      -      -  (port)       rdata[1]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (92 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1558                  
             Slack:=      92                  

Exceptions/Constraints:
  output_delay             -500            ou_del_14_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1   80.4  SRAM2RW128x8 fifomem/genblk1_7__U/O2[2] 
   1433    1658   888      1 1458.1  D8I1025_NS   io_l_rdata_2_/PADIO        
      0    1658     -      -      -  (port)       rdata[2]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (102 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1548                  
             Slack:=     102                  

Exceptions/Constraints:
  output_delay             -500            ou_del_13_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1   93.1  SRAM2RW128x8 fifomem/genblk1_7__U/O2[3] 
   1423    1648   888      1 1458.1  D8I1025_NS   io_l_rdata_3_/PADIO        
      0    1648     -      -      -  (port)       rdata[3]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (102 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      67                  
       Uncertainty:-      70                  
     Required Time:=    1183                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     955                  
             Slack:=     102                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                            
#-----------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)    rinc                        
    368     493   162     11   30.8  I1025_NS     io_b_rinc/DOUT              
    131     625    48      1    0.8  AND3X1_LVT   rptr_empty/g3654__5477/Y    
     79     703    39      2    2.6  AND2X1_LVT   rptr_empty/g3635__7098/Y    
    126     830    43      2    1.6  HADDX1_LVT   rptr_empty/g3690__11/SO     
    251    1081    29      1    0.8  DELLN1X2_LVT rptr_empty/fplcgopbuf_st1/Y 
      0    1081     -      1      -  DFFARX1_LVT  rptr_empty/rbin_reg_9_/D    
#-----------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 21: MET (108 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1542                  
             Slack:=     108                  

Exceptions/Constraints:
  output_delay             -500            ou_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1  101.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[7] 
   1416    1642   888      1 1458.1  D8I1025_NS   io_l_rdata_7_/PADIO        
      0    1642     -      -      -  (port)       rdata[7]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (111 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1539                  
             Slack:=     111                  

Exceptions/Constraints:
  output_delay             -500            ou_del_12_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1   87.0  SRAM2RW128x8 fifomem/genblk1_7__U/O2[4] 
   1414    1639   888      1 1458.1  D8I1025_NS   io_l_rdata_4_/PADIO        
      0    1639     -      -      -  (port)       rdata[4]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: MET (116 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1534                  
             Slack:=     116                  

Exceptions/Constraints:
  output_delay             -500            ou_del_10_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1   95.2  SRAM2RW128x8 fifomem/genblk1_7__U/O2[6] 
   1409    1634   888      1 1458.1  D8I1025_NS   io_l_rdata_6_/PADIO        
      0    1634     -      -      -  (port)       rdata[6]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: MET (118 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1532                  
             Slack:=     118                  

Exceptions/Constraints:
  output_delay             -500            ou_del_11_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    125     225    59      1   91.5  SRAM2RW128x8 fifomem/genblk1_7__U/O2[5] 
   1407    1632   888      1 1458.1  D8I1025_NS   io_l_rdata_5_/PADIO        
      0    1632     -      -      -  (port)       rdata[5]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (152 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      67                  
       Uncertainty:-      70                  
     Required Time:=    1183                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     905                  
             Slack:=     152                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-----------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell                Timing Point            
#  (ps)   (ps)   (ps)         (fF)                                                  
#-----------------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)    rinc                              
    368     493   162     11   30.8  I1025_NS     io_b_rinc/DOUT                    
    137     630    51      1    1.2  AND3X1_LVT   rptr_empty/g3642__6161/Y          
    146     776    56      3    4.2  HADDX1_LVT   rptr_empty/g3686__1881/SO         
    255    1031    29      1    0.5  DELLN1X2_LVT rptr_empty/fplctnsbuf_la_st3725/Y 
      0    1031     -      1      -  DFFARX1_LVT  rptr_empty/rbin_reg_3_/D          
#-----------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 26: MET (203 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-     160                  
       Uncertainty:-      70                  
     Required Time:=    1050                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     721                  
             Slack:=     203                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)    winc                     
    452     577   183     19  117.8  I1025_NS     io_b_winc/DOUT           
     69     646   131      2    2.5  NAND4X0_LVT  wptr_full/g3686__6417/Y  
     67     714    71      2    1.7  INVX1_LVT    wptr_full/g65/Y          
     99     812    38      4    4.5  OAI22X1_LVT  wptr_full/g62/Y          
     34     846    28      1    1.0  INVX0_LVT    wptr_full/g61/Y          
      1     847     -      1      -  SDFFARX1_LVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 27: MET (216 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     792                  
             Slack:=     216                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     77     655    54      1    1.7  AND3X1_LVT  wptr_full/g3699__1705/Y 
    124     779    53      4    4.1  XOR2X2_LVT  wptr_full/g3717__9315/Y 
     34     813    32      2    1.5  INVX2_LVT   wptr_full/g3674/Y       
    105     918    58      2    2.9  MUX21X1_LVT wptr_full/g3661__5122/Y 
      0     918     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (221 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1135                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     789                  
             Slack:=     221                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     77     655    54      1    1.7  AND3X1_LVT  wptr_full/g3699__1705/Y 
    124     779    53      4    4.1  XOR2X2_LVT  wptr_full/g3717__9315/Y 
     34     813    32      2    1.5  INVX2_LVT   wptr_full/g3674/Y       
    102     915    55      2    2.5  MUX21X1_LVT wptr_full/g2__6161/Y    
      0     915     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_1_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 29: MET (222 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-     175                  
       Uncertainty:-      70                  
     Required Time:=    1035                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     688                  
             Slack:=     222                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)    winc                    
    452     577   183     19  117.8  I1025_NS     io_b_winc/DOUT          
     69     646   131      2    2.5  NAND4X0_LVT  wptr_full/g3686__6417/Y 
     67     714    71      2    1.7  INVX1_LVT    wptr_full/g65/Y         
     99     812    38      4    4.5  OAI22X1_LVT  wptr_full/g62/Y         
      1     813     -      4      -  SDFFARX1_LVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 30: MET (225 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      66                  
       Uncertainty:-      70                  
     Required Time:=    1144                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     793                  
             Slack:=     225                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                     
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT           
     62     640    47      1   18.7  AND2X1_LVT  wptr_full/g13/Y          
     94     734    56      3    3.5  HADDX1_LVT  wptr_full/g3670__6131/C1 
    184     918    67      2    2.8  XOR3X2_LVT  wptr_full/g3649__6783/Y  
      1     919     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_2_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 31: MET (225 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      66                  
       Uncertainty:-      70                  
     Required Time:=    1144                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     793                  
             Slack:=     225                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                     
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT           
     62     640    47      1   18.7  AND2X1_LVT  wptr_full/g13/Y          
     94     734    56      3    3.5  HADDX1_LVT  wptr_full/g3670__6131/C1 
    184     918    67      2    2.8  XOR3X2_LVT  wptr_full/g3648__5526/Y  
      0     919     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_3_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 32: MET (226 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      67                  
       Uncertainty:-      70                  
     Required Time:=    1143                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     792                  
             Slack:=     226                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     68     645    47      1    0.8  AND3X1_LVT  wptr_full/g3698__2802/Y 
     86     732    55      3    3.5  AND3X1_LVT  wptr_full/g3684__1666/Y 
    185     917    68      3    3.3  XOR3X2_LVT  wptr_full/g3663__8246/Y 
      0     918     -      3      -  DFFARX1_LVT wptr_full/wptr_reg_8_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 33: MET (228 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-     186                  
       Uncertainty:-      70                  
     Required Time:=    1024                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     670                  
             Slack:=     228                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)    winc                     
    452     577   183     19  117.8  I1025_NS     io_b_winc/DOUT           
     74     651    51      2    1.6  AND3X1_LVT   wptr_full/g3691__6260/Y  
     35     686    39      1    0.8  NAND2X0_LVT  wptr_full/g3682__2883/Y  
    109     796    54      5    4.8  AO21X1_LVT   wptr_full/g3672__5115/Y  
      0     796     -      5      -  SDFFARX1_LVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (231 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      65                  
       Uncertainty:-      70                  
     Required Time:=    1145                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     788                  
             Slack:=     231                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     68     645    47      1    0.8  AND3X1_LVT  wptr_full/g3698__2802/Y 
     86     732    55      3    3.5  AND3X1_LVT  wptr_full/g3684__1666/Y 
    182     913    65      2    2.5  XOR3X2_LVT  wptr_full/g3657__3680/Y 
      0     913     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_9_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 35: MET (238 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1135                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     771                  
             Slack:=     238                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     74     651    51      2    1.6  AND3X1_LVT  wptr_full/g3691__6260/Y 
     35     686    39      1    0.8  NAND2X0_LVT wptr_full/g3682__2883/Y 
    109     796    54      5    4.8  AO21X1_LVT  wptr_full/g3672__5115/Y 
    101     896    57      2    3.1  XOR3X2_LVT  wptr_full/g3659__2802/Y 
      0     897     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (241 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-     171                  
       Uncertainty:-      70                  
     Required Time:=    1079                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     712                  
             Slack:=     241                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)    rinc                      
    452     578   183     11   30.8  I1025_NS     io_b_rinc/DOUT            
     16     593    76      4    3.8  INVX2_LVT    rptr_empty/g3671/Y        
     96     690    46      1    2.0  OR3X2_LVT    rptr_empty/g3636__6131/Y  
    127     816    58      5    5.6  XNOR2X2_LVT  rptr_empty/g3619__4319/Y  
     21     838    32      1    0.9  INVX0_LVT    rptr_empty/g3616/Y        
      0     838     -      1      -  SDFFARX1_LVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (242 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1135                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     768                  
             Slack:=     242                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                     
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT           
     95     672    58      2    3.0  AND3X1_LVT  wptr_full/g3685__7410/Y  
    123     795    46      2    2.1  HADDX1_LVT  wptr_full/g3677__3868/SO 
     97     893    57      2    2.7  XOR3X2_LVT  wptr_full/g3660__1705/Y  
      0     893     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_5_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: MET (245 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1175                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     804                  
             Slack:=     245                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     69     647    48      1    0.8  AND3X1_LVT  rptr_empty/g3654__5477/Y 
     69     716    44      2    2.6  AND2X1_LVT  rptr_empty/g3635__7098/Y 
    116     832    47      2    1.6  HADDX1_LVT  rptr_empty/g3690__11/SO  
     97     929    57      2    2.9  XOR3X2_LVT  rptr_empty/g3606__3/Y    
      1     930     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_9_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 39: MET (248 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     800                  
             Slack:=     248                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     74     652    51      1    1.2  AND3X1_LVT  rptr_empty/g3656__5107/Y 
    131     783    59      4    4.5  HADDX1_LVT  rptr_empty/g3684__11/SO  
     37     820    35      2    1.6  INVX2_LVT   rptr_empty/g3624/Y       
    106     926    58      2    3.0  MUX21X1_LVT rptr_empty/g3611__5107/Y 
      0     926     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_0_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 40: MET (262 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      72                  
       Uncertainty:-      70                  
     Required Time:=    1178                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     791                  
             Slack:=     262                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     74     652    51      1    1.2  AND3X1_LVT  rptr_empty/g3656__5107/Y 
    131     783    59      4    4.5  HADDX1_LVT  rptr_empty/g3684__11/SO  
     37     820    35      2    1.6  INVX2_LVT   rptr_empty/g3624/Y       
     96     916    46      2    2.5  MUX21X2_LVT rptr_empty/g3609__5477/Y 
      0     916     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_1_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 41: MET (263 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      60                  
       Uncertainty:-      70                  
     Required Time:=    1190                  
      Launch Clock:-     100                  
         Data Path:-     826                  
             Slack:=     263                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rempty_reg/CLK    
    232     332    96      1  5.4  DFFASX2_LVT  rptr_empty/rempty_reg/QN     
     40     371    62      3 63.4  INVX8_LVT    rptr_empty/fplcgopbuf_st13/Y 
     71     442    65      5  4.6  INVX0_LVT    rptr_empty/fplcgopbuf_st12/Y 
    102     544    72      8 13.2  AND3X1_LVT   rptr_empty/g3655__3742/Y     
     21     565    37      1  0.9  INVX0_LVT    rptr_empty/g3649/Y           
    122     687    41      1  1.2  AO221X1_LVT  rptr_empty/g3640__7482/Y     
    106     793    40      3  2.9  AOI221X1_LVT rptr_empty/g3626__3680/Y     
     28     821    33      3  2.7  INVX1_LVT    rptr_empty/g3623/Y           
    105     926    55      2  2.9  MUX21X2_LVT  rptr_empty/g2__5122/Y        
      1     926     -      2    -  DFFARX1_LVT  rptr_empty/rptr_reg_5_/D     
#----------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.



Path 42: MET (264 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-     169                  
       Uncertainty:-      70                  
     Required Time:=    1081                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     691                  
             Slack:=     264                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)    rinc                     
    452     578   183     11   30.8  I1025_NS     io_b_rinc/DOUT           
     16     593    76      4    3.8  INVX2_LVT    rptr_empty/g3671/Y       
     96     690    46      1    2.0  OR3X2_LVT    rptr_empty/g3636__6131/Y 
    127     816    58      5    5.6  XNOR2X2_LVT  rptr_empty/g3619__4319/Y 
      0     817     -      5      -  SDFFARX1_LVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (267 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1136                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     743                  
             Slack:=     267                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     17     594    73      1    1.0  INVX0_LVT   wptr_full/g3716/Y       
     80     675    39      1    2.2  OR2X1_LVT   wptr_full/g3681__9945/Y 
    100     774    46      3    4.4  XNOR2X2_LVT wptr_full/g3676__7482/Y 
     94     869    54      3    2.2  XOR3X2_LVT  wptr_full/g3658__1617/Y 
      0     869     -      3      -  DFFARX1_LVT wptr_full/wptr_reg_4_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 44: MET (273 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      82                  
       Uncertainty:-      70                  
     Required Time:=    1168                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     769                  
             Slack:=     273                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
    105     682    46      2    9.8  NAND3X1_LVT rptr_empty/g76/Y         
    211     894    98      2    4.7  XNOR3X2_LVT rptr_empty/g2/Y          
      1     895     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (275 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     775                  
             Slack:=     275                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     16     593    76      4    3.8  INVX2_LVT   rptr_empty/g3671/Y       
     96     690    46      1    2.0  OR3X2_LVT   rptr_empty/g3636__6131/Y 
    112     802    55      5    5.6  XNOR2X2_LVT rptr_empty/g3619__4319/Y 
     98     900    54      2    2.9  XOR3X2_LVT  rptr_empty/g3607__7/Y    
      0     900     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (280 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      60                  
       Uncertainty:-      70                  
     Required Time:=    1190                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     784                  
             Slack:=     280                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                      
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT            
     74     652    51      1    1.2  AND3X1_LVT  rptr_empty/g3642__6161/Y  
    131     782    58      3    4.2  HADDX1_LVT  rptr_empty/g3686__1881/SO 
    127     909    55      2    3.3  MUX21X2_LVT rptr_empty/g3610__2398/Y  
      0     909     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_3_/D  
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 47: MET (282 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     189                  
       Uncertainty:-      70                  
     Required Time:=    1061                  
      Launch Clock:-     100                  
         Data Path:-     679                  
             Slack:=     282                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rempty_reg/CLK    
    232     332    96      1  5.4  DFFASX2_LVT  rptr_empty/rempty_reg/QN     
     40     371    62      3 63.4  INVX8_LVT    rptr_empty/fplcgopbuf_st13/Y 
     71     442    65      5  4.6  INVX0_LVT    rptr_empty/fplcgopbuf_st12/Y 
    102     544    72      8 13.2  AND3X1_LVT   rptr_empty/g3655__3742/Y     
     62     606    31      1  0.8  AND2X1_LVT   rptr_empty/g3644__9315/Y     
     39     645    77      1  0.9  NAND3X0_LVT  rptr_empty/g3638__1881/Y     
    133     778    60      4  8.0  AO21X1_LVT   rptr_empty/g77/Y             
      1     779     -      4    -  SDFFARX1_LVT rptr_empty/rptr_reg_7_/SE    
#----------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.



Path 48: MET (286 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     100                  
         Data Path:-     791                  
             Slack:=     286                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rempty_reg/CLK    
    232     332    96      1  5.4  DFFASX2_LVT  rptr_empty/rempty_reg/QN     
     40     371    62      3 63.4  INVX8_LVT    rptr_empty/fplcgopbuf_st13/Y 
     71     442    65      5  4.6  INVX0_LVT    rptr_empty/fplcgopbuf_st12/Y 
    102     544    72      8 13.2  AND3X1_LVT   rptr_empty/g3655__3742/Y     
     21     565    37      1  0.9  INVX0_LVT    rptr_empty/g3649/Y           
    122     687    41      1  1.2  AO221X1_LVT  rptr_empty/g3640__7482/Y     
    106     793    40      3  2.9  AOI221X1_LVT rptr_empty/g3626__3680/Y     
     98     891    50      2  2.4  AO22X1_LVT   rptr_empty/g3614__6260/Y     
      0     891     -      2    -  DFFARX1_LVT  rptr_empty/rptr_reg_4_/D     
#----------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.



Path 49: MET (301 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     303                  
             Slack:=     301                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     90     993     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (304 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     300                  
             Slack:=     304                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     86     990     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (305 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     298                  
             Slack:=     305                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     85     988     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (307 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     296                  
             Slack:=     307                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     83     986     -      8     -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (307 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     296                  
             Slack:=     307                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     83     986     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (308 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     296                  
             Slack:=     308                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     83     986     -      8     -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (308 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     295                  
             Slack:=     308                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     82     985     -      8     -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (319 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     285                  
             Slack:=     319                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     71     975     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (320 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     283                  
             Slack:=     320                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     70     973     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (324 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     729                  
             Slack:=     324                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)   rinc                      
    368     493   162     11   30.8  I1025_NS    io_b_rinc/DOUT            
    119     612    51      2    1.7  AND2X1_LVT  rptr_empty/g3661__5526/Y  
    108     720    50      2    2.7  AND3X1_LVT  rptr_empty/g3629__1617/Y  
    134     854    41      2    2.1  HADDX1_LVT  rptr_empty/g3688__5115/SO 
      0     855     -      2      -  DFFARX1_LVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (326 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     277                  
             Slack:=     326                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     64     967     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (327 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      69                  
       Uncertainty:-      70                  
     Required Time:=    1141                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     689                  
             Slack:=     327                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)   winc                     
    367     493   162     19  117.6  I1025_NS    io_b_winc/DOUT           
    184     677    75      3    5.0  AND4X1_LVT  wptr_full/g3683__2346/Y  
    137     814    33      1    0.7  HADDX1_LVT  wptr_full/g3721__2883/SO 
      0     814     -      1      -  DFFARX1_LVT wptr_full/wbin_reg_6_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (327 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     276                  
             Slack:=     327                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     63     966     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (328 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     276                  
             Slack:=     328                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     62     966     -      8     -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (329 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     275                  
             Slack:=     329                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     62     965     -      8     -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (329 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     274                  
             Slack:=     329                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     61     964     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (329 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     274                  
             Slack:=     329                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     61     964     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (330 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     274                  
             Slack:=     330                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     60     964     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (330 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      72                  
       Uncertainty:-      70                  
     Required Time:=    1138                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     682                  
             Slack:=     330                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     69     646   131      2    2.5  NAND4X0_LVT wptr_full/g3686__6417/Y 
    161     807    46      4    4.5  OAI22X1_LVT wptr_full/g62/Y         
      0     808     -      4      -  DFFARX1_LVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 68: MET (330 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     273                  
             Slack:=     330                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     60     963     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (331 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     273                  
             Slack:=     331                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     59     963     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (331 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     272                  
             Slack:=     331                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     59     962     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (334 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      78                  
       Uncertainty:-      70                  
     Required Time:=    1132                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     673                  
             Slack:=     334                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)   winc                    
    367     493   162     19  117.6  I1025_NS    io_b_winc/DOUT          
    136     629    51      2    1.6  AND3X1_LVT  wptr_full/g3691__6260/Y 
     60     689    50      1    0.8  NAND2X0_LVT wptr_full/g3682__2883/Y 
    109     798    67      5    4.8  AO21X1_LVT  wptr_full/g3672__5115/Y 
      0     799     -      5      -  DFFARX1_LVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     264                  
             Slack:=     339                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     51     954     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     263                  
             Slack:=     340                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     50     953     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (341 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     262                  
             Slack:=     341                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     49     952     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (341 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     262                  
             Slack:=     341                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     49     952     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (341 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     262                  
             Slack:=     341                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     49     952     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (342 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     262                  
             Slack:=     342                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     49     952     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (342 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     261                  
             Slack:=     342                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     48     951     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (343 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1139                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     671                  
             Slack:=     343                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)   winc                     
    367     493   162     19  117.6  I1025_NS    io_b_winc/DOUT           
    164     657    60      2    3.0  AND3X1_LVT  wptr_full/g3685__7410/Y  
    139     796    40      2    2.1  HADDX1_LVT  wptr_full/g3677__3868/SO 
      1     796     -      2      -  DFFARX1_LVT wptr_full/wbin_reg_5_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (345 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     258                  
             Slack:=     345                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     45     948     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (347 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     256                  
             Slack:=     347                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     43     946     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (348 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     256                  
             Slack:=     348                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     42     946     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (348 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     256                  
             Slack:=     348                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     42     946     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (348 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     255                  
             Slack:=     348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     42     945     -      8     -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (349 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     254                  
             Slack:=     349                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     41     944     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (349 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     254                  
             Slack:=     349                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     41     944     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (349 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     254                  
             Slack:=     349                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     41     944     -      8     -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     254                  
             Slack:=     350                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     41     944     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (350 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      72                  
       Uncertainty:-      70                  
     Required Time:=    1138                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     662                  
             Slack:=     350                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     17     594    73      1    1.0  INVX0_LVT   wptr_full/g3716/Y       
     80     675    39      1    2.2  OR2X1_LVT   wptr_full/g3681__9945/Y 
    113     787    47      3    4.4  XNOR2X2_LVT wptr_full/g3676__7482/Y 
      1     788     -      3      -  DFFARX1_LVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 90: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     254                  
             Slack:=     350                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     40     944     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     253                  
             Slack:=     350                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     40     943     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     253                  
             Slack:=     350                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     40     943     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     253                  
             Slack:=     350                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     40     943     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (351 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     253                  
             Slack:=     351                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     39     943     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (351 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     252                  
             Slack:=     351                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     39     942     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (352 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     251                  
             Slack:=     352                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     38     941     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (353 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     250                  
             Slack:=     353                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     37     940     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (355 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     248                  
             Slack:=     355                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     35     938     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (356 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     248                  
             Slack:=     356                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     34     938     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (356 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     247                  
             Slack:=     356                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     34     937     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (356 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1135                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     652                  
             Slack:=     356                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     45     622   101      1    1.6  NAND2X0_LVT wptr_full/g3704__1881/Y 
    155     778    58      2    2.6  XNOR2X1_LVT wptr_full/g3694__5526/Y 
      1     778     -      2      -  DFFARX1_LVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (357 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     246                  
             Slack:=     357                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     33     936     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (358 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     691                  
             Slack:=     358                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     16     593    76      4    3.8  INVX2_LVT   rptr_empty/g3671/Y       
     96     690    46      1    2.0  OR3X2_LVT   rptr_empty/g3636__6131/Y 
    127     816    58      5    5.6  XNOR2X2_LVT rptr_empty/g3619__4319/Y 
      0     817     -      5      -  DFFARX1_LVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (358 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     246                  
             Slack:=     358                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     32     936     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (358 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     245                  
             Slack:=     358                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     32     935     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (359 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     244                  
             Slack:=     359                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     31     934     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (359 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     244                  
             Slack:=     359                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     31     934     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (361 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     243                  
             Slack:=     361                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     29     933     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (363 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     241                  
             Slack:=     363                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     28     931     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (363 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     240                  
             Slack:=     363                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8 93.9  DFFARX1_LVT  wdata_reg_7_/Q             
     27     930     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (363 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     240                  
             Slack:=     363                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     690   200      8     -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8 128.2  DFFARX1_LVT  wdata_reg_0_/Q             
     27     930     -      8     -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (364 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     240                  
             Slack:=     364                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     26     930     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (364 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     240                  
             Slack:=     364                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8 89.4  DFFARX1_LVT  wdata_reg_3_/Q             
     26     930     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (364 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     239                  
             Slack:=     364                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     26     929     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (365 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     239                  
             Slack:=     365                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8 92.5  DFFARX1_LVT  wdata_reg_1_/Q             
     25     929     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (365 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1135                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     644                  
             Slack:=     365                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                     
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT           
     84     661    53      1    0.9  AND4X1_LVT  wptr_full/g3692__4319/Y  
    108     769    57      3    3.8  AO22X1_LVT  wptr_full/g3665__7098/Y  
      0     770     -      3      -  DFFARX1_LVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (366 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     238                  
             Slack:=     366                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8 92.1  DFFARX1_LVT  wdata_reg_6_/Q             
     25     928     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (366 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     237                  
             Slack:=     366                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8 89.6  DFFARX1_LVT  wdata_reg_5_/Q             
     24     927     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (366 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     237                  
             Slack:=     366                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     24     927     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (367 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     237                  
             Slack:=     367                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8 89.1  DFFARX1_LVT  wdata_reg_2_/Q             
     23     927     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (367 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     236                  
             Slack:=     367                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8 88.9  DFFARX1_LVT  wdata_reg_4_/Q             
     23     926     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (372 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1151                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     654                  
             Slack:=     372                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                    
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT          
     77     655    54      1    1.7  AND3X1_LVT  wptr_full/g3699__1705/Y 
    124     779    53      4    4.1  XOR2X2_LVT  wptr_full/g3717__9315/Y 
      0     779     -      4      -  DFFARX1_LVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (374 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     707                  
             Slack:=     374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rempty_reg/CLK    
    189     289    81      1  5.3  DFFASX2_LVT  rptr_empty/rempty_reg/QN     
     62     352    60      3 63.3  INVX8_LVT    rptr_empty/fplcgopbuf_st13/Y 
     46     398    54      5  4.4  INVX0_LVT    rptr_empty/fplcgopbuf_st12/Y 
    111     509    65      8 13.2  AND3X1_LVT   rptr_empty/g3655__3742/Y     
     44     553    40      1  0.9  INVX0_LVT    rptr_empty/g3649/Y           
    102     655    45      1  1.2  AO221X1_LVT  rptr_empty/g3640__7482/Y     
    110     764    40      3  2.8  AOI221X1_LVT rptr_empty/g3626__3680/Y     
     42     806    38      3  2.7  INVX1_LVT    rptr_empty/g3623/Y           
      1     807     -      3    -  DFFARX1_LVT  rptr_empty/rbin_reg_5_/D     
#----------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.



Path 124: MET (374 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      60                  
       Uncertainty:-      70                  
     Required Time:=    1150                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     650                  
             Slack:=     374                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   winc                     
    452     577   183     19  117.8  I1025_NS    io_b_winc/DOUT           
     62     640    47      1   18.7  AND2X1_LVT  wptr_full/g13/Y          
    135     775    55      3    4.4  HADDX1_LVT  wptr_full/g3670__6131/SO 
      1     776     -      3      -  DFFARX1_LVT wptr_full/wbin_reg_2_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (380 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     673                  
             Slack:=     380                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
    105     682    46      2    9.8  NAND3X1_LVT rptr_empty/g76/Y         
    116     798    43      2    2.3  XNOR2X2_LVT rptr_empty/g3621__5526/Y 
      1     799     -      2      -  DFFARX1_LVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (398 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1175                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     652                  
             Slack:=     398                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2597.9  (arrival)   rinc                     
    368     493   162     11   30.8  I1025_NS    io_b_rinc/DOUT           
    137     630    51      1    1.2  AND3X1_LVT  rptr_empty/g3656__5107/Y 
    147     777    57      4    4.5  HADDX1_LVT  rptr_empty/g3684__11/SO  
      0     777     -      4      -  DFFARX1_LVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 127: MET (402 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     649                  
             Slack:=     402                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     16     593    76      4    3.8  INVX2_LVT   rptr_empty/g3671/Y       
    128     721    70      3    2.7  OA221X1_LVT rptr_empty/g3625__6783/Y 
     54     774    49      3    2.4  INVX1_LVT   rptr_empty/g3622/Y       
      0     775     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (409 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      63                  
       Uncertainty:-      70                  
     Required Time:=    1187                  
      Launch Clock:-     100                  
         Data Path:-     679                  
             Slack:=     409                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   rptr_empty/rempty_reg/CLK    
    232     332    96      1  5.4  DFFASX2_LVT rptr_empty/rempty_reg/QN     
     40     371    62      3 63.4  INVX8_LVT   rptr_empty/fplcgopbuf_st13/Y 
     71     442    65      5  4.6  INVX0_LVT   rptr_empty/fplcgopbuf_st12/Y 
    102     544    72      8 13.2  AND3X1_LVT  rptr_empty/g3655__3742/Y     
     62     606    31      1  0.8  AND2X1_LVT  rptr_empty/g3644__9315/Y     
     39     645    77      1  0.9  NAND3X0_LVT rptr_empty/g3638__1881/Y     
    133     778    60      4  8.0  AO21X1_LVT  rptr_empty/g77/Y             
      0     779     -      4    -  DFFARX1_LVT rptr_empty/rbin_reg_7_/D     
#---------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.



Path 129: MET (425 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     643                  
             Slack:=     425                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                      
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT            
     67     645    51      2    1.8  AND2X1_LVT  rptr_empty/g3661__5526/Y  
    123     768    48      2    2.5  HADDX1_LVT  rptr_empty/g3682__7098/SO 
      0     769     -      2      -  DFFARX1_LVT rptr_empty/rbin_reg_0_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (431 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1195                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     639                  
             Slack:=     431                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2529.7  (arrival)   rinc                     
    452     578   183     11   30.8  I1025_NS    io_b_rinc/DOUT           
     16     593    76      4    3.8  INVX2_LVT   rptr_empty/g3671/Y       
     93     686    38      1    1.0  OA21X1_LVT  rptr_empty/g3632__1705/Y 
     78     764    45      3    5.6  OR2X1_LVT   rptr_empty/g3630__2802/Y 
      1     765     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (608 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     100                  
         Data Path:-     426                  
             Slack:=     608                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    262     362    87      8  9.4  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     24     386    46      2  1.7  INVX1_LVT    fifomem/g283/Y            
     75     460    79      2  5.0  NAND2X0_LVT  fifomem/g279__1705/Y      
     62     522    26      1 10.2  OR2X1_LVT    fifomem/g274__3680/Y      
      4     526     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     419                  
             Slack:=     612                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    262     362    87      8  9.4  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     24     386    46      2  1.7  INVX1_LVT    fifomem/g283/Y            
     75     460    79      2  5.0  NAND2X0_LVT  fifomem/g279__1705/Y      
     18     478    38      1  0.8  INVX1_LVT    fifomem/g277/Y            
     38     517    42      1  3.0  NAND2X0_LVT  fifomem/g273__6783/Y      
      2     519     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (627 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     404                  
             Slack:=     627                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    262     362    87      8  9.4  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     24     386    46      2  1.7  INVX1_LVT    fifomem/g283/Y            
     70     455    31      2  7.4  AND2X1_LVT   fifomem/g275__1617/Y      
     36     492    42      1 23.7  NAND2X0_LVT  fifomem/g267__2398/Y      
     12     504     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (634 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     100                  
         Data Path:-     401                  
             Slack:=     634                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    245     345    70      8  9.2  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     85     430    76      2  5.5  NAND2X0_LVT  fifomem/g276__2802/Y      
     62     492    26      1 18.7  OR2X1_LVT    fifomem/g270__4319/Y      
      9     501     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (634 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     100                  
         Data Path:-     400                  
             Slack:=     634                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    245     345    70      8  9.2  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     87     432    80      2  6.4  NAND2X0_LVT  fifomem/g280__5122/Y      
     62     494    26      1 14.5  OR2X1_LVT    fifomem/g268__5107/Y      
      7     500     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (635 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      78                  
       Uncertainty:-      70                  
     Required Time:=    1132                  
      Launch Clock:-     100                  
         Data Path:-     397                  
             Slack:=     635                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    262     362    87      8  9.4  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     24     386    46      2  1.7  INVX1_LVT    fifomem/g283/Y            
     70     455    31      2  7.4  AND2X1_LVT   fifomem/g275__1617/Y      
     38     493    35      1  9.5  NAND2X0_LVT  fifomem/g272__5526/Y      
      4     497     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (638 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1135                  
      Launch Clock:-     100                  
         Data Path:-     397                  
             Slack:=     638                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    245     345    70      8  9.2  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     85     430    76      2  5.5  NAND2X0_LVT  fifomem/g276__2802/Y      
     62     492    25      1  8.0  OR2X1_LVT    fifomem/g271__8428/Y      
      6     497     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (638 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     393                  
             Slack:=     638                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    245     345    70      8  9.2  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     87     432    80      2  6.4  NAND2X0_LVT  fifomem/g280__5122/Y      
     17     449    38      1  1.5  INVX1_LVT    fifomem/g278/Y            
     39     488    42      1 10.0  NAND2X0_LVT  fifomem/g269__6260/Y      
      4     493     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (656 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     100                  
         Data Path:-     418                  
             Slack:=     656                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    255     355    77      6  6.5  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     24     379    43      2  1.4  INVX1_LVT    fifomem/g300/Y             
     72     451    79      2  6.9  NAND2X0_LVT  fifomem/g296__2883/Y       
     63     514    29      1  5.6  OR2X1_LVT    fifomem/g291__6161/Y       
      4     518     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (656 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      81                  
       Uncertainty:-      70                  
     Required Time:=    1169                  
      Launch Clock:-     100                  
         Data Path:-     413                  
             Slack:=     656                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    255     355    77      6  6.5  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     24     379    43      2  1.4  INVX1_LVT    fifomem/g300/Y             
     72     451    79      2  6.9  NAND2X0_LVT  fifomem/g296__2883/Y       
     19     470    38      1  0.6  INVX1_LVT    fifomem/g294/Y             
     38     509    49      1  6.1  NAND2X0_LVT  fifomem/g290__4733/Y       
      4     513     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (676 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      81                  
       Uncertainty:-      70                  
     Required Time:=    1169                  
      Launch Clock:-     100                  
         Data Path:-     394                  
             Slack:=     676                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    255     355    77      6  6.5  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     24     379    43      2  1.4  INVX1_LVT    fifomem/g300/Y             
     68     446    31      2  8.4  AND2X1_LVT   fifomem/g292__9315/Y       
     38     484    49      1 19.5  NAND2X0_LVT  fifomem/g284__8246/Y       
     10     494     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (684 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      78                  
       Uncertainty:-      70                  
     Required Time:=    1172                  
      Launch Clock:-     100                  
         Data Path:-     388                  
             Slack:=     684                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    255     355    77      6  6.5  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     24     379    43      2  1.4  INVX1_LVT    fifomem/g300/Y             
     68     446    31      2  8.4  AND2X1_LVT   fifomem/g292__9315/Y       
     38     484    38      1  5.9  NAND2X0_LVT  fifomem/g289__7482/Y       
      4     488     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (685 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      81                  
       Uncertainty:-      70                  
     Required Time:=    1169                  
      Launch Clock:-     100                  
         Data Path:-     384                  
             Slack:=     685                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    238     338    61      6  6.2  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     83     421    80      2  6.9  NAND2X0_LVT  fifomem/g297__2346/Y       
     18     439    38      1  2.3  INVX1_LVT    fifomem/g295/Y             
     40     478    49      1 13.0  NAND2X0_LVT  fifomem/g286__6131/Y       
      6     484     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (687 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     100                  
         Data Path:-     386                  
             Slack:=     687                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    238     338    61      6  6.2  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     83     421    80      2  6.9  NAND2X0_LVT  fifomem/g297__2346/Y       
     61     482    29      1 10.5  OR2X1_LVT    fifomem/g285__7098/Y       
      4     486     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (690 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     100                  
         Data Path:-     384                  
             Slack:=     690                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    238     338    61      6  6.2  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     80     418    76      2  5.1  NAND2X0_LVT  fifomem/g293__9945/Y       
     61     480    29      1 10.5  OR2X1_LVT    fifomem/g287__1881/Y       
      4     484     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (690 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1175                  
      Launch Clock:-     100                  
         Data Path:-     385                  
             Slack:=     690                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    238     338    61      6  6.2  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     80     418    76      2  5.1  NAND2X0_LVT  fifomem/g293__9945/Y       
     61     480    25      1 11.2  OR2X1_LVT    fifomem/g288__5115/Y       
      5     485     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    220     320    38      1  1.1  DFFARX1_LVT sync_r2w/wq1_rptr_reg_6_/Q   
      1     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 148: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    220     320    38      1  1.0  DFFARX1_LVT sync_r2w/wq1_rptr_reg_4_/Q   
      1     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 149: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    220     320    38      1  1.0  DFFARX1_LVT sync_r2w/wq1_rptr_reg_10_/Q   
      1     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 150: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    220     320    38      1  1.0  DFFARX1_LVT sync_r2w/wq1_rptr_reg_9_/Q   
      1     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 151: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 152: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 153: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 154: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 155: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 156: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 157: MET (820 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     820                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    220     320    38      1  1.2  DFFARX1_LVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 158: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    220     320    38      1  1.0  DFFARX1_LVT sync_w2r/rq1_wptr_reg_4_/Q   
      1     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 159: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    220     320    38      1  1.0  DFFARX1_LVT sync_w2r/rq1_wptr_reg_6_/Q   
      1     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 160: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    220     320    38      1  1.4  DFFARX1_LVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 161: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    220     320    38      1  1.3  DFFARX1_LVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 162: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 163: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 164: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    220     320    38      1  1.4  DFFARX1_LVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 165: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 166: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    220     320    38      1  0.9  DFFARX1_LVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 167: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    220     320    38      1  0.8  DFFARX1_LVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 168: MET (860 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     860                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    220     320    38      1  0.8  DFFARX1_LVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 169: MET (936 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     243                  
             Slack:=     936                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
     22     343     -     14     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (939 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     240                  
             Slack:=     939                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
     18     340     -     14     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (942 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     942                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
     15     336     -     14     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (946 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     233                  
             Slack:=     946                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
     12     333     -     14     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (946 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     946                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
     11     332     -     14     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (947 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     233                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
     16     333     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (950 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     228                  
             Slack:=     950                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
      7     328     -     14     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (952 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     228                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
     12     328     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (952 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     226                  
             Slack:=     952                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
      5     326     -     14     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (954 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     225                  
             Slack:=     954                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    148     248    50      1   1.4  DFFARX1_LVT  wptr_full/wbin_reg_3_/QN   
     73     321    78     14 113.8  INVX1_LVT    wptr_full/g1914/Y          
      4     325     -     14     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (954 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     954                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
     22     330     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (956 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     956                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
     26     330     -     13     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (956 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     225                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
      8     325     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (956 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
      8     324     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (956 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
      8     324     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (959 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     959                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
     24     327     -     12     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (959 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     221                  
             Slack:=     959                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
      4     321     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (960 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     221                  
             Slack:=     960                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
      4     321     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (960 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     221                  
             Slack:=     960                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    148     248    50      1  1.3  DFFARX1_LVT  wptr_full/wbin_reg_6_/QN   
     69     317    71     13 82.8  INVX1_LVT    wptr_full/g1913/Y          
      4     321     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (960 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     226                  
             Slack:=     960                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
     23     326     -     12     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (960 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=     960                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
     15     361     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (960 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     226                  
             Slack:=     960                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
     21     326     -     13     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (961 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=     961                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
     16     324     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (962 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     225                  
             Slack:=     962                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
     21     325     -     12     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (964 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     964                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
     22     323     -     12     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (964 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=     964                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
     20     362     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (964 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     221                  
             Slack:=     964                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
     17     321     -     13     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (965 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     965                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
     12     320     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (965 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     222                  
             Slack:=     965                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
     18     322     -     12     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (965 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     965                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
     12     320     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (965 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=     965                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
     12     319     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (966 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=     966                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
     10     356     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (966 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     966                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
     16     320     -     12     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (966 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     221                  
             Slack:=     966                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
     20     321     -     12     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (968 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     253                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      7     353     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (969 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     253                  
             Slack:=     969                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      6     353     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (969 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     969                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
      8     315     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (969 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=     969                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      6     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (969 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=     969                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      6     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (969 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     218                  
             Slack:=     969                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
     16     318     -     12     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (970 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=     970                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      6     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (970 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=     970                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    246     346    67     12 67.2  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      6     352     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (970 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     970                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
     13     316     -     12     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (970 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     970                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
     12     316     -     12     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (970 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     970                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
     11     316     -     13     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (970 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=     970                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
     14     356     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (970 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     970                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
     12     316     -     12     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (971 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     971                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
     10     315     -     13     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (971 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     214                  
             Slack:=     971                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
      6     314     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (971 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     971                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
     11     315     -     12     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (972 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    148     248    50      1  1.2  DFFARX1_LVT  wptr_full/wbin_reg_5_/QN   
     60     308    58     12 96.0  INVX1_LVT    wptr_full/g1929/Y          
      4     312     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (973 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     214                  
             Slack:=     973                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
     10     314     -     12     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (974 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=     974                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
     11     352     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (974 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=     974                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
     11     352     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (974 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     252                  
             Slack:=     974                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
     10     352     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (974 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     213                  
             Slack:=     974                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
     12     313     -     12     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (974 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=     974                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
      8     312     -     12     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (975 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=     975                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
      7     311     -     13     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (975 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     251                  
             Slack:=     975                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
     10     351     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (975 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=     975                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
     11     312     -     12     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (976 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     976                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
      6     310     -     13     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (976 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     976                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
      6     310     -     12     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (976 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     976                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
      6     310     -     12     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (977 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     977                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/QN   
     57     304    54     13 108.9  INVX1_LVT    wptr_full/g1911/Y          
      5     309     -     13     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (977 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     977                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
      5     309     -     12     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (978 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=     978                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_1_/QN   
     56     304    53     12 106.1  INVX1_LVT    wptr_full/g1916/Y          
      5     308     -     12     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (978 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=     978                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    148     248    50      1   1.3  DFFARX1_LVT  wptr_full/wbin_reg_4_/QN   
     56     304    53     12 114.3  INVX1_LVT    wptr_full/g1912/Y          
      4     308     -     12     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (978 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
      6     348     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (979 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=     979                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
      7     308     -     12     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (980 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     207                  
             Slack:=     980                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
      6     307     -     12     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (980 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     246                  
             Slack:=     980                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    184     284    82      7  5.4  DFFARX1_LVT  rptr_empty/rbin_reg_4_/QN  
     57     342    54     11 86.9  INVX1_LVT    rptr_empty/g1584/Y         
      4     346     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (981 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     207                  
             Slack:=     981                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   200     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    148     248    50      1   1.2  DFFARX1_LVT  wptr_full/wbin_reg_2_/QN   
     54     301    50     12 113.6  INVX1_LVT    wptr_full/g1910/Y          
      5     307     -     12     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (988 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     988                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
     19     336     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (994 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     994                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
     14     331     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (997 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     997                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
     10     327     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (998 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
     10     327     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (998 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
     10     327     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (998 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
     10     327     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1000 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     225                  
             Slack:=    1000                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
     19     325     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1001 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=    1001                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
     19     324     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1002 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=    1002                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
      6     323     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1004 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     221                  
             Slack:=    1004                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    156     256    57      2  1.9  DFFARX1_LVT  rptr_empty/rbin_reg_5_/QN  
     62     317    58     14 88.5  INVX1_LVT    rptr_empty/g1592/Y         
      4     321     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1006 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=    1006                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
     13     319     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1006 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=    1006                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
     13     319     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1006 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=    1006                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
     14     319     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1006 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=    1006                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
     13     319     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1007 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=    1007                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
     14     319     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1007 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=    1007                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
     13     319     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1010 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=    1010                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
     10     316     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1010 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=    1010                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
     20     320     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1010 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=    1010                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
     10     315     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1011 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=    1011                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
      9     315     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1011 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     214                  
             Slack:=    1011                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
      9     314     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1014 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
      5     311     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1015 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=    1015                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
      6     311     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1016 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1325                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=    1016                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_1_/QN  
     58     306    56     13 88.0  INVX1_LVT    rptr_empty/g1587/Y         
      3     309     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1016 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     214                  
             Slack:=    1016                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
     13     314     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1017 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     213                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
     13     313     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1017 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    148     248    50      1  1.2  DFFARX1_LVT  rptr_empty/rbin_reg_0_/QN  
     58     305    55     13 88.7  INVX1_LVT    rptr_empty/g1588/Y         
      3     309     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1017 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
     12     312     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1019 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1019                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
     20     312     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1019 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=    1019                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
     10     311     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1020 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=    1020                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
      9     310     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1024 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1024                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
      6     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1024 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1024                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
     14     306     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1026 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -80                  
       Uncertainty:-      70                  
     Required Time:=    1330                  
      Launch Clock:-     100                  
         Data Path:-     204                  
             Slack:=    1026                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    153     253    55      2  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_2_/QN  
     47     300    42     11 86.8  INVX1_LVT    rptr_empty/g1581/Y         
      4     304     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1027 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     204                  
             Slack:=    1027                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
     11     304     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1028 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=    1028                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
     11     303     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1028 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1028                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
     10     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1029 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1029                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
     10     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1032 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     198                  
             Slack:=    1032                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
      6     298     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1035 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -81                  
       Uncertainty:-      70                  
     Required Time:=    1331                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=    1035                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    148     248    50      1  1.1  DFFARX1_LVT  rptr_empty/rbin_reg_3_/QN  
     44     292    40     10 87.5  INVX1_LVT    rptr_empty/g1585/Y         
      4     296     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

