--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf ucf.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35835 paths analyzed, 234 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.257ns.
--------------------------------------------------------------------------------

Paths for end point M2/clk (SLICE_X18Y63.CE), 1010 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.507 - 0.511)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CMUX    Tcinc                 0.261   M2/clkq[31]_GND_2_o_add_1_OUT<31>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X40Y67.B2      net (fanout=1)        0.876   M2/clkq[31]_GND_2_o_add_1_OUT<30>
    SLICE_X40Y67.BMUX    Topbb                 0.440   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lut<5>
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X18Y63.CE      net (fanout=33)       1.459   M2/Mcompar_n0001_cy<5>
    SLICE_X18Y63.CLK     Tceck                 0.291   M2/clk
                                                       M2/clk
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (2.116ns logic, 3.102ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.189ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.507 - 0.511)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CMUX    Tcinc                 0.261   M2/clkq[31]_GND_2_o_add_1_OUT<31>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X40Y67.B2      net (fanout=1)        0.876   M2/clkq[31]_GND_2_o_add_1_OUT<30>
    SLICE_X40Y67.BMUX    Topbb                 0.411   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lutdi5
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X18Y63.CE      net (fanout=33)       1.459   M2/Mcompar_n0001_cy<5>
    SLICE_X18Y63.CLK     Tceck                 0.291   M2/clk
                                                       M2/clk
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (2.087ns logic, 3.102ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.153ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.507 - 0.511)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CMUX    Tcinc                 0.261   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X40Y67.A1      net (fanout=1)        0.854   M2/clkq[31]_GND_2_o_add_1_OUT<26>
    SLICE_X40Y67.BMUX    Topab                 0.476   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lutdi4
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X18Y63.CE      net (fanout=33)       1.459   M2/Mcompar_n0001_cy<5>
    SLICE_X18Y63.CLK     Tceck                 0.291   M2/clk
                                                       M2/clk
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (2.076ns logic, 3.077ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point M2/clkq_2 (SLICE_X37Y63.C1), 1010 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CMUX    Tcinc                 0.261   M2/clkq[31]_GND_2_o_add_1_OUT<31>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X40Y67.B2      net (fanout=1)        0.876   M2/clkq[31]_GND_2_o_add_1_OUT<30>
    SLICE_X40Y67.BMUX    Topbb                 0.440   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lut<5>
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.C1      net (fanout=33)       1.169   M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.CLK     Tas                   0.322   M2/clkq<3>
                                                       M2/clkq_2_rstpot
                                                       M2/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (2.147ns logic, 2.812ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.930ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CMUX    Tcinc                 0.261   M2/clkq[31]_GND_2_o_add_1_OUT<31>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X40Y67.B2      net (fanout=1)        0.876   M2/clkq[31]_GND_2_o_add_1_OUT<30>
    SLICE_X40Y67.BMUX    Topbb                 0.411   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lutdi5
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.C1      net (fanout=33)       1.169   M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.CLK     Tas                   0.322   M2/clkq<3>
                                                       M2/clkq_2_rstpot
                                                       M2/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      4.930ns (2.118ns logic, 2.812ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CMUX    Tcinc                 0.261   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X40Y67.A1      net (fanout=1)        0.854   M2/clkq[31]_GND_2_o_add_1_OUT<26>
    SLICE_X40Y67.BMUX    Topab                 0.476   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lutdi4
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.C1      net (fanout=33)       1.169   M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.CLK     Tas                   0.322   M2/clkq<3>
                                                       M2/clkq_2_rstpot
                                                       M2/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (2.107ns logic, 2.787ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point M2/clkq_1 (SLICE_X37Y63.B3), 1010 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clkq_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clkq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CMUX    Tcinc                 0.261   M2/clkq[31]_GND_2_o_add_1_OUT<31>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X40Y67.B2      net (fanout=1)        0.876   M2/clkq[31]_GND_2_o_add_1_OUT<30>
    SLICE_X40Y67.BMUX    Topbb                 0.440   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lut<5>
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.B3      net (fanout=33)       1.049   M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.CLK     Tas                   0.322   M2/clkq<3>
                                                       M2/clkq_1_rstpot
                                                       M2/clkq_1
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (2.147ns logic, 2.692ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clkq_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clkq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y70.CMUX    Tcinc                 0.261   M2/clkq[31]_GND_2_o_add_1_OUT<31>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X40Y67.B2      net (fanout=1)        0.876   M2/clkq[31]_GND_2_o_add_1_OUT<30>
    SLICE_X40Y67.BMUX    Topbb                 0.411   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lutdi5
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.B3      net (fanout=33)       1.049   M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.CLK     Tas                   0.322   M2/clkq<3>
                                                       M2/clkq_1_rstpot
                                                       M2/clkq_1
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (2.118ns logic, 2.692ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/clkq_2 (FF)
  Destination:          M2/clkq_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/clkq_2 to M2/clkq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.CQ      Tcko                  0.391   M2/clkq<3>
                                                       M2/clkq_2
    SLICE_X38Y63.C2      net (fanout=2)        0.641   M2/clkq<2>
    SLICE_X38Y63.COUT    Topcyc                0.277   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M2/clkq<2>_rt.1
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.CIN     net (fanout=1)        0.108   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y64.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y65.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y66.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y67.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y68.COUT    Tbyp                  0.076   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y69.CMUX    Tcinc                 0.261   M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M2/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X40Y67.A1      net (fanout=1)        0.854   M2/clkq[31]_GND_2_o_add_1_OUT<26>
    SLICE_X40Y67.BMUX    Topab                 0.476   M2/Mcompar_n0001_cy<5>
                                                       M2/Mcompar_n0001_lutdi4
                                                       M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.B3      net (fanout=33)       1.049   M2/Mcompar_n0001_cy<5>
    SLICE_X37Y63.CLK     Tas                   0.322   M2/clkq<3>
                                                       M2/clkq_1_rstpot
                                                       M2/clkq_1
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (2.107ns logic, 2.667ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M6/binary_0 (SLICE_X39Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M6/binary_0 (FF)
  Destination:          M6/binary_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M6/binary_0 to M6/binary_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y71.AQ      Tcko                  0.198   M6/binary<3>
                                                       M6/binary_0
    SLICE_X39Y71.A6      net (fanout=3)        0.031   M6/binary<0>
    SLICE_X39Y71.CLK     Tah         (-Th)    -0.215   M6/binary<3>
                                                       M6/binary_0_dpot
                                                       M6/binary_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point M6/binary_7 (SLICE_X39Y72.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M6/binary_7 (FF)
  Destination:          M6/binary_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M6/binary_7 to M6/binary_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.DQ      Tcko                  0.198   M6/binary<7>
                                                       M6/binary_7
    SLICE_X39Y72.D6      net (fanout=10)       0.042   M6/binary<7>
    SLICE_X39Y72.CLK     Tah         (-Th)    -0.215   M6/binary<7>
                                                       M6/binary_7_dpot
                                                       M6/binary_7
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point M2/clk (SLICE_X18Y63.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/clk (FF)
  Destination:          M2/clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/clk to M2/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.DQ      Tcko                  0.234   M2/clk
                                                       M2/clk
    SLICE_X18Y63.D6      net (fanout=7)        0.034   M2/clk
    SLICE_X18Y63.CLK     Tah         (-Th)    -0.197   M2/clk
                                                       M2/clk_INV_1_o1_INV_0
                                                       M2/clk
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.431ns logic, 0.034ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: M2/clk/CLK
  Logical resource: M2/clk/CK
  Location pin: SLICE_X18Y63.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: M6/counter<3>/CLK
  Logical resource: M6/counter_10/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.257|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35835 paths, 0 nets, and 393 connections

Design statistics:
   Minimum period:   5.257ns{1}   (Maximum frequency: 190.223MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 22 22:58:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



