;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP -0, 0
	CMP #3, -0
	MOV -1, <-20
	DAT #9, #-482
	DAT #0, #-402
	SUB 30, 501
	SLT 100, 708
	JMZ 10, #2
	DAT #-0, #-482
	SUB @-127, 100
	SUB <0, @322
	JMZ 0, -300
	SLT #270, <1
	SLT #270, <1
	MOV -8, <-23
	JMP @72, #200
	JMP @72, #200
	SLT @-210, @64
	SLT @-210, @64
	SLT 20, @12
	JMN 0, <402
	SLT @-210, @64
	JMN 0, <402
	SLT #270, <1
	CMP 30, 500
	CMP 30, 500
	SPL 0, <402
	ADD 30, 9
	CMP -0, 0
	JMP 0, #2
	ADD 3, 21
	CMP 303, 50
	SLT 20, @12
	SLT -0, 0
	SPL 0, <402
	SUB -300, 10
	SLT 100, 708
	JMP @72, #201
	SPL 0, <402
	SPL -100, -600
	SPL 0, <402
	SPL -100, -600
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
