// Seed: 3038751537
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(posedge id_1) 1)
  else $signed(25);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wor id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_3 = id_1[1] != -1;
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    output uwire id_7,
    output wire id_8,
    input supply0 id_9
    , id_12,
    input wand id_10
);
  parameter id_13 = (-1);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  shortint id_15;
endmodule
