// Seed: 1278466325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_2 = 1;
  uwire id_5 = 1;
  initial @(posedge 1) id_4 = id_3;
  wire id_6;
  wire id_7, id_8, id_9;
  module_2 modCall_1 (id_4);
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  always id_1 <= -1;
  wire id_2 = (id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
endmodule
