<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: ADC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ADC_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab8b546fcab2988d8b08c542825f4487a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#ab8b546fcab2988d8b08c542825f4487a">DAT</a> [18]</td></tr>
<tr class="separator:ab8b546fcab2988d8b08c542825f4487a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca0e968b8f2b61d65a92cee1c1098db"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#aaca0e968b8f2b61d65a92cee1c1098db">CTL</a></td></tr>
<tr class="separator:aaca0e968b8f2b61d65a92cee1c1098db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7f374b50289973891facc509d47ff1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#a8d7f374b50289973891facc509d47ff1">CHEN</a></td></tr>
<tr class="separator:a8d7f374b50289973891facc509d47ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620be0780c22d5f049a4b9ebdd37a902"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#a620be0780c22d5f049a4b9ebdd37a902">CMP0</a></td></tr>
<tr class="separator:a620be0780c22d5f049a4b9ebdd37a902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6684ad7ad4efeb5c203c770e64c4d7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#a4d6684ad7ad4efeb5c203c770e64c4d7">CMP1</a></td></tr>
<tr class="separator:a4d6684ad7ad4efeb5c203c770e64c4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4840f295fb90ed79554ad5ea211aa0d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#ad4840f295fb90ed79554ad5ea211aa0d">STATUS</a></td></tr>
<tr class="separator:ad4840f295fb90ed79554ad5ea211aa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea959a66e888ad685a6b8debd0541826"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#aea959a66e888ad685a6b8debd0541826">PDMA</a></td></tr>
<tr class="separator:aea959a66e888ad685a6b8debd0541826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f64008ee39f2d1101fbb689a97f3d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#a42f64008ee39f2d1101fbb689a97f3d2">PWD</a></td></tr>
<tr class="separator:a42f64008ee39f2d1101fbb689a97f3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9cde096db4db2b01e0aa5c09de98f50"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#aa9cde096db4db2b01e0aa5c09de98f50">CALCTL</a></td></tr>
<tr class="separator:aa9cde096db4db2b01e0aa5c09de98f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c050237a9713e9d1eef1cb93db97cdd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#a2c050237a9713e9d1eef1cb93db97cdd">CALWORD</a></td></tr>
<tr class="separator:a2c050237a9713e9d1eef1cb93db97cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86bd21e2fc948370e3e64b03e3228af"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#aa86bd21e2fc948370e3e64b03e3228af">EXTSMPT0</a></td></tr>
<tr class="separator:aa86bd21e2fc948370e3e64b03e3228af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceb96ffe8ec9540a5a4dc91716e3154"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___t.html#a0ceb96ffe8ec9540a5a4dc91716e3154">EXTSMPT1</a></td></tr>
<tr class="separator:a0ceb96ffe8ec9540a5a4dc91716e3154"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup ADC Analog to Digital Converter(ADC)
Memory Mapped Structure for ADC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l23603">23603</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa9cde096db4db2b01e0aa5c09de98f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9cde096db4db2b01e0aa5c09de98f50">&#9670;&nbsp;</a></span>CALCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CALCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0068] A/D Calibration Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CALCTL
</font><br><p> <font size="2">
Offset: 0x68  A/D Calibration Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CALEN</td><td><div style="word-wrap: break-word;"><b>Calibration Function Enable Bit
</b><br>
Enable this bit to turn on the calibration function block.
<br>
0 = Bypass calibration functional block.
<br>
1 = Enabled calibration functional block.
<br>
</div></td></tr><tr><td>
[1]</td><td>CALSTART</td><td><div style="word-wrap: break-word;"><b>Calibration Functional Block Start
</b><br>
0 = Stops calibration functional block.
<br>
1 = Starts calibration functional block.
<br>
Note: This bit is set by software and cleared by hardware; don't write 1 to this bit while CALEN (ADC_CALCTL[0]) = 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>CALDONE</td><td><div style="word-wrap: break-word;"><b>Calibrate Functional Block Done
</b><br>
0 = Not yet.
<br>
1 = Selected calibration functional block complete.
<br>
Note: This bit is set by hardware and auto cleared by hardware, This bit can also be cleared by software writing 1.
<br>
</div></td></tr><tr><td>
[3]</td><td>CALSEL</td><td><div style="word-wrap: break-word;"><b>Calibration Functional Block Selection
</b><br>
0 = Load calibration functional block.
<br>
1 = Calibration functional block.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24398">24398</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a2c050237a9713e9d1eef1cb93db97cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c050237a9713e9d1eef1cb93db97cdd">&#9670;&nbsp;</a></span>CALWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CALWORD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x006c] A/D Calibration Load word Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CALWORD
</font><br><p> <font size="2">
Offset: 0x6C  A/D Calibration Load word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>CALWORD</td><td><div style="word-wrap: break-word;"><b>Calibration Word Bits
</b><br>
Write to this register with the previous calibration word before load calibration action, read this register after calibration done.
<br>
Note: The calibration block contains two parts CALIBRATION and LOAD CALIBRATION; if the calibration block configure as CALIBRATION; then this register represent the result of calibration when calibration is completed; if configure as LOAD CALIBRATION ; configure this register before loading calibration action, after loading calibration complete, the loaded calibration word will apply to the ADC; while in loading calibration function the loaded value will not be equal to the original CALWORD until calibration is done.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24399">24399</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a8d7f374b50289973891facc509d47ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7f374b50289973891facc509d47ff1">&#9670;&nbsp;</a></span>CHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CHEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x004c] A/D Channel Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CHEN
</font><br><p> <font size="2">
Offset: 0x4C  A/D Channel Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CHEN0</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 0 Enable Bit (Convert Input Voltage From PA.0 )
</b><br>
0 = Channel 0 Disabled.
<br>
1 = Channel 0 Enabled.
<br>
Note: If software enables more than one channel, the channel with the smallest number will be selected and the other enabled channels will be ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>CHEN1</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 1 Enable Bit (Convert Input Voltage From PA.1 )
</b><br>
0 = Channel 1 Disabled.
<br>
1 = Channel 1 Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>CHEN2</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 2 Enable Bit (Convert Input Voltage From PA.2 )
</b><br>
0 = Channel 2 Disabled.
<br>
1 = Channel 2 Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>CHEN3</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 3 Enable Bit (Convert Input Voltage From PA.3 )
</b><br>
0 = Channel 3 Disabled.
<br>
1 = Channel 3 Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>CHEN4</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 4 Enable Bit (Convert Input Voltage From PA.4 )
</b><br>
0 = Channel 4 Disabled.
<br>
1 = Channel 4 Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>CHEN5</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 5 Enable Bit (Convert Input Voltage From PA.5 )
</b><br>
0 = Channel 5 Disabled.
<br>
1 = Channel 5 Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>CHEN6</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 6 Enable Bit (Convert Input Voltage From PA.6 )
</b><br>
0 = Channel 6 Disabled.
<br>
1 = Channel 6 Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>CHEN7</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 7 Enable Bit (Convert Input Voltage From PA.7 )
</b><br>
0 = Channel 7 Disabled.
<br>
1 = Channel 7 Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>CHEN12</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 12 Enable Bit (Convert VBG)
</b><br>
0 = Channel 12 Disabled.
<br>
1 = Channel 12 Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>CHEN13</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 13 Enable Bit (Convert VBAT)
</b><br>
0 = Channel 13 Disabled.
<br>
1 = Channel 13 Enabled.
<br>
</div></td></tr><tr><td>
[14]</td><td>CHEN14</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 14 Enable Bit (Convert VTEMP)
</b><br>
0 = Channel 14 Disabled.
<br>
1 = Channel 14 Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>CHEN15</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 15 Enable Bit (Convert Int_VREF)
</b><br>
0 = Channel 15 Disabled.
<br>
1 = Channel 15 Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>CHEN16</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 16 Enable Bit (Convert AVDD)
</b><br>
0 = Channel 16 Disabled.
<br>
1 = Channel 16 Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>CHEN17</td><td><div style="word-wrap: break-word;"><b>Analog Input Channel 17 Enable Bit (Convert AVSS)
</b><br>
0 = Channel 17 Disabled.
<br>
1 = Channel 17 Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24389">24389</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a620be0780c22d5f049a4b9ebdd37a902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620be0780c22d5f049a4b9ebdd37a902">&#9670;&nbsp;</a></span>CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CMP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0050] A/D Compare Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMP0
</font><br><p> <font size="2">
Offset: 0x50  A/D Compare Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ADCMPEN</td><td><div style="word-wrap: break-word;"><b>A/D Compare Enable Bit
</b><br>
Set 1 to this bit to enable comparing CMPDAT (ADC_CMPx[27:16]) with specified channel conversion results when converted data is loaded into the ADC_DATx register.
<br>
0 = Compare function Disabled.
<br>
1 = Compare function Enabled.
<br>
Note: When this bit is set to 1 and CMPMCNT (ADC_CMPx[11:8]) is 0, the ADCMPFx (ADC_STATUS[2:1]) will be set once the match is hit.
<br>
</div></td></tr><tr><td>
[1]</td><td>ADCMPIE</td><td><div style="word-wrap: break-word;"><b>A/D Compare Interrupt Enable Bit
</b><br>
If the compare function is enabled and the compare condition matches the setting of CMPCOND (ADC_CMPx[2]) and CMPMCNT (ADC_CMPx[11:8]), ADCMPFx (ADC_STATUS[2:1]) bit will be asserted, in the meanwhile, if ADCMPIE(ADC_CMPx[1]) is set to 1, a compare interrupt request will generate.
<br>
0 = Compare function interrupt Disabled.
<br>
1 = Compare function interrupt Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>CMPCOND</td><td><div style="word-wrap: break-word;"><b>Compare Condition
</b><br>
0 = Set the compare condition as that when a A/D conversion result is less than the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.
<br>
1 = Set the compare condition as that when a A/D conversion result is more than or equal to the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.
<br>
Note: When the internal counter reaches the value to (CMPMATCNT +1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.
<br>
</div></td></tr><tr><td>
[7:3]</td><td>CMPCH</td><td><div style="word-wrap: break-word;"><b>Compare Channel Selection
</b><br>
Set this field to select which channel's result to be compared.
<br>
Note: Valid setting of this field is channel 0~17, but channel 8~12 are reserved.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>CMPMCNT</td><td><div style="word-wrap: break-word;"><b>Compare Match Count
</b><br>
When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND (ADC_CMPx[2]), the internal match counter will increase 1.
<br>
Note: When the internal counter reaches the value to (CMPMCNT+1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.
<br>
</div></td></tr><tr><td>
[27:16]</td><td>CMPDAT</td><td><div style="word-wrap: break-word;"><b>Comparison Data
</b><br>
The 12 bits data is used to compare with conversion result of specified channel
<br>
Software can use it to monitor the external analog input pin voltage variation in scan mode without imposing a load on software.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24390">24390</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a4d6684ad7ad4efeb5c203c770e64c4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6684ad7ad4efeb5c203c770e64c4d7">&#9670;&nbsp;</a></span>CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CMP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0054] A/D Compare Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMP1
</font><br><p> <font size="2">
Offset: 0x54  A/D Compare Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ADCMPEN</td><td><div style="word-wrap: break-word;"><b>A/D Compare Enable Bit
</b><br>
Set 1 to this bit to enable comparing CMPDAT (ADC_CMPx[27:16]) with specified channel conversion results when converted data is loaded into the ADC_DATx register.
<br>
0 = Compare function Disabled.
<br>
1 = Compare function Enabled.
<br>
Note: When this bit is set to 1 and CMPMCNT (ADC_CMPx[11:8]) is 0, the ADCMPFx (ADC_STATUS[2:1]) will be set once the match is hit.
<br>
</div></td></tr><tr><td>
[1]</td><td>ADCMPIE</td><td><div style="word-wrap: break-word;"><b>A/D Compare Interrupt Enable Bit
</b><br>
If the compare function is enabled and the compare condition matches the setting of CMPCOND (ADC_CMPx[2]) and CMPMCNT (ADC_CMPx[11:8]), ADCMPFx (ADC_STATUS[2:1]) bit will be asserted, in the meanwhile, if ADCMPIE(ADC_CMPx[1]) is set to 1, a compare interrupt request will generate.
<br>
0 = Compare function interrupt Disabled.
<br>
1 = Compare function interrupt Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>CMPCOND</td><td><div style="word-wrap: break-word;"><b>Compare Condition
</b><br>
0 = Set the compare condition as that when a A/D conversion result is less than the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.
<br>
1 = Set the compare condition as that when a A/D conversion result is more than or equal to the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.
<br>
Note: When the internal counter reaches the value to (CMPMATCNT +1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.
<br>
</div></td></tr><tr><td>
[7:3]</td><td>CMPCH</td><td><div style="word-wrap: break-word;"><b>Compare Channel Selection
</b><br>
Set this field to select which channel's result to be compared.
<br>
Note: Valid setting of this field is channel 0~17, but channel 8~12 are reserved.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>CMPMCNT</td><td><div style="word-wrap: break-word;"><b>Compare Match Count
</b><br>
When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND (ADC_CMPx[2]), the internal match counter will increase 1.
<br>
Note: When the internal counter reaches the value to (CMPMCNT+1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.
<br>
</div></td></tr><tr><td>
[27:16]</td><td>CMPDAT</td><td><div style="word-wrap: break-word;"><b>Comparison Data
</b><br>
The 12 bits data is used to compare with conversion result of specified channel
<br>
Software can use it to monitor the external analog input pin voltage variation in scan mode without imposing a load on software.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24391">24391</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aaca0e968b8f2b61d65a92cee1c1098db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca0e968b8f2b61d65a92cee1c1098db">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0048] A/D Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x48  A/D Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ADCEN</td><td><div style="word-wrap: break-word;"><b>A/D Converter Enable Bit
</b><br>
0 = A/D Converter Disabled.
<br>
1 = A/D Converter Enabled.
<br>
Note: Before starting A/D conversion function, this bit should be set to 1
<br>
Clear it to 0 to disable A/D converter analog circuit to save power consumption.
<br>
</div></td></tr><tr><td>
[1]</td><td>ADCIEN</td><td><div style="word-wrap: break-word;"><b>A/D Interrupt Enable Bit
</b><br>
A/D conversion end interrupt request is generated if ADCIEN (ADC_CTL[1]) bit is set to 1.
<br>
0 = A/D interrupt function Disabled.
<br>
1 = A/D interrupt function Enabled.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>ADMD</td><td><div style="word-wrap: break-word;"><b>A/D Converter Operation Mode
</b><br>
00 = Single conversion.
<br>
01 = Reserved.
<br>
10 = Single-cycle scan.
<br>
11 = Continuous scan.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>HWTRGSEL</td><td><div style="word-wrap: break-word;"><b>Hardware Trigger Source Select Bit
</b><br>
In hardware trigger mode, ADC starts to convert by the external trigger from STADC pin or PWM trigger.
<br>
00= A/D conversion is started by external STADC pin.
<br>
01= Reserved.
<br>
10= Reserved.
<br>
11= A/D conversion is started by PWM0 trigger.
<br>
Note: Software should disable HWTRGEN (ADC_CTL[8]) and clear SWTRG (ADC_CTL[11]) before change HWTRGSEL (ADC_CTL[5:4]).
<br>
</div></td></tr><tr><td>
[7:6]</td><td>HWTRGCOND</td><td><div style="word-wrap: break-word;"><b>Hardware External Trigger Condition
</b><br>
These two bits decide external pin STADC trigger event is level or edge
<br>
The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state.
<br>
00 = Low level.
<br>
01 = High level.
<br>
10 = Falling edge.
<br>
11 = Rising edge.
<br>
</div></td></tr><tr><td>
[8]</td><td>HWTRGEN</td><td><div style="word-wrap: break-word;"><b>Hardware External Trigger Enable Bit
</b><br>
Enable or disable triggering of A/D conversion by external STADC pin
<br>
If external trigger is enabled, ADC starts to convert by the selected hardware trigger source.
<br>
0= External trigger Disabled.
<br>
1= External trigger Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>PTEN</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Enable Bit
</b><br>
When A/D conversion is completed, the converted data is loaded into ADC_DATx, software can enable this bit to generate a PDMA data transfer request.
<br>
0 = PDMA data transfer Disabled.
<br>
1 = PDMA data transfer in ADC_DATx Enabled.
<br>
Note: When PDMA transfer enable, software must set ADCIEN (ADC_CTL[1]) = 0 to disable interrupt
<br>
PDMA can access ADC_DATx registers by block or single transfer mode.
<br>
</div></td></tr><tr><td>
[10]</td><td>DIFF</td><td><div style="word-wrap: break-word;"><b>Differential Mode Selection
</b><br>
0 = ADC is operated in single-ended mode.
<br>
1 = ADC is operated in differential mode.
<br>
Note: Calibration should calibrated each time when switching between single-ended and differential mode.
<br>
</div></td></tr><tr><td>
[11]</td><td>SWTRG</td><td><div style="word-wrap: break-word;"><b>Software Trigger A/D Conversion Start
</b><br>
0 = Conversion stopped and A/D converter enter idle state.
<br>
1 = Conversion starts.
<br>
ADC can be start to convert from three sources: software write, external pin STADC and PWM trigger
<br>
SWTRG (ADC_CTL[11]) is cleared to 0 by hardware automatically at the end of single mode and single-cycle scan mode on specified channels
<br>
In continuous scan mode, A/D conversion is continuously performed sequentially unless software writes 0 to this bit or chip reset.
<br>
Note: After ADC conversion is done, SW needs to wait at least one ADC clock before to set this bit high again.
<br>
</div></td></tr><tr><td>
[13:12]</td><td>TMSEL</td><td><div style="word-wrap: break-word;"><b>Select A/D Enable Time-out Source
</b><br>
Selects one of four timer events source to trigger ADC starts to convert.
<br>
00 = TMR0.
<br>
01 = TMR1.
<br>
10 = TMR2.
<br>
11 = TMR3.
<br>
</div></td></tr><tr><td>
[15]</td><td>TMTRGMOD</td><td><div style="word-wrap: break-word;"><b>Timer Event Trigger ADC Conversion Mode
</b><br>
0 = Timer event trigger ADC conversion disabled.
<br>
1 = ADC can be start to conversion by timer out event.
<br>
Note1: setting TMSEL (ADC_CTL[13:12]) to select timer event from timer0~3.
<br>
Note2: If timer event is used as ADC trigger source, ADCEN (ADC_CTL[0]) needs to be disabled.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>REFSEL</td><td><div style="word-wrap: break-word;"><b>Reference Voltage Source Selection
</b><br>
00 = Select as reference voltage.
<br>
01 = Select as reference voltage.
<br>
10 = Select as reference voltage.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>RESSEL</td><td><div style="word-wrap: break-word;"><b>Resolution Selection
</b><br>
00 = 6-bit. ADC result will put at RESULT (ADC_DATx[5:0]).
<br>
01 = 8-bit. ADC result will put at RESULT (ADC_DATx[7:0]).
<br>
10 = 10-bit. ADC result will put at RESULT (ADC_DATx[9:0]).
<br>
11 = 12-bit. ADC result will put at RESULT (ADC_DATx[11:0]).
<br>
</div></td></tr><tr><td>
[31:24]</td><td>TMPDMACNT</td><td><div style="word-wrap: break-word;"><b>Timer Event PDMA Count
</b><br>
When each timer event occur PDMA will transfer TMPDMACNT +1 ADC result in the amount of this register setting.
<br>
Note: The total amount of PDMA transferring data should be set in PDMA byte count register
<br>
When PDMA finish is set, ADC will not be enabled and will start transfer even though the timer event occurred.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24388">24388</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab8b546fcab2988d8b08c542825f4487a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b546fcab2988d8b08c542825f4487a">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] A/D Data Register 0 ~ 17</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DAT
</font><br><p> <font size="2">
Offset: 0x00  A/D Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>RESULT</td><td><div style="word-wrap: break-word;"><b>A/D Conversion Result
</b><br>
This field contains conversion result of ADC.
<br>
</div></td></tr><tr><td>
[16]</td><td>VALID</td><td><div style="word-wrap: break-word;"><b>Valid Flag
</b><br>
This bit is set to 1 when ADC conversion is completed and cleared by hardware after the ADC_DATx register is read.
<br>
0 = Data in RESULT (ADC_DAT[11:0]) bits is not valid.
<br>
1 = Data in RESULT (ADC_DAT[11:0]) bits is valid.
<br>
</div></td></tr><tr><td>
[17]</td><td>OV</td><td><div style="word-wrap: break-word;"><b>over Run Flag
</b><br>
If converted data in RESULT (ADC_DAT[11:0]) has not been read before the new conversion result is loaded to this register, OV is set to 1
<br>
It is cleared by hardware after the ADC_DATx register is read.
<br>
0 = Data in RESULT (ADC_DAT[11:0]) is recent conversion result.
<br>
1 = Data in RESULT (ADC_DAT[11:0]) overwrote.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24387">24387</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aa86bd21e2fc948370e3e64b03e3228af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86bd21e2fc948370e3e64b03e3228af">&#9670;&nbsp;</a></span>EXTSMPT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::EXTSMPT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0070] A/D Sampling Time Counter Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EXTSMPT0
</font><br><p> <font size="2">
Offset: 0x70  A/D Sampling Time Counter Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>EXTSMPT_CH0</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 0
</b><br>
If the ADC input is unstable, user can set this register to increase the sampling time to get a stable ADC input signal
<br>
The default sampling time is 1 ADC clocks
<br>
The additional clock number will be inserted to lengthen the sampling clock.
<br>
0 = Number of additional clock cycles is 0.
<br>
1 = Number of additional clock cycles is 1.
<br>
2 = Number of additional clock cycles is 2.
<br>
3 = Number of additional clock cycles is 4.
<br>
4 = Number of additional clock cycles is 8.
<br>
5 = Number of additional clock cycles is 16.
<br>
6 = Number of additional clock cycles is 32.
<br>
7 = Number of additional clock cycles is 64.
<br>
8 = Number of additional clock cycles is 128.
<br>
9 = Number of additional clock cycles is 256.
<br>
10 = Number of additional clock cycles is 512.
<br>
11 = Number of additional clock cycles is 1024.
<br>
12 = Number of additional clock cycles is 1024.
<br>
13 = Number of additional clock cycles is 1024.
<br>
14 = Number of additional clock cycles is 1024.
<br>
15 = Number of additional clock cycles is 1024.
<br>
</div></td></tr><tr><td>
[7:4]</td><td>EXTSMPT_CH1</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 1
</b><br>
The same as channel 0 description.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>EXTSMPT_CH2</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 2
</b><br>
The same as channel 0 description.
<br>
</div></td></tr><tr><td>
[15:12]</td><td>EXTSMPT_CH3</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 3
</b><br>
The same as channel 0 description.
<br>
</div></td></tr><tr><td>
[19:16]</td><td>EXTSMPT_CH4</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 4
</b><br>
The same as channel 0 description.
<br>
</div></td></tr><tr><td>
[23:20]</td><td>EXTSMPT_CH5</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 5
</b><br>
The same as channel 0 description.
<br>
</div></td></tr><tr><td>
[27:24]</td><td>EXTSMPT_CH6</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 6
</b><br>
The same as channel 0 description.
<br>
</div></td></tr><tr><td>
[31:28]</td><td>EXTSMPT_CH7</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Channel 7
</b><br>
The same as channel 0 description.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24400">24400</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a0ceb96ffe8ec9540a5a4dc91716e3154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ceb96ffe8ec9540a5a4dc91716e3154">&#9670;&nbsp;</a></span>EXTSMPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::EXTSMPT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0074] A/D Sampling Time Counter Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EXTSMPT1
</font><br><p> <font size="2">
Offset: 0x74  A/D Sampling Time Counter Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[19:16]</td><td>EXTSMPT_INTCH</td><td><div style="word-wrap: break-word;"><b>Additional ADC Sample Clock for Internal Channel (VTEMP, AVDD, AVSS, Int_VREF, VBAT, VBG)
</b><br>
The same as channel 0 description.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24401">24401</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aea959a66e888ad685a6b8debd0541826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea959a66e888ad685a6b8debd0541826">&#9670;&nbsp;</a></span>PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::PDMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0060] A/D PDMA Current Transfer Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDMA
</font><br><p> <font size="2">
Offset: 0x60  A/D PDMA Current Transfer Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>AD_PDMA</td><td><div style="word-wrap: break-word;"><b>ADC PDMA Current Transfer Data (Read Only)
</b><br>
During PDMA transfer, reading these bits can monitor the current PDMA transfer data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24396">24396</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a42f64008ee39f2d1101fbb689a97f3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f64008ee39f2d1101fbb689a97f3d2">&#9670;&nbsp;</a></span>PWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::PWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0064] A/D Power Management Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PWD
</font><br><p> <font size="2">
Offset: 0x64  A/D Power Management Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PWUPRDY</td><td><div style="word-wrap: break-word;"><b>ADC Power-up Sequence Completed and Ready for Conversion
</b><br>
0 = ADC is not ready for conversion, it may be in power saving state or in the progress of power up.
<br>
1 = ADC is ready for conversion.
<br>
</div></td></tr><tr><td>
[1]</td><td>PWDCALEN</td><td><div style="word-wrap: break-word;"><b>Power Up Calibration Function Enable Bit
</b><br>
0 = Power up without calibration.
<br>
1 = Power up with calibration.
<br>
Note: This bit works together with CALSEL (ADC_CALCTL[3]), see the following
<br>
{PWDCALEN,CALFBSEL} Description:
<br>
PWDCALEN is 0 and CALFBSEL is 0: No need to calibrate.
<br>
PWDCALEN is 0 and CALFBSEL is 1: No need to calibrate.
<br>
PWDCALEN is 1 and CALFBSEL is 0: Load calibration word when power up.
<br>
PWDCALEN is 1 and CALFBSEL is 1: Calibrate when power up.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>PWDMOD</td><td><div style="word-wrap: break-word;"><b>ADC Power Saving Mode
</b><br>
Set this bit fields to select ADC power saving mode.
<br>
00 = Reserved.
<br>
01 = ADC Power-down mode.
<br>
10 = ADC Standby mode.
<br>
11 = Reserved.
<br>
Note1: Different power saving mode has different power down/up sequence
<br>
To avoid ADC powering up with wrong sequence, user must keep PWMOD (ADC_PWD[3:2]) consistent each time in power down and power up.
<br>
Note2: While the ADC is powered up from power saving mode (set to 00b/01b/11b) without calibration, the PWDCALEN(ADC_PWD[1]) is set to 0, and the calibration value will be reset.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24397">24397</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ad4840f295fb90ed79554ad5ea211aa0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4840f295fb90ed79554ad5ea211aa0d">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0058] A/D Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x58  A/D Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ADIF</td><td><div style="word-wrap: break-word;"><b>A/D Conversion End Flag
</b><br>
A status flag that indicates the end of A/D conversion, ADIF (ADC_STATUS[0]) is set to 1 at these two conditions:
<br>
When A/D conversion ends in single mode
<br>
When A/D conversion ends on all specified channels in scan mode.
<br>
Note: This bit can be cleared to 0 by software writing 1.
<br>
</div></td></tr><tr><td>
[1]</td><td>ADCMPF0</td><td><div style="word-wrap: break-word;"><b>A/D Compare Flag 0
</b><br>
When the selected channel A/D conversion result meets the setting condition in ADC_CMP0, this bit is set to 1.
<br>
0 = Conversion result in ADC_DATx does not meet the CMPDAT (ADC_CMP0[27:16]) setting.
<br>
1 = Conversion result in ADC_DATx meets the CMPDAT (ADC_CMP0[27:16]) setting.
<br>
This flag can be cleared by writing 1 to it.
<br>
Note: This flag can be cleared by software writing 1 to it, when this flag is set, the matching counter will be reset to 0,and continue to count when user writes 1 to clear ADCMPF0 (ADC_STATUS[1]).
<br>
</div></td></tr><tr><td>
[2]</td><td>ADCMPF1</td><td><div style="word-wrap: break-word;"><b>A/D Compare Flag 1
</b><br>
When the selected channel A/D conversion result meets the setting condition in ADC_CMP1, this bit is set to 1.
<br>
0 = Conversion result in ADC_DATx does not meet the CMPDAT (ADC_CMP1[27:16]) setting.
<br>
1 = Conversion result in ADC_DATx meets the CMPDAT (ADC_CMP1[27:16]) setting.
<br>
Note: This flag can be cleared by software writing 1 to it, when this flag is set, the matching counter will be reset to 0,and continue to count when user writes 1 to clear ADCMPF1 (ADC_STATUS[2]).
<br>
</div></td></tr><tr><td>
[3]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>BUSY/IDLE (Read Only)
</b><br>
0 = A/D converter is in idle state.
<br>
1 = A/D converter is busy at conversion.
<br>
Note: This bit is mirror of SWTRG (ADC_CTL [11]) bit.
<br>
</div></td></tr><tr><td>
[8:4]</td><td>CHANNEL</td><td><div style="word-wrap: break-word;"><b>Current Conversion Channel (Read Only)
</b><br>
This filed reflects the current conversion channel when BUSY (ADC_STATUS[3]) = 1
<br>
When BUSY (ADC_STATUS[3]) = 0, it shows the number of the next converted channel.
<br>
</div></td></tr><tr><td>
[16]</td><td>INITRDY</td><td><div style="word-wrap: break-word;"><b>ADC Initial Ready by Power-up Sequence Completed
</b><br>
0 = ADC not powered up after system reset.
<br>
1 = ADC has been powered up since the last system reset.
<br>
Note: This bit will be set after system reset occurred and automatically cleared by power-up event.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l24392">24392</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:37 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
