<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -e 3 -s 10
-n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf
-ucf TOP_LEVEL.ucf

</twCmdLine><twDesign>TOP_LEVEL.ncd</twDesign><twDesignPath>TOP_LEVEL.ncd</twDesignPath><twPCF>TOP_LEVEL.pcf</twPCF><twPcfPath>TOP_LEVEL.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff668"><twDevName>xc4vlx25</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_GEL_RXCLK = PERIOD &quot;GEL_RXCLK&quot; 8 ns HIGH 50%;" ScopeName="">TS_GEL_RXCLK = PERIOD TIMEGRP &quot;GEL_RXCLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>111574</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11147</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.909</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_GEL_RXCLK = PERIOD TIMEGRP &quot;GEL_RXCLK&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_SECONDARY_CLK = PERIOD &quot;SECONDARY_CLK&quot; 200 ns HIGH 50%;" ScopeName="">TS_SECONDARY_CLK = PERIOD TIMEGRP &quot;SECONDARY_CLK&quot; 200 ns HIGH 50%;</twConstName><twItemCnt>615</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.998</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_SECONDARY_CLK = PERIOD TIMEGRP &quot;SECONDARY_CLK&quot; 200 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_BUSBHS_02DN_05S = PERIOD &quot;BUSBHS_02DN_05S&quot; 5 ns HIGH 50%;" ScopeName="">TS_BUSBHS_02DN_05S = PERIOD TIMEGRP &quot;BUSBHS_02DN_05S&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.600</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: TS_BUSBHS_02DN_05S = PERIOD TIMEGRP &quot;BUSBHS_02DN_05S&quot; 5 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_BUSBHS_02DP_04S = PERIOD &quot;BUSBHS_02DP_04S&quot; 5 ns HIGH 50%;" ScopeName="">TS_BUSBHS_02DP_04S = PERIOD TIMEGRP &quot;BUSBHS_02DP_04S&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.600</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_BUSBHS_02DP_04S = PERIOD TIMEGRP &quot;BUSBHS_02DP_04S&quot; 5 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_GEL_RXCLK = PERIOD &quot;GEL_RXCLK&quot; 8 ns HIGH 50%;" ScopeName="">TS_XLXN_12257 = PERIOD TIMEGRP &quot;XLXN_12257&quot; TS_GEL_RXCLK / 1.6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="14"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXN_12257 = PERIOD TIMEGRP &quot;XLXN_12257&quot; TS_GEL_RXCLK / 1.6 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_GEL_RXCLK = PERIOD &quot;GEL_RXCLK&quot; 8 ns HIGH 50%;" ScopeName="">TS_XLXN_12669 = PERIOD TIMEGRP &quot;XLXN_12669&quot; TS_GEL_RXCLK / 1.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXN_12669 = PERIOD TIMEGRP &quot;XLXN_12669&quot; TS_GEL_RXCLK / 1.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_BUSBHS_02DN_05S = PERIOD &quot;BUSBHS_02DN_05S&quot; 5 ns HIGH 50%;" ScopeName="">TS_XLXN_15087 = PERIOD TIMEGRP &quot;XLXN_15087&quot; TS_BUSBHS_02DN_05S HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXN_15087 = PERIOD TIMEGRP &quot;XLXN_15087&quot; TS_BUSBHS_02DN_05S HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="19" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_BUSBHS_02DP_04S = PERIOD &quot;BUSBHS_02DP_04S&quot; 5 ns HIGH 50%;" ScopeName="">TS_XLXN_15087_0 = PERIOD TIMEGRP &quot;XLXN_15087_0&quot; TS_BUSBHS_02DP_04S HIGH 50%;</twConstName><twItemCnt>141</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>100</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.714</twMinPer></twConstHead><twPinLimitRpt anchorID="20"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXN_15087_0 = PERIOD TIMEGRP &quot;XLXN_15087_0&quot; TS_BUSBHS_02DP_04S HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_XLXN_12781 = PERIOD TIMEGRP &quot;XLXN_12781&quot; TS_XLXN_12669 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.499</twMinPer></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXN_12781 = PERIOD TIMEGRP &quot;XLXN_12781&quot; TS_XLXN_12669 / 2 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;BUSB_00DP_00S&quot; OFFSET =IN 0.2 ns VALID 2.535 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_00DP_00S&quot; OFFSET = IN 0.2 ns VALID 2.535 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>0.202</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA7), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstOffIn anchorID="25" twDataPathType="twDataPathMaxDelay"><twSlack>-0.002</twSlack><twSrc BELType="PAD">BUSB_00DP_00S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>6.568</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.200</twOff><twOffSrc>BUSB_00DP_00S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_00DP_00S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.304</twDelInfo><twComp>BUSB_00DP_00S</twComp><twBEL>BUSB_00DP_00S</twBEL><twBEL>XLXI_6074/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.056</twDelInfo><twComp>fadc_data_in&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>1.534</twLogDel><twRouteDel>5.056</twRouteDel><twTotDel>6.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-0.718</twLogDel><twRouteDel>7.286</twRouteDel><twTotDel>6.568</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_00DP_00S&quot; OFFSET = IN 0.2 ns VALID 2.535 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA7), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstOffIn anchorID="27" twDataPathType="twDataPathMinDelay"><twSlack>-0.030</twSlack><twSrc BELType="PAD">BUSB_00DP_00S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>2.335</twOff><twOffSrc>BUSB_00DP_00S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_00DP_00S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.083</twDelInfo><twComp>BUSB_00DP_00S</twComp><twBEL>BUSB_00DP_00S</twBEL><twBEL>XLXI_6074/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.651</twDelInfo><twComp>fadc_data_in&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.761</twLogDel><twRouteDel>4.651</twRouteDel><twTotDel>5.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="28" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;BUSB_01DP_02S&quot; OFFSET =IN 0.2 ns VALID 2.535 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_01DP_02S&quot; OFFSET = IN 0.2 ns VALID 2.535 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>0.203</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstOffIn anchorID="30" twDataPathType="twDataPathMaxDelay"><twSlack>-0.003</twSlack><twSrc BELType="PAD">BUSB_01DP_02S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>6.568</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.200</twOff><twOffSrc>BUSB_01DP_02S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_01DP_02S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>R2.PAD</twSrcSite><twPathDel><twSite>R2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.341</twDelInfo><twComp>BUSB_01DP_02S</twComp><twBEL>BUSB_01DP_02S</twBEL><twBEL>XLXI_6150/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.020</twDelInfo><twComp>fadc_data_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>5.020</twRouteDel><twTotDel>6.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-0.718</twLogDel><twRouteDel>7.286</twRouteDel><twTotDel>6.568</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_01DP_02S&quot; OFFSET = IN 0.2 ns VALID 2.535 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstOffIn anchorID="32" twDataPathType="twDataPathMinDelay"><twSlack>-0.031</twSlack><twSrc BELType="PAD">BUSB_01DP_02S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>2.335</twOff><twOffSrc>BUSB_01DP_02S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_01DP_02S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>R2.PAD</twSrcSite><twPathDel><twSite>R2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.115</twDelInfo><twComp>BUSB_01DP_02S</twComp><twBEL>BUSB_01DP_02S</twBEL><twBEL>XLXI_6150/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.618</twDelInfo><twComp>fadc_data_in&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.793</twLogDel><twRouteDel>4.618</twRouteDel><twTotDel>5.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="33" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;BUSB_02DP_04S&quot; OFFSET =IN 0.2 ns VALID 1.7 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_02DP_04S&quot; OFFSET = IN 0.2 ns VALID 1.7 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.347</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_02DP_04S&quot; OFFSET = IN 0.2 ns VALID 1.7 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstOffIn anchorID="35" twDataPathType="twDataPathMinDelay"><twSlack>-4.130</twSlack><twSrc BELType="PAD">BUSB_02DP_04S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>1.500</twOff><twOffSrc>BUSB_02DP_04S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>R6.PAD</twSrcSite><twPathDel><twSite>R6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.090</twDelInfo><twComp>BUSB_02DP_04S</twComp><twBEL>BUSB_02DP_04S</twBEL><twBEL>XLXI_6151/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.379</twDelInfo><twComp>fadc_data_in&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.768</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>2.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="36" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;BUSB_03DP_06S&quot; OFFSET =IN 0.2 ns VALID 1.7 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_03DP_06S&quot; OFFSET = IN 0.2 ns VALID 1.7 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-2.903</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_03DP_06S&quot; OFFSET = IN 0.2 ns VALID 1.7 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstOffIn anchorID="38" twDataPathType="twDataPathMinDelay"><twSlack>-3.723</twSlack><twSrc BELType="PAD">BUSB_03DP_06S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>1.500</twOff><twOffSrc>BUSB_03DP_06S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_03DP_06S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.106</twDelInfo><twComp>BUSB_03DP_06S</twComp><twBEL>BUSB_03DP_06S</twBEL><twBEL>XLXI_6152/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.770</twDelInfo><twComp>fadc_data_in&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.784</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>2.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="39" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;BUSB_04DP_08S&quot; OFFSET =IN 0.2 ns VALID 2.511 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_04DP_08S&quot; OFFSET = IN 0.2 ns VALID 2.511 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>0.202</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstOffIn anchorID="41" twDataPathType="twDataPathMaxDelay"><twSlack>-0.002</twSlack><twSrc BELType="PAD">BUSB_04DP_08S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>6.568</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.200</twOff><twOffSrc>BUSB_04DP_08S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_04DP_08S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>T4.PAD</twSrcSite><twPathDel><twSite>T4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.327</twDelInfo><twComp>BUSB_04DP_08S</twComp><twBEL>BUSB_04DP_08S</twBEL><twBEL>XLXI_6153/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.033</twDelInfo><twComp>fadc_data_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>1.557</twLogDel><twRouteDel>5.033</twRouteDel><twTotDel>6.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-0.718</twLogDel><twRouteDel>7.286</twRouteDel><twTotDel>6.568</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_04DP_08S&quot; OFFSET = IN 0.2 ns VALID 2.511 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstOffIn anchorID="43" twDataPathType="twDataPathMinDelay"><twSlack>-0.055</twSlack><twSrc BELType="PAD">BUSB_04DP_08S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>2.311</twOff><twOffSrc>BUSB_04DP_08S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_04DP_08S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>T4.PAD</twSrcSite><twPathDel><twSite>T4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.103</twDelInfo><twComp>BUSB_04DP_08S</twComp><twBEL>BUSB_04DP_08S</twBEL><twBEL>XLXI_6153/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.630</twDelInfo><twComp>fadc_data_in&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>4.630</twRouteDel><twTotDel>5.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="44" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;BUSB_05DP_10S&quot; OFFSET =IN 0.2 ns VALID 2.216 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_05DP_10S&quot; OFFSET = IN 0.2 ns VALID 2.216 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>0.202</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstOffIn anchorID="46" twDataPathType="twDataPathMaxDelay"><twSlack>-0.002</twSlack><twSrc BELType="PAD">BUSB_05DP_10S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>6.568</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.200</twOff><twOffSrc>BUSB_05DP_10S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_05DP_10S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.308</twDelInfo><twComp>BUSB_05DP_10S</twComp><twBEL>BUSB_05DP_10S</twBEL><twBEL>XLXI_6154/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.052</twDelInfo><twComp>fadc_data_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>1.538</twLogDel><twRouteDel>5.052</twRouteDel><twTotDel>6.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-0.718</twLogDel><twRouteDel>7.286</twRouteDel><twTotDel>6.568</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_05DP_10S&quot; OFFSET = IN 0.2 ns VALID 2.216 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstOffIn anchorID="48" twDataPathType="twDataPathMinDelay"><twSlack>-0.348</twSlack><twSrc BELType="PAD">BUSB_05DP_10S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>2.016</twOff><twOffSrc>BUSB_05DP_10S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_05DP_10S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.087</twDelInfo><twComp>BUSB_05DP_10S</twComp><twBEL>BUSB_05DP_10S</twBEL><twBEL>XLXI_6154/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.648</twDelInfo><twComp>fadc_data_in&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.765</twLogDel><twRouteDel>4.648</twRouteDel><twTotDel>5.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="49" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;BUSB_06DP_12S&quot; OFFSET =IN 0.2 ns VALID 2.216 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_06DP_12S&quot; OFFSET = IN 0.2 ns VALID 2.216 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>0.197</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_06DP_12S&quot; OFFSET = IN 0.2 ns VALID 2.216 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstOffIn anchorID="51" twDataPathType="twDataPathMinDelay"><twSlack>-0.355</twSlack><twSrc BELType="PAD">BUSB_06DP_12S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>2.016</twOff><twOffSrc>BUSB_06DP_12S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_06DP_12S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>U3.PAD</twSrcSite><twPathDel><twSite>U3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.108</twDelInfo><twComp>BUSB_06DP_12S</twComp><twBEL>BUSB_06DP_12S</twBEL><twBEL>XLXI_6155/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.620</twDelInfo><twComp>fadc_data_in&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.786</twLogDel><twRouteDel>4.620</twRouteDel><twTotDel>5.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="52" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;BUSB_07DP_14S&quot; OFFSET =IN 0.2 ns VALID 1.921 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_07DP_14S&quot; OFFSET = IN 0.2 ns VALID 1.921 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.653</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_07DP_14S&quot; OFFSET = IN 0.2 ns VALID 1.921 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstOffIn anchorID="54" twDataPathType="twDataPathMinDelay"><twSlack>-4.192</twSlack><twSrc BELType="PAD">BUSB_07DP_14S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>1.721</twOff><twOffSrc>BUSB_07DP_14S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_07DP_14S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>V4.PAD</twSrcSite><twPathDel><twSite>V4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.110</twDelInfo><twComp>BUSB_07DP_14S</twComp><twBEL>BUSB_07DP_14S</twBEL><twBEL>XLXI_6156/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.076</twDelInfo><twComp>fadc_data_in&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>1.076</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="55" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;BUSB_08DP_16S&quot; OFFSET =IN 0.2 ns VALID 1.461 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_08DP_16S&quot; OFFSET = IN 0.2 ns VALID 1.461 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.673</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_08DP_16S&quot; OFFSET = IN 0.2 ns VALID 1.461 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstOffIn anchorID="57" twDataPathType="twDataPathMinDelay"><twSlack>-4.690</twSlack><twSrc BELType="PAD">BUSB_08DP_16S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.667</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>1.261</twOff><twOffSrc>BUSB_08DP_16S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_08DP_16S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>AD3.PAD</twSrcSite><twPathDel><twSite>AD3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.130</twDelInfo><twComp>BUSB_08DP_16S</twComp><twBEL>BUSB_08DP_16S</twBEL><twBEL>XLXI_6165/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.088</twDelInfo><twComp>fadc_data_in&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.808</twLogDel><twRouteDel>1.088</twRouteDel><twTotDel>1.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.675</twRouteDel><twTotDel>7.667</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="58" twConstType="OFFSETINDELAY" ><twConstHead uID="19"><twConstName UCFConstName="NET &quot;BUSB_09DP_18S&quot; OFFSET =IN 0.2 ns VALID 2.24 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_09DP_18S&quot; OFFSET = IN 0.2 ns VALID 2.24 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>0.201</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstOffIn anchorID="60" twDataPathType="twDataPathMaxDelay"><twSlack>-0.001</twSlack><twSrc BELType="PAD">BUSB_09DP_18S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>6.624</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.200</twOff><twOffSrc>BUSB_09DP_18S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_09DP_18S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>AF6.PAD</twSrcSite><twPathDel><twSite>AF6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.358</twDelInfo><twComp>BUSB_09DP_18S</twComp><twBEL>BUSB_09DP_18S</twBEL><twBEL>XLXI_6166/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.057</twDelInfo><twComp>fadc_data_in&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>1.588</twLogDel><twRouteDel>5.057</twRouteDel><twTotDel>6.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-0.718</twLogDel><twRouteDel>7.342</twRouteDel><twTotDel>6.624</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_09DP_18S&quot; OFFSET = IN 0.2 ns VALID 2.24 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstOffIn anchorID="62" twDataPathType="twDataPathMinDelay"><twSlack>-0.348</twSlack><twSrc BELType="PAD">BUSB_09DP_18S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.667</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>2.040</twOff><twOffSrc>BUSB_09DP_18S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_09DP_18S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>AF6.PAD</twSrcSite><twPathDel><twSite>AF6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.129</twDelInfo><twComp>BUSB_09DP_18S</twComp><twBEL>BUSB_09DP_18S</twBEL><twBEL>XLXI_6166/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.652</twDelInfo><twComp>fadc_data_in&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.807</twLogDel><twRouteDel>4.652</twRouteDel><twTotDel>5.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.675</twRouteDel><twTotDel>7.667</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="63" twConstType="OFFSETINDELAY" ><twConstHead uID="20"><twConstName UCFConstName="NET &quot;BUSB_10DP_20S&quot; OFFSET =IN 0.2 ns VALID 1.166 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_10DP_20S&quot; OFFSET = IN 0.2 ns VALID 1.166 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.718</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_10DP_20S&quot; OFFSET = IN 0.2 ns VALID 1.166 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstOffIn anchorID="65" twDataPathType="twDataPathMinDelay"><twSlack>-5.025</twSlack><twSrc BELType="PAD">BUSB_10DP_20S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.667</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.966</twOff><twOffSrc>BUSB_10DP_20S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_10DP_20S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>AA7.PAD</twSrcSite><twPathDel><twSite>AA7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.102</twDelInfo><twComp>BUSB_10DP_20S</twComp><twBEL>BUSB_10DP_20S</twBEL><twBEL>XLXI_6167/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.076</twDelInfo><twComp>fadc_data_in&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>1.076</twRouteDel><twTotDel>1.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.675</twRouteDel><twTotDel>7.667</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="66" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="NET &quot;BUSB_11DP_22S&quot; OFFSET =IN 0.2 ns VALID 1.166 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_11DP_22S&quot; OFFSET = IN 0.2 ns VALID 1.166 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.725</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_11DP_22S&quot; OFFSET = IN 0.2 ns VALID 1.166 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstOffIn anchorID="68" twDataPathType="twDataPathMinDelay"><twSlack>-5.030</twSlack><twSrc BELType="PAD">BUSB_11DP_22S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.667</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.966</twOff><twOffSrc>BUSB_11DP_22S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_11DP_22S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>AA9.PAD</twSrcSite><twPathDel><twSite>AA9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.089</twDelInfo><twComp>BUSB_11DP_22S</twComp><twBEL>BUSB_11DP_22S</twBEL><twBEL>XLXI_6168/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.084</twDelInfo><twComp>fadc_data_in&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>1.084</twRouteDel><twTotDel>1.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.675</twRouteDel><twTotDel>7.667</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="69" twConstType="OFFSETINDELAY" ><twConstHead uID="22"><twConstName UCFConstName="NET &quot;BUSB_12DP_24S&quot; OFFSET =IN 0.2 ns VALID 1.437 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_12DP_24S&quot; OFFSET = IN 0.2 ns VALID 1.437 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.673</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_12DP_24S&quot; OFFSET = IN 0.2 ns VALID 1.437 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstOffIn anchorID="71" twDataPathType="twDataPathMinDelay"><twSlack>-4.714</twSlack><twSrc BELType="PAD">BUSB_12DP_24S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.667</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>1.237</twOff><twOffSrc>BUSB_12DP_24S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_12DP_24S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>AD5.PAD</twSrcSite><twPathDel><twSite>AD5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.121</twDelInfo><twComp>BUSB_12DP_24S</twComp><twBEL>BUSB_12DP_24S</twBEL><twBEL>XLXI_6169/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.097</twDelInfo><twComp>fadc_data_in&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.799</twLogDel><twRouteDel>1.097</twRouteDel><twTotDel>1.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.675</twRouteDel><twTotDel>7.667</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="72" twConstType="OFFSETINDELAY" ><twConstHead uID="23"><twConstName UCFConstName="NET &quot;BUSB_13DP_26S&quot; OFFSET =IN 0.2 ns VALID 1.142 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_13DP_26S&quot; OFFSET = IN 0.2 ns VALID 1.142 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.509</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_13DP_26S&quot; OFFSET = IN 0.2 ns VALID 1.142 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstOffIn anchorID="74" twDataPathType="twDataPathMinDelay"><twSlack>-4.857</twSlack><twSrc BELType="PAD">BUSB_13DP_26S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.667</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>0.942</twOff><twOffSrc>BUSB_13DP_26S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_13DP_26S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>AE7.PAD</twSrcSite><twPathDel><twSite>AE7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.120</twDelInfo><twComp>BUSB_13DP_26S</twComp><twBEL>BUSB_13DP_26S</twBEL><twBEL>XLXI_6170/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.250</twDelInfo><twComp>fadc_data_in&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.798</twLogDel><twRouteDel>1.250</twRouteDel><twTotDel>2.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.675</twRouteDel><twTotDel>7.667</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="75" twConstType="OFFSETINDELAY" ><twConstHead uID="24"><twConstName UCFConstName="NET &quot;BUSB_14DP_28S&quot; OFFSET =IN 0.2 ns VALID 1.308 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_14DP_28S&quot; OFFSET = IN 0.2 ns VALID 1.308 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-2.711</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_14DP_28S&quot; OFFSET = IN 0.2 ns VALID 1.308 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y3.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstOffIn anchorID="77" twDataPathType="twDataPathMinDelay"><twSlack>-3.958</twSlack><twSrc BELType="PAD">BUSB_14DP_28S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.667</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>1.108</twOff><twOffSrc>BUSB_14DP_28S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUSB_14DP_28S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>W2.PAD</twSrcSite><twPathDel><twSite>W2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.125</twDelInfo><twComp>BUSB_14DP_28S</twComp><twBEL>BUSB_14DP_28S</twBEL><twBEL>XLXI_6171/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.978</twDelInfo><twComp>fadc_data_in&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.978</twRouteDel><twTotDel>2.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.675</twRouteDel><twTotDel>7.667</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="78" twConstType="OFFSETINDELAY" ><twConstHead uID="25"><twConstName UCFConstName="NET &quot;BUSB_15DP_30S&quot; OFFSET =IN 0.2 ns VALID 1.898 ns BEFORE &quot;BUSBHS_02DP_04S&quot;;" ScopeName="">COMP &quot;BUSB_15DP_30S&quot; OFFSET = IN 0.2 ns VALID 1.898 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-3.580</twMinOff></twConstHead><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUSB_15DP_30S&quot; OFFSET = IN 0.2 ns VALID 1.898 ns BEFORE COMP
        &quot;BUSBHS_02DP_04S&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X2Y9.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffIn anchorID="80" twDataPathType="twDataPathMinDelay"><twSlack>-4.146</twSlack><twSrc BELType="PAD">BUSB_15DP_30S</twSrc><twDest BELType="RAM">XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twClkDel>7.597</twClkDel><twClkSrc>BUSBHS_02DP_04S</twClkSrc><twClkDest>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twClkDest><twOff>1.698</twOff><twOffSrc>BUSB_15DP_30S</twOffSrc><twOffDest>BUSBHS_02DP_04S</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="17"><twSrc BELType='PAD'>BUSB_15DP_30S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>V6.PAD</twSrcSite><twPathDel><twSite>V6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.098</twDelInfo><twComp>BUSB_15DP_30S</twComp><twBEL>BUSB_15DP_30S</twBEL><twBEL>XLXI_6172/IBUFDS</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.157</twDelInfo><twComp>fadc_data_in&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twComp><twBEL>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twBEL></twPathDel><twLogDel>0.776</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>1.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FADC_DCLK</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>BUSBHS_02DP_04S</twSrc><twDest BELType='RAM'>XLXI_6341/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP</twDest><twLogLvls>5</twLogLvls><twSrcSite>AE14.PAD</twSrcSite><twPathDel><twSite>AE14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>BUSBHS_02DP_04S</twComp><twBEL>BUSBHS_02DP_04S</twBEL><twBEL>XLXI_5943/IBUFDS</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>fadc_dclk_in</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y55.O</twSite><twDelType>Tidid</twDelType><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXN_15075</twComp><twBEL>XLXI_3405</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>XLXN_15075</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y28.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6040</twComp><twBEL>XLXI_6040</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>XLXN_15130</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y2.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.163</twDelInfo><twComp>XLXI_6199</twComp><twBEL>XLXI_6199</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>XLXN_15087</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>XLXI_6200</twComp><twBEL>XLXI_6200</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y9.CLKA</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>FADC_DCLK</twComp></twPathDel><twLogDel>-1.008</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>7.597</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="81"><twConstRollup name="TS_GEL_RXCLK" fullName="TS_GEL_RXCLK = PERIOD TIMEGRP &quot;GEL_RXCLK&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="7.909" actualRollup="7.497" errors="0" errorRollup="0" items="111574" itemsRollup="0"/><twConstRollup name="TS_XLXN_12257" fullName="TS_XLXN_12257 = PERIOD TIMEGRP &quot;XLXN_12257&quot; TS_GEL_RXCLK / 1.6 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_XLXN_12669" fullName="TS_XLXN_12669 = PERIOD TIMEGRP &quot;XLXN_12669&quot; TS_GEL_RXCLK / 1.5 HIGH 50%;" type="child" depth="1" requirement="5.333" prefType="period" actual="4.000" actualRollup="4.998" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_XLXN_12781" fullName="TS_XLXN_12781 = PERIOD TIMEGRP &quot;XLXN_12781&quot; TS_XLXN_12669 / 2 HIGH 50%;" type="child" depth="2" requirement="2.667" prefType="period" actual="2.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="82"><twConstRollup name="TS_BUSBHS_02DN_05S" fullName="TS_BUSBHS_02DN_05S = PERIOD TIMEGRP &quot;BUSBHS_02DN_05S&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.600" actualRollup="2.500" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_XLXN_15087" fullName="TS_XLXN_15087 = PERIOD TIMEGRP &quot;XLXN_15087&quot; TS_BUSBHS_02DN_05S HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="83"><twConstRollup name="TS_BUSBHS_02DP_04S" fullName="TS_BUSBHS_02DP_04S = PERIOD TIMEGRP &quot;BUSBHS_02DP_04S&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.600" actualRollup="4.714" errors="0" errorRollup="0" items="0" itemsRollup="141"/><twConstRollup name="TS_XLXN_15087_0" fullName="TS_XLXN_15087_0 = PERIOD TIMEGRP &quot;XLXN_15087_0&quot; TS_BUSBHS_02DP_04S HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.714" actualRollup="N/A" errors="0" errorRollup="0" items="141" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="84">16</twUnmetConstCnt><twDataSheet anchorID="85" twNameLen="15"><twSUH2ClkList anchorID="86" twDestWidth="13" twPhaseWidth="9"><twDest>BUSBHS_02DP_04S</twDest><twSUH2Clk ><twSrc>BUSB_00DP_00S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.365</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_01DP_02S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.203</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.366</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_02DP_04S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.347</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.630</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_03DP_06S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.223</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_04DP_08S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.366</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_05DP_10S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.364</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_06DP_12S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.371</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_07DP_14S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_08DP_16S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.673</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.951</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_09DP_18S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.201</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.388</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_10DP_20S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.718</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.991</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_11DP_22S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_12DP_24S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.673</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.951</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_13DP_26S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_14DP_28S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.066</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUSB_15DP_30S</twSrc><twSUHTime twInternalClk ="FADC_DCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.580</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.844</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="87" twDestWidth="15"><twDest>BUSBHS_02DN_05S</twDest><twClk2SU><twSrc>BUSBHS_02DN_05S</twSrc><twRiseRise>4.714</twRiseRise></twClk2SU><twClk2SU><twSrc>BUSBHS_02DP_04S</twSrc><twRiseRise>4.714</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="88" twDestWidth="15"><twDest>BUSBHS_02DP_04S</twDest><twClk2SU><twSrc>BUSBHS_02DN_05S</twSrc><twRiseRise>4.714</twRiseRise></twClk2SU><twClk2SU><twSrc>BUSBHS_02DP_04S</twSrc><twRiseRise>4.714</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="89" twDestWidth="9"><twDest>GEL_RXCLK</twDest><twClk2SU><twSrc>GEL_RXCLK</twSrc><twRiseRise>7.909</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="90" twDestWidth="13"><twDest>SECONDARY_CLK</twDest><twClk2SU><twSrc>SECONDARY_CLK</twSrc><twRiseRise>5.998</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="91" twDestWidth="13" twWorstWindow="2.567" twWorstSetup="0.202" twWorstHold="2.365" twWorstSetupSlack="-0.002" twWorstHoldSlack="-0.030" ><twConstName>COMP &quot;BUSB_00DP_00S&quot; OFFSET = IN 0.2 ns VALID 2.535 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_00DP_00S</twSrc><twSUHSlackTime twSetupSlack = "-0.002" twHoldSlack = "-0.030" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.365</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="92" twDestWidth="13" twWorstWindow="2.569" twWorstSetup="0.203" twWorstHold="2.366" twWorstSetupSlack="-0.003" twWorstHoldSlack="-0.031" ><twConstName>COMP &quot;BUSB_01DP_02S&quot; OFFSET = IN 0.2 ns VALID 2.535 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_01DP_02S</twSrc><twSUHSlackTime twSetupSlack = "-0.003" twHoldSlack = "-0.031" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.203</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.366</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="93" twDestWidth="13" twWorstWindow="2.283" twWorstSetup="-3.347" twWorstHold="5.630" twWorstSetupSlack="3.547" twWorstHoldSlack="-4.130" ><twConstName>COMP &quot;BUSB_02DP_04S&quot; OFFSET = IN 0.2 ns VALID 1.7 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_02DP_04S</twSrc><twSUHSlackTime twSetupSlack = "3.547" twHoldSlack = "-4.130" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.347</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.630</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="94" twDestWidth="13" twWorstWindow="2.320" twWorstSetup="-2.903" twWorstHold="5.223" twWorstSetupSlack="3.103" twWorstHoldSlack="-3.723" ><twConstName>COMP &quot;BUSB_03DP_06S&quot; OFFSET = IN 0.2 ns VALID 1.7 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_03DP_06S</twSrc><twSUHSlackTime twSetupSlack = "3.103" twHoldSlack = "-3.723" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.223</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="95" twDestWidth="13" twWorstWindow="2.568" twWorstSetup="0.202" twWorstHold="2.366" twWorstSetupSlack="-0.002" twWorstHoldSlack="-0.055" ><twConstName>COMP &quot;BUSB_04DP_08S&quot; OFFSET = IN 0.2 ns VALID 2.511 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_04DP_08S</twSrc><twSUHSlackTime twSetupSlack = "-0.002" twHoldSlack = "-0.055" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.366</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="96" twDestWidth="13" twWorstWindow="2.566" twWorstSetup="0.202" twWorstHold="2.364" twWorstSetupSlack="-0.002" twWorstHoldSlack="-0.348" ><twConstName>COMP &quot;BUSB_05DP_10S&quot; OFFSET = IN 0.2 ns VALID 2.216 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_05DP_10S</twSrc><twSUHSlackTime twSetupSlack = "-0.002" twHoldSlack = "-0.348" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.364</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="97" twDestWidth="13" twWorstWindow="2.568" twWorstSetup="0.197" twWorstHold="2.371" twWorstSetupSlack="0.003" twWorstHoldSlack="-0.355" ><twConstName>COMP &quot;BUSB_06DP_12S&quot; OFFSET = IN 0.2 ns VALID 2.216 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_06DP_12S</twSrc><twSUHSlackTime twSetupSlack = "0.003" twHoldSlack = "-0.355" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.371</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="98" twDestWidth="13" twWorstWindow="2.260" twWorstSetup="-3.653" twWorstHold="5.913" twWorstSetupSlack="3.853" twWorstHoldSlack="-4.192" ><twConstName>COMP &quot;BUSB_07DP_14S&quot; OFFSET = IN 0.2 ns VALID 1.921 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_07DP_14S</twSrc><twSUHSlackTime twSetupSlack = "3.853" twHoldSlack = "-4.192" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.913</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="99" twDestWidth="13" twWorstWindow="2.278" twWorstSetup="-3.673" twWorstHold="5.951" twWorstSetupSlack="3.873" twWorstHoldSlack="-4.690" ><twConstName>COMP &quot;BUSB_08DP_16S&quot; OFFSET = IN 0.2 ns VALID 1.461 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_08DP_16S</twSrc><twSUHSlackTime twSetupSlack = "3.873" twHoldSlack = "-4.690" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.673</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.951</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="100" twDestWidth="13" twWorstWindow="2.589" twWorstSetup="0.201" twWorstHold="2.388" twWorstSetupSlack="-0.001" twWorstHoldSlack="-0.348" ><twConstName>COMP &quot;BUSB_09DP_18S&quot; OFFSET = IN 0.2 ns VALID 2.24 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_09DP_18S</twSrc><twSUHSlackTime twSetupSlack = "-0.001" twHoldSlack = "-0.348" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.201</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.388</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="101" twDestWidth="13" twWorstWindow="2.273" twWorstSetup="-3.718" twWorstHold="5.991" twWorstSetupSlack="3.918" twWorstHoldSlack="-5.025" ><twConstName>COMP &quot;BUSB_10DP_20S&quot; OFFSET = IN 0.2 ns VALID 1.166 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_10DP_20S</twSrc><twSUHSlackTime twSetupSlack = "3.918" twHoldSlack = "-5.025" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.718</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.991</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="102" twDestWidth="13" twWorstWindow="2.271" twWorstSetup="-3.725" twWorstHold="5.996" twWorstSetupSlack="3.925" twWorstHoldSlack="-5.030" ><twConstName>COMP &quot;BUSB_11DP_22S&quot; OFFSET = IN 0.2 ns VALID 1.166 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_11DP_22S</twSrc><twSUHSlackTime twSetupSlack = "3.925" twHoldSlack = "-5.030" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.996</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="103" twDestWidth="13" twWorstWindow="2.278" twWorstSetup="-3.673" twWorstHold="5.951" twWorstSetupSlack="3.873" twWorstHoldSlack="-4.714" ><twConstName>COMP &quot;BUSB_12DP_24S&quot; OFFSET = IN 0.2 ns VALID 1.437 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_12DP_24S</twSrc><twSUHSlackTime twSetupSlack = "3.873" twHoldSlack = "-4.714" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.673</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.951</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="104" twDestWidth="13" twWorstWindow="2.290" twWorstSetup="-3.509" twWorstHold="5.799" twWorstSetupSlack="3.709" twWorstHoldSlack="-4.857" ><twConstName>COMP &quot;BUSB_13DP_26S&quot; OFFSET = IN 0.2 ns VALID 1.142 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_13DP_26S</twSrc><twSUHSlackTime twSetupSlack = "3.709" twHoldSlack = "-4.857" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.799</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="105" twDestWidth="13" twWorstWindow="2.355" twWorstSetup="-2.711" twWorstHold="5.066" twWorstSetupSlack="2.911" twWorstHoldSlack="-3.958" ><twConstName>COMP &quot;BUSB_14DP_28S&quot; OFFSET = IN 0.2 ns VALID 1.308 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_14DP_28S</twSrc><twSUHSlackTime twSetupSlack = "2.911" twHoldSlack = "-3.958" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.066</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="106" twDestWidth="13" twWorstWindow="2.264" twWorstSetup="-3.580" twWorstHold="5.844" twWorstSetupSlack="3.780" twWorstHoldSlack="-4.146" ><twConstName>COMP &quot;BUSB_15DP_30S&quot; OFFSET = IN 0.2 ns VALID 1.898 ns BEFORE COMP         &quot;BUSBHS_02DP_04S&quot;;</twConstName><twOffInTblRow ><twSrc>BUSB_15DP_30S</twSrc><twSUHSlackTime twSetupSlack = "3.780" twHoldSlack = "-4.146" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-3.580</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.844</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum anchorID="107"><twErrCnt>21</twErrCnt><twScore>45642</twScore><twSetupScore>10</twSetupScore><twHoldScore>45632</twHoldScore><twConstCov><twPathCnt>112346</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23595</twConnCnt></twConstCov><twStats anchorID="108"><twMinPer>7.909</twMinPer><twMaxFreq>126.438</twMaxFreq><twMinInBeforeClk>0.203</twMinInBeforeClk></twStats></twSum><twFoot><twTimestamp>Wed Oct 04 13:33:58 2017 </twTimestamp></twFoot><twClientInfo anchorID="109"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 364 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
