// Seed: 4091108911
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
    , id_12,
    output tri id_2,
    input tri0 id_3,
    input wor id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wire id_10
);
  wire id_13;
  initial id_12 <= 1;
  xnor (id_6, id_7, id_0, id_13, id_5, id_9, id_12, id_1, id_4, id_10, id_14);
  wire id_14;
  module_0(
      id_13
  );
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    input wire id_2,
    output wor id_3,
    inout uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input wor id_8,
    input uwire id_9,
    input tri id_10,
    input wire id_11,
    output uwire id_12,
    input supply0 id_13,
    output uwire id_14
);
  wire id_16;
  module_0(
      id_16
  );
endmodule
