This repository contains complete source code for an FPGA project implemented in Verilog HDL. The design can be synthesized and implemented using Xilinx toolchain.
