EESchema Schematic File Version 4
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3400 2500 1050 1800
U 5BCC5758
F0 "iCEstick connector" 50
F1 "icestick.sch" 50
F2 "FPGA_112" O R 4450 2600 50 
F3 "FPGA_113" O R 4450 2700 50 
F4 "FPGA_114" O R 4450 2800 50 
F5 "FPGA_115" O R 4450 2900 50 
F6 "FPGA_116" O R 4450 3000 50 
F7 "FPGA_117" O R 4450 3100 50 
F8 "FPGA_118" O R 4450 3200 50 
F9 "FPGA_119" O R 4450 3300 50 
F10 "FPGA_62" O R 4450 3500 50 
F11 "FPGA_61" O R 4450 3600 50 
F12 "FPGA_60" O R 4450 3700 50 
F13 "FPGA_56" O R 4450 3800 50 
F14 "FPGA_48" O R 4450 3900 50 
F15 "FPGA_47" O R 4450 4000 50 
F16 "FPGA_45" O R 4450 4100 50 
F17 "FPGA_44" O R 4450 4200 50 
$EndSheet
$Sheet
S 5800 2400 1000 800 
U 5BCC578B
F0 "Isolator 1" 50
F1 "isolator.sch" 50
$EndSheet
$Sheet
S 5800 1450 1000 500 
U 5BCC57F6
F0 "5V supply" 50
F1 "dcdc.sch" 50
$EndSheet
$Sheet
S 8100 2400 950  800 
U 5BCC584F
F0 "LED connector 1" 50
F1 "rj45.sch" 50
$EndSheet
$EndSCHEMATC
