

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Aug 10 14:23:10 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  407|  407|   70|   70| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |                                               |                                    |  Latency  |  Interval | Pipeline|
        |                    Instance                   |               Module               | min | max | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |grp_dct_read_data_fu_206                       |dct_read_data                       |   66|   66|   66|   66|   none  |
        |grp_dct_Loop_Row_DCT_Loop_proc_fu_122          |dct_Loop_Row_DCT_Loop_proc          |   69|   69|   69|   69|   none  |
        |grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_193  |dct_Loop_Xpose_Row_Outer_Loop_proc  |   66|   66|   66|   66|   none  |
        |grp_dct_Loop_Col_DCT_Loop_proc_fu_151          |dct_Loop_Col_DCT_Loop_proc          |   69|   69|   69|   69|   none  |
        |grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_187  |dct_Loop_Xpose_Col_Outer_Loop_proc  |   66|   66|   66|   66|   none  |
        |grp_dct_write_data_fu_180                      |dct_write_data                      |   66|   66|   66|   66|   none  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     16|    1368|     522|
|Memory           |        6|      -|    1024|      64|
|Multiplexer      |        -|      -|       -|      32|
|Register         |        -|      -|      23|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        6|     16|    2415|     620|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|       1|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |dct_Loop_Col_DCT_Loop_proc_U0          |dct_Loop_Col_DCT_Loop_proc          |        0|      8|  624|  141|
    |dct_Loop_Row_DCT_Loop_proc_U0          |dct_Loop_Row_DCT_Loop_proc          |        0|      8|  624|  141|
    |dct_Loop_Xpose_Col_Outer_Loop_proc_U0  |dct_Loop_Xpose_Col_Outer_Loop_proc  |        0|      0|   30|   65|
    |dct_Loop_Xpose_Row_Outer_Loop_proc_U0  |dct_Loop_Xpose_Row_Outer_Loop_proc  |        0|      0|   29|   57|
    |dct_read_data_U0                       |dct_read_data                       |        0|      0|   29|   55|
    |dct_write_data_U0                      |dct_write_data                      |        0|      0|   32|   63|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                    |        0|     16| 1368|  522|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_0_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_1_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_2_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_3_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_4_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_5_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_6_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_7_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_0_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_1_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_2_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_3_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_4_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_5_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_6_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_7_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |buf_2d_out_U    |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                  |        6|1024|  64|   320|  304|    38|        10240|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |dct_Loop_Col_DCT_Loop_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    |dct_Loop_Row_DCT_Loop_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|   2|           2|           2|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_0              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_1              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_2              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_3              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_4              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_5              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_6              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_7              |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_0                                   |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_1                                   |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_2                                   |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_3                                   |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_4                                   |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_5                                   |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_6                                   |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_7                                   |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_0_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_1_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_2_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_3_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_4_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_5_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_6_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_7_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_0_pipo_status                             |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_1_pipo_status                             |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_2_pipo_status                             |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_3_pipo_status                             |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_4_pipo_status                             |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_5_pipo_status                             |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_6_pipo_status                             |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_7_pipo_status                             |   1|          2|    1|          2|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       |  32|         64|   32|         64|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                                       |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Col_DCT_Loop_proc_U0                               |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Row_DCT_Loop_proc_U0                               |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Xpose_Col_Outer_Loop_proc_U0                       |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Xpose_Row_Outer_Loop_proc_U0                       |  1|   0|    1|          0|
    |ap_reg_procdone_dct_read_data_U0                                            |  1|   0|    1|          0|
    |ap_reg_procdone_dct_write_data_U0                                           |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_0_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_1_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_2_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_3_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_4_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_5_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_6_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_7_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_0_pipo_status                             |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_1_pipo_status                             |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_2_pipo_status                             |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_3_pipo_status                             |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_4_pipo_status                             |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_5_pipo_status                             |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_6_pipo_status                             |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_7_pipo_status                             |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 23|   0|   23|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

