// Seed: 1471995645
module module_0;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1
);
  id_3 :
  assert property (@(posedge id_3 - id_1 * "" && id_3) id_3)
  else;
  module_0();
endmodule
macromodule module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3
);
  assign id_5 = 1;
  tri1 id_6;
  supply0 id_7;
  assign id_6 = id_7;
  wire id_8;
  id_9(
      .id_0(1 & id_6)
  );
  wire id_10;
  wire id_11;
  module_0();
endmodule
