Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\RealExercise3\Computer_System.qsys --block-symbol-file --output-directory=C:\RealExercise3\Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading RealExercise3/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Bus_master_audio [altera_up_external_bus_to_avalon_bridge 15.0]
Progress: Parameterizing module Bus_master_audio
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Computer_System.Audio_Subsystem: Interrupt sender Audio_Subsystem.audio_irq is not connected to an interrupt receiver
Warning: Computer_System.AV_Config: AV_Config.avalon_av_config_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\RealExercise3\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\RealExercise3\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading RealExercise3/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Bus_master_audio [altera_up_external_bus_to_avalon_bridge 15.0]
Progress: Parameterizing module Bus_master_audio
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Computer_System.Audio_Subsystem: Interrupt sender Audio_Subsystem.audio_irq is not connected to an interrupt receiver
Warning: Computer_System.AV_Config: AV_Config.avalon_av_config_slave must be connected to an Avalon-MM master
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master Bus_master_audio.avalon_master and slave Audio_Subsystem.audio_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Bus_master_audio.avalon_master and slave Audio_Subsystem.audio_slave because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Bus_master_audio.avalon_master and slave Audio_Subsystem.audio_slave because the master has address signal 16 bit wide, but the slave is 2 bit wide.
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio_Subsystem: "Computer_System" instantiated Audio_Subsystem "Audio_Subsystem"
Info: Bus_master_audio: Starting Generation of External Bus to Avalon Bridge
Info: Bus_master_audio: "Computer_System" instantiated altera_up_external_bus_to_avalon_bridge "Bus_master_audio"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Info: Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Bus_master_audio_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Bus_master_audio_avalon_master_translator"
Info: Audio_Subsystem_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Audio_Subsystem_audio_slave_translator"
Info: audio_pll: "Audio_PLL" instantiated altera_pll "audio_pll"
Info: Computer_System: Done "Computer_System" with 14 modules, 35 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
