// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
 */

#include <dt-bindings/clock/qcom,rpmh.h>
#include <dt-bindings/clock/qcom,gcc-lemans.h>
#include <dt-bindings/interconnect/qcom,lemans.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/soc/qcom,rpmh-rsc.h>
#include <dt-bindings/power/qcom-rpmpd.h>

/ {
	model = "Qualcomm Technologies, Inc. Lemans";
	compatible = "qcom,lemans";
	qcom,msm-id = <532 0x10000>, <533 0x10000>;
	interrupt-parent = <&intc>;

	#address-cells = <2>;
	#size-cells = <2>;
	memory { device_type = "memory"; reg = <0 0 0 0>; };

	reserved_memory: reserved-memory { };

	aliases {
		serial0 = &uart2;
	};

	chosen: chosen {
		stdout-path = "serial0:115200n8";
	};

	soc: soc { };

	firmware: firmware { };

	clocks {
		xo_board_clk: xo-board-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
		};

		sleep_clk: sleep-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32764>;
		};
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x0>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_0>;
			L2_0: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
				L3_0: l3-cache {
				      compatible = "cache";
				};
			};
		};

		CPU1: cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x100>;
			enable-method = "psci";
			cpu-release-addr = <0x0 0x90000000>;
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_1>;
			L2_1: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
			};
		};

		CPU2: cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x200>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_2>;
			L2_2: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
			};
		};

		CPU3: cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x300>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_3>;
			L2_3: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
			};
		};

		CPU4: cpu@10000 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10000>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_4>;
			L2_4: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
				L3_1: l3-cache {
				      compatible = "cache";
				};

			};
		};

		CPU5: cpu@10100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10100>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_5>;
			L2_5: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
			};
		};

		CPU6: cpu@10200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10200>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_6>;
			L2_6: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
			};
		};

		CPU7: cpu@10300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10300>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_7>;
			L2_7: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
			};
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};

				core1 {
					cpu = <&CPU1>;
				};

				core2 {
					cpu = <&CPU2>;
				};

				core3 {
					cpu = <&CPU3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&CPU4>;
				};

				core1 {
					cpu = <&CPU5>;
				};

				core2 {
					cpu = <&CPU6>;
				};

				core3 {
					cpu = <&CPU7>;
				};
			};
		};
	};
};

&firmware {
	scm {
		compatible = "qcom,scm";
	};
};

&reserved_memory {
	#address-cells = <2>;
	#size-cells = <2>;
	ranges;

	sail_ss_mem: sail_ss_region@80000000 {
		no-map;
		reg = <0x0 0x80000000 0x0 0x10000000>;
	};

	hyp_mem: hyp_region@90000000 {
		no-map;
		reg = <0x0 0x90000000 0x0 0x600000>;
	};

	xbl_boot_mem: xbl_boot_region@90600000 {
		no-map;
		reg = <0x0 0x90600000 0x0 0x200000>;
	};

	aop_image_mem: aop_image_region@90800000 {
		no-map;
		reg = <0x0 0x90800000 0x0 0x60000>;
	};

	aop_cmd_db_mem: aop_cmd_db_region@90860000 {
		compatible = "qcom,cmd-db";
		no-map;
		reg = <0x0 0x90860000 0x0 0x20000>;
	};

	uefi_log: uefi_log_region@908b0000 {
		no-map;
		reg = <0x0 0x908b0000 0x0 0x10000>;
	};

	reserved_mem: reserved_region@908f0000 {
		no-map;
		reg = <0x0 0x908f0000 0x0 0xf000>;
	};

	secdata_apss_mem: secdata_apss_region@908ff000 {
		no-map;
		reg = <0x0 0x908ff000 0x0 0x1000>;
	};

	smem_mem: smem_region@90900000 {
		no-map;
		reg = <0x0 0x90900000 0x0 0x200000>;
	};

	cpucp_fw_mem: cpucp_fw_region@90b00000 {
		no-map;
		reg = <0x0 0x90b00000 0x0 0x100000>;
	};

	lpass_machine_learning_mem: lpass_machine_learning_region@93b00000 {
		no-map;
		reg = <0x0 0x93b00000 0x0 0xf00000>;
	};

	adsp_rpc_remote_heap_mem: adsp_rpc_remote_heap_region@94a00000 {
		no-map;
		reg = <0x0 0x94a00000 0x0 0x800000>;
	};

	pil_camera_mem: pil_camera_region@95200000 {
		no-map;
		reg = <0x0 0x95200000 0x0 0x500000>;
	};

	pil_adsp_mem: pil_adsp_region@95c00000 {
		no-map;
		reg = <0x0 0x95c00000 0x0 0x1e00000>;
	};

	pil_gdsp0_mem: pil_gdsp0_region@97b00000 {
		no-map;
		reg = <0x0 0x97b00000 0x0 0x1e00000>;
	};

	pil_gdsp1_mem: pil_gdsp1_region@99900000 {
		no-map;
		reg = <0x0 0x99900000 0x0 0x1e00000>;
	};

	pil_cdsp0_mem: pil_cdsp0_region@9b800000 {
		no-map;
		reg = <0x0 0x9b800000 0x0 0x1e00000>;
	};

	pil_gpu_mem: pil_gpu_region@9d600000 {
		no-map;
		reg = <0x0 0x9d600000 0x0 0x2000>;
	};

	pil_cdsp1_mem: pil_cdsp1_region@9d700000 {
		no-map;
		reg = <0x0 0x9d700000 0x0 0x1e00000>;
	};

	pil_cvp_mem: pil_cvp_region@9f500000 {
		no-map;
		reg = <0x0 0x9f500000 0x0 0x700000>;
	};

	pil_video_mem: pil_video_region@9fc00000 {
		no-map;
		reg = <0x0 0x9fc00000 0x0 0x700000>;
	};

	hyptz_reserved_mem: hyptz_reserved_region@beb00000 {
		no-map;
		reg = <0x0 0xbeb00000 0x0 0x11500000>;
	};

	tz_stat_mem: tz_stat_region@d0000000 {
		no-map;
		reg = <0x0 0xd0000000 0x0 0x100000>;
	};

	tags_mem: tags_region@d0100000 {
		no-map;
		reg = <0x0 0xd0100000 0x0 0x1200000>;
	};

	qtee_mem: qtee_region@d1300000 {
		no-map;
		reg = <0x0 0xd1300000 0x0 0x500000>;
	};

	trusted_apps_mem: trusted_apps_region@d1800000 {
		no-map;
		reg = <0x0 0xd1800000 0x0 0x3900000>;
	};

	dump_mem: mem_dump_region {
		compatible = "shared-dma-pool";
		alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
		reusable;
		size = <0 0x3000000>;
	};

	/* global autoconfigured region for contiguous allocations */
	linux,cma {
		compatible = "shared-dma-pool";
		alloc-ranges = <0x0 0x00000000 0x0 0xdfffffff>;
		reusable;
		alignment = <0x0 0x400000>;
		size = <0x0 0x2000000>;
		linux,cma-default;
	};
};

&soc {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0 0 0 0xffffffff>;
	compatible = "simple-bus";

	gcc: clock-controller@100000 {
		compatible = "qcom,lemans-gcc";
		reg = <0x100000 0xc7018>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
		clocks = <&rpmhcc RPMH_CXO_CLK>,
				 <&sleep_clk>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>;
		power-domains = <&rpmhpd LEMANS_CX>;
	};

	aggre1_noc:interconnect-aggre1-noc {
		compatible = "qcom,lemans-aggre1-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;

	};

	aggre2_noc: interconnect-aggre2-noc {
		compatible = "qcom,lemans-aggre2-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	clk_virt: interconnect-clk-virt {
		compatible = "qcom,lemans-clk-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	config_noc: interconnect-config-noc {
		compatible = "qcom,lemans-config-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	dc_noc: interconnect-dc-noc {
		compatible = "qcom,lemans-dc-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	gem_noc: interconnect-gem-noc {
		compatible = "qcom,lemans-gem-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	gpdsp_anoc: interconnect-gpdsp-anoc {
		compatible = "qcom,lemans-gpdsp-anoc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	lpass_ag_noc: interconnect-lpass-ag-noc {
		compatible = "qcom,lemans-lpass-ag-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	mc_virt: interconnect-mc-virt {
		compatible = "qcom,lemans-mc-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	mmss_noc: interconnect-mmss-noc {
		compatible = "qcom,lemans-mmss-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	nspa_noc: interconnect-nspa-noc {
		compatible = "qcom,lemans-nspa-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	nspb_noc: interconnect-nspb-noc {
		compatible = "qcom,lemans-nspb-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	pcie_anoc: interconnect-pcie-anoc {
		compatible = "qcom,lemans-pcie-anoc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	system_noc: interconnect-system-noc {
		compatible = "qcom,lemans-system-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	intc: interrupt-controller@17a00000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		interrupt-controller;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		#redistributor-regions = <1>;
		redistributor-stride = <0x0 0x20000>;
		reg = <0x17a00000 0x10000>,     /* GICD */
		      <0x17a60000 0x100000>;    /* GICR * 8 */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	pdc: interrupt-controller@b220000 {
		compatible = "qcom,lemans-pdc", "qcom,pdc";
		reg = <0xb220000 0x30000>, <0x17c000f0 0x64>;
		qcom,pdc-ranges = <0 480 40>, <40 140 14>, <54 263 1>,
				  <55 306 4>, <59 312 3>, <62 374 2>,
				  <64 434 2>, <66 438 2>, <70 520 1>,
				  <73 523 1>, <118 568 6>, <124 609 3>,
				  <159 638 1>, <160 720 3>, <169 728 30>,
				  <199 416 2>, <201 449 1>, <202 89 1>,
				  <203 451 1>, <204 462 1>, <205 264 1>,
				  <206 579 1>, <207 653 1>, <208 656 1>,
				  <209 659 1>, <210 122 1>, <211 699 1>,
				  <212 705 1>, <213 450 1>, <214 643 2>,
				  <216 646 5>, <221 390 5>, <226 700 2>,
				  <228 440 1>, <229 663 1>, <230 524 2>,
				  <232 612 3>, <235 723 5>;
		#interrupt-cells = <2>;
		interrupt-parent = <&intc>;
		interrupt-controller;
	};

	apps_rsc: rsc@18200000 {
		compatible = "qcom,rpmh-rsc";
		reg = <0x18200000 0x10000>,
		      <0x18210000 0x10000>,
		      <0x18220000 0x10000>;
		reg-names = "drv-0", "drv-1", "drv-2";
		interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
		qcom,tcs-offset = <0xd00>;
		qcom,drv-id = <2>;
		qcom,tcs-config = <ACTIVE_TCS    2>, <SLEEP_TCS     3>,
			<WAKE_TCS 3>, <CONTROL_TCS   0>;
		label = "apps_rsc";

		apps_bcm_voter: bcm_voter {
			compatible = "qcom,bcm-voter";
		};

		rpmhcc: clock-controller {
			compatible = "qcom,lemans-rpmh-clk";
			#clock-cells = <1>;
			clock-names = "xo";
			clocks = <&xo_board_clk>;
		};

		rpmhpd: power-controller {
			compatible = "qcom,lemans-rpmhpd";
			#power-domain-cells = <1>;
			operating-points-v2 = <&rpmhpd_opp_table>;

			rpmhpd_opp_table: opp-table {
				compatible = "operating-points-v2";

				rpmhpd_opp_ret: opp1 {
					opp-level = <RPMH_REGULATOR_LEVEL_RETENTION>;
				};

				rpmhpd_opp_min_svs: opp2 {
					opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
				};

				rpmhpd_opp_low_svs: opp3 {
					opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
				};

				rpmhpd_opp_svs: opp4 {
					opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
				};

				rpmhpd_opp_svs_l1: opp5 {
					opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
				};

				rpmhpd_opp_nom: opp6 {
					opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
				};

				rpmhpd_opp_nom_l1: opp7 {
					opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
				};

				rpmhpd_opp_nom_l2: opp8 {
					opp-level = <RPMH_REGULATOR_LEVEL_NOM_L2>;
				};

				rpmhpd_opp_turbo: opp9 {
					opp-level = <RPMH_REGULATOR_LEVEL_TURBO>;
				};

				rpmhpd_opp_turbo_l1: opp10 {
					opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
				};
			};
		};
	};

	arch_timer: timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 12 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
		clock-frequency = <19200000>;
	};

	memtimer: timer@17c20000 {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		compatible = "arm,armv7-timer-mem";
		reg = <0x17c20000 0x1000>;
		clock-frequency = <19200000>;

		frame@17c21000 {
			frame-number = <0>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c21000 0x1000>,
			      <0x17c22000 0x1000>;
		};

		frame@17c23000 {
			frame-number = <1>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c23000 0x1000>;
			status = "disabled";
		};

		frame@17c25000 {
			frame-number = <2>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c25000 0x1000>;
			status = "disabled";
		};

		frame@17c27000 {
			frame-number = <3>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c27000 0x1000>;
			status = "disabled";
		};

		frame@17c29000 {
			frame-number = <4>;
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c29000 0x1000>;
			status = "disabled";
		};

		frame@17c2b000 {
			frame-number = <5>;
			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c2b000 0x1000>;
			status = "disabled";
		};

		frame@17c2d000 {
			frame-number = <6>;
			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c2d000 0x1000>;
			status = "disabled";
		};
	};

	cpufreq_hw: cpufreq@18591000 {
		compatible = "qcom,lemans-cpufreq-epss", "qcom,cpufreq-epss";
		reg = <0x18591000 0x1000>, <0x18593000 0x1000>;
		reg-names = "freq-domain0", "freq-domain1";

		clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
		clock-names = "xo", "alternate";

		#freq-domain-cells = <1>;
	};

	tlmm: pinctrl@f000000 {
		compatible = "qcom,lemans-pinctrl";
		reg = <0xf000000 0x1000000>;
		interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-ranges = <&tlmm 0 0 149>;
	};

	qcom-wdt@17c10000 {
		compatible = "qcom,kpss-wdt";
		reg = <0x17c10000 0x1000>;
		clocks = <&sleep_clk>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
	};

	qupv3_id_1: geniqup@ac0000 {
		compatible = "qcom,geni-se-qup";
		reg = <0xac0000 0x6000>;
		ranges;

		uart2: serial@a8c000 {
			compatible = "qcom,geni-debug-uart";
			reg = <0xa8c000 0x4000>;
			pinctrl-names = "default";
			pinctrl-0 = <&qupv3_se10_2uart_default>;
			interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	apps_smmu: apps-smmu@15000000 {
                compatible = "qcom,sa8755p-v500", "arm,mmu-500";
                reg = <0x15000000 0x100000>,
                        <0x15182000 0x28>;
                reg-names = "base", "tcu-base";
                #iommu-cells = <2>;
                qcom,skip-init;
                qcom,use-3-lvl-tables;
                #global-interrupts = <2>;
                #size-cells = <1>;
                #address-cells = <1>;
                ranges;

                interrupts =    <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 706 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 689 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 912 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 911 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 910 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 909 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 908 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 907 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 906 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 905 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 904 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 903 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 902 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 901 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 900 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 899 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 898 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 896 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 895 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 894 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 893 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 892 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 891 IRQ_TYPE_LEVEL_HIGH>;

		 anoc_1_tbu: anoc_1_tbu@15189000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x15189000 0x1000>,
                                <0x15182200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x0 0x400>;
                        qcom,iova-width = <36>;
                };

                anoc_2_tbu: anoc_2_tbu@15191000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x15191000 0x1000>,
                                <0x15182208 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x400 0x400>;
                        qcom,iova-width = <36>;
                };

                mnoc_sf_0_tbu: mnoc_sf_0_tbu@15199000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x15199000 0x1000>,
                                <0x15182210 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x800 0x400>;
                        qcom,iova-width = <36>;
                };

                mnoc_sf_1_tbu: mnoc_sf_1_tbu@0x151a1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151A1000 0x1000>,
                                <0x15182218 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0xC00 0x400>;
                        qcom,iova-width = <36>;
                };

                mdp_00_tbu: mdp_00_tbu@0x151a9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151A9000 0x1000>,
                                <0x15182220 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1000 0x400>;
                        qcom,iova-width = <32>;
                };

		mdp_01_tbu: mdp_01_tbu@0x151b1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151B1000 0x1000>,
                                <0x15182228 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1400 0x400>;
                        qcom,iova-width = <32>;
                };

                mdp_10_tbu: mdp_10_tbu@0x151b9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151B9000 0x1000>,
                                <0x15182230 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1800 0x400>;
                        qcom,iova-width = <32>;
                };

                mdp_11_tbu: mdp_11_tbu@151c1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151C1000 0x1000>,
                                < 0x15182238 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1C00 0x400>;
                        qcom,iova-width = <32>;
                };

                nsp_00_tbu: nsp_00_tbu@151c9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151C9000 0x1000>,
                                < 0x15182240 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2000 0x400>;
                        qcom,iova-width = <32>;
                };

		nsp_01_tbu: nsp_01_tbu@151d1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151D1000 0x1000>,
                                < 0x15182248 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2400 0x400>;
                        qcom,iova-width = <32>;
                };

                nsp_10_tbu: nsp_10_tbu@151d9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151D9000 0x1000>,
                                < 0x15182250 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2800 0x400>;
                        qcom,iova-width = <32>;
                };

                nsp_11_tbu: nsp_11_tbu@151e1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151E1000 0x1000>,
                                < 0x15182258 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2C00 0x400>;
                        qcom,iova-width = <32>;
                };

                lpass_tbu: lpass_tbu@151e9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151E9000 0x1000>,
                                < 0x15182260 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x3000 0x400>;
                        qcom,iova-width = <32>;
                };

                cam_tbu: cam_tbu@151f1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151F1000 0x1000>,
                                < 0x15182268 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x3400 0x400>;
                        qcom,iova-width = <32>;
                };

		gpdsp_sail_ss_tbu: gpdsp_sail_ss_tbu@151f9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151F9000 0x1000>,
                                < 0x15182270 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x3800 0x400>;
                        qcom,iova-width = <32>;
                };

	};

	pcie_smmu: pcie-smmu@0x15200000 {
                compatible = "qcom,sa8755p-v500", "arm,mmu-500";
                reg = <0x15200000 0x80000>,
                        <0x152F2000 0x28>;
                reg-names = "base", "tcu-base";
                #iommu-cells = <2>;
                qcom,skip-init;
                qcom,use-3-lvl-tables;
                qcom,split-tables;
                #global-interrupts = <2>;
                #size-cells = <1>;
                #address-cells = <1>;
                #tcu-testbus-version = <1>;
                ranges;

                interrupts =    <GIC_SPI 920 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 921 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 925 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 926 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 927 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 928 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 950 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 951 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 952 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 953 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 954 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 955 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 956 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 957 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 958 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 885 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 886 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 887 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 888 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 820 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 823 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 840 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 841 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 842 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 843 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 844 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 845 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 847 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 848 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 849 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 802 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 803 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 804 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 805 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 806 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 807 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 808 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 809 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 810 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 811 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 812 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 813 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 814 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 837 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 838 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 839 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 854 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 855 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 856 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 790 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH>;

		pcie_0_tbu: pcie_0_tbu@152f9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x152F9000 0x1000>,
                                <0x152F2200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x0 0x400>;
                        qcom,iova-width = <36>;
                };

                pcie_1_tbu: pcie_1_tbu@152fb000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x152FB000 0x1000>,
                                <0x152F3200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x400 0x400>;
                        qcom,iova-width = <36>;
                };
        };
#if 0
	kgsl_smmu: kgsl-smmu@3da0000 {
                compatible = "qcom,sa8755p-v500", "arm,mmu-500";
                reg = <0x3da0000 0x20000>,
                        <0x3dca000 0x28>;
                reg-names = "base", "tcu-base";
                #iommu-cells = <2>;
                qcom,skip-init;
                qcom,use-3-lvl-tables;
                qcom,split-tables;
                #global-interrupts = <2>;
                #size-cells = <1>;
                #address-cells = <1>;
                #tcu-testbus-version = <1>;
                ranges;
                dma-coherent;
                qcom,regulator-names = "vdd";
                vdd-supply = <&gpu_cc_cx_gdsc>;

                clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>,
                        <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>,
                        <&gpucc GPU_CC_AHB_CLK>,
                        <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
                        <&gpucc GPU_CC_CX_GMU_CLK>,
                        <&gpucc GPU_CC_HUB_CX_INT_CLK>,
                        <&gpucc GPU_CC_HUB_AON_CLK>;

                clock-names = "gcc_gpu_memnoc_gfx",
                                "gcc_gpu_snoc_dvm_gfx",
                                "gpu_cc_ahb",
                                "gpu_cc_hlos1_vote_gpu_smmu_clk",
                                "gpu_cc_cx_gmu_clk",
                                "gpu_cc_hub_cx_int_clk",
                                "gpu_cc_hub_aon_clk";

		interrupts =    <GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 679 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 681 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 682 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 683 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH>;

                gfx_0_tbu: gfx_0_tbu@3dd1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DD1000 0x1000>,
                                <0x3DCA200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x0 0x400>;
                        qcom,iova-width = <49>;
                };

                gfx_1_tbu: gfx_1_tbu@3dd3000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DD3000 0x1000>,
                                <0x3DCA208 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x400 0x400>;
                        qcom,iova-width = <49>;
                };

                gfx_2_tbu: gfx_2_tbu@3dd9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DD9000 0x1000>,
                                <0x3DCB200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x800 0x400>;
                        qcom,iova-width = <49>;
                };

		gfx_3_tbu: gfx_3_tbu@3ddb000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DDB000 0x1000>,
                                <0x3DCB208 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0xC00 0x400>;
                        qcom,iova-width = <49>;
                };
        };
#endif
};
#include "lemans-pinctrl.dtsi"
