

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Thu Jun 13 11:26:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.268 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   802830|   802830|  2.673 ms|  2.673 ms|  802830|  802830|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop6_loop7_loop8_loop9  |   802828|   802828|        14|          1|          1|  802816|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      305|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        0|     -|       32|       33|    0|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      378|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      871|      845|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U27  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v26_U  |node3_v43_RAM_AUTO_1R1W  |        0|  32|  33|    0|     8|   32|     1|          256|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                         |        0|  32|  33|    0|     8|   32|     1|          256|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_191_p2                  |         +|   0|  0|  27|          20|           1|
    |add_ln68_fu_315_p2                  |         +|   0|  0|  21|          14|           1|
    |add_ln69_1_fu_301_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln69_fu_359_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln70_fu_295_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln77_fu_399_p2                  |         +|   0|  0|  13|           6|           6|
    |and_ln66_fu_254_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln67_1_fu_230_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln67_fu_218_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_269                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                    |       and|   0|  0|   2|           1|           1|
    |cmp18_fu_376_p2                     |      icmp|   0|  0|  12|           4|           1|
    |cmp27_fu_386_p2                     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln67_fu_185_p2                 |      icmp|   0|  0|  27|          20|          19|
    |icmp_ln68_fu_200_p2                 |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln69_fu_224_p2                 |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln70_fu_212_p2                 |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln72_fu_289_p2                 |      icmp|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln66_1_fu_248_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln66_2_fu_260_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln66_3_fu_266_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln66_fu_236_p2                   |        or|   0|  0|   2|           1|           1|
    |grp_fu_142_p0                       |    select|   0|  0|  32|           1|           1|
    |select_ln66_1_fu_272_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln66_fu_352_p3               |    select|   0|  0|   4|           1|           1|
    |select_ln68_fu_321_p3               |    select|   0|  0|  14|           1|           1|
    |select_ln69_1_fu_307_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln69_fu_365_p3               |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_242_p2                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_fu_206_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 305|         134|          86|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_v30_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v31_load               |   9|          2|    4|          8|
    |indvar_flatten13_fu_84                  |   9|          2|   14|         28|
    |indvar_flatten36_fu_88                  |   9|          2|   20|         40|
    |indvar_flatten_fu_80                    |   9|          2|    8|         16|
    |real_start                              |   9|          2|    1|          2|
    |v30_fu_76                               |   9|          2|    4|          8|
    |v31_fu_72                               |   9|          2|    4|          8|
    |v74_blk_n                               |   9|          2|    1|          2|
    |v75_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  105|        210|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln66_reg_495                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp18_reg_515                      |   1|   0|    1|          0|
    |cmp27_reg_520                      |   1|   0|    1|          0|
    |icmp_ln72_reg_505                  |   1|   0|    1|          0|
    |indvar_flatten13_fu_84             |  14|   0|   14|          0|
    |indvar_flatten36_fu_88             |  20|   0|   20|          0|
    |indvar_flatten_fu_80               |   8|   0|    8|          0|
    |or_ln66_reg_490                    |   1|   0|    1|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |trunc_ln69_reg_500                 |   3|   0|    3|          0|
    |v26_addr_reg_509                   |   3|   0|    3|          0|
    |v27_fu_92                          |  32|   0|   32|          0|
    |v30_fu_76                          |   4|   0|    4|          0|
    |v31_fu_72                          |   4|   0|    4|          0|
    |v36_reg_539                        |  32|   0|   32|          0|
    |v37_reg_549                        |  32|   0|   32|          0|
    |cmp18_reg_515                      |  64|  32|    1|          0|
    |cmp27_reg_520                      |  64|  32|    1|          0|
    |v26_addr_reg_509                   |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 378|  96|  191|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v75_dout            |   in|   32|     ap_fifo|           v75|       pointer|
|v75_num_data_valid  |   in|   18|     ap_fifo|           v75|       pointer|
|v75_fifo_cap        |   in|   18|     ap_fifo|           v75|       pointer|
|v75_empty_n         |   in|    1|     ap_fifo|           v75|       pointer|
|v75_read            |  out|    1|     ap_fifo|           v75|       pointer|
|v74_din             |  out|   32|     ap_fifo|           v74|       pointer|
|v74_num_data_valid  |   in|   18|     ap_fifo|           v74|       pointer|
|v74_fifo_cap        |   in|   18|     ap_fifo|           v74|       pointer|
|v74_full_n          |   in|    1|     ap_fifo|           v74|       pointer|
|v74_write           |  out|    1|     ap_fifo|           v74|       pointer|
|v70_address0        |  out|    6|   ap_memory|           v70|         array|
|v70_ce0             |  out|    1|   ap_memory|           v70|         array|
|v70_q0              |   in|   32|   ap_memory|           v70|         array|
+--------------------+-----+-----+------------+--------------+--------------+

