
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=xil_Reconfigurator><h1 id="entity-xil_reconfigurator">Entity: xil_Reconfigurator</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1195 210"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="645,0 660,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="320" height="70" fill="black" x="660" y="0"></rect><rect id="SvgjsRect1007" width="316" height="65" fill="#bdecb6" x="662" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="640" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="675" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   DEBUG </tspan></text><line id="SvgjsLine1012" x1="645" y1="15" x2="660" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="640" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   FREQ </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="675" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   CLOCK_FREQ </tspan></text><line id="SvgjsLine1017" x1="645" y1="35" x2="660" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="640" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   T_XIL_DRP_CONFIG_ROM </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="675" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   CONFIG_ROM </tspan></text><line id="SvgjsLine1022" x1="645" y1="55" x2="660" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1023" width="320" height="130" fill="black" x="660" y="75"></rect><rect id="SvgjsRect1024" width="316" height="125" fill="#fdfd96" x="662" y="77"></rect><text id="SvgjsText1025" font-family="Helvetica" x="640" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="675" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   Clock </tspan></text><line id="SvgjsLine1029" x1="645" y1="90" x2="660" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="640" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="675" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   Reset </tspan></text><line id="SvgjsLine1034" x1="645" y1="110" x2="660" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="640" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="675" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   Reconfig </tspan></text><line id="SvgjsLine1039" x1="645" y1="130" x2="660" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="640" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(log2ceilnz(CONFIG_ROM'length) - 1 downto 0) </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="675" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   ConfigSelect </tspan></text><line id="SvgjsLine1044" x1="645" y1="150" x2="660" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="640" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   T_XIL_DRP_DATA </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="675" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   DRP_DataIn </tspan></text><line id="SvgjsLine1049" x1="645" y1="170" x2="660" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="640" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="640" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="675" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="675" svgjs:data="{&quot;newLined&quot;:true}">   DRP_Ack </tspan></text><line id="SvgjsLine1054" x1="645" y1="190" x2="660" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="1000" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="1000" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="965" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="965" svgjs:data="{&quot;newLined&quot;:true}">   ReconfigDone </tspan></text><line id="SvgjsLine1059" x1="980" y1="90" x2="995" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="1000" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="1000" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="965" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="965" svgjs:data="{&quot;newLined&quot;:true}">   DRP_en </tspan></text><line id="SvgjsLine1064" x1="980" y1="110" x2="995" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="1000" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="1000" svgjs:data="{&quot;newLined&quot;:true}">   T_XIL_DRP_ADDRESS </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="965" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="965" svgjs:data="{&quot;newLined&quot;:true}">   DRP_Address </tspan></text><line id="SvgjsLine1069" x1="980" y1="130" x2="995" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="1000" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="1000" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="965" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="965" svgjs:data="{&quot;newLined&quot;:true}">   DRP_we </tspan></text><line id="SvgjsLine1074" x1="980" y1="150" x2="995" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="1000" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="1000" svgjs:data="{&quot;newLined&quot;:true}">   T_XIL_DRP_DATA </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="965" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="965" svgjs:data="{&quot;newLined&quot;:true}">   DRP_DataOut </tspan></text><line id="SvgjsLine1079" x1="980" y1="170" x2="995" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>EMACS settings: -<em>-  tab-width: 2; indent-tabs-mode: t -</em>- vim: tabstop=2:shiftwidth=2:noexpandtab kate: tab-width 2; replace-tabs off; indent-width 2; ============================================================================= Authors:                    Patrick Lehmann Entity:                    Reconfiguration engine for DRP enabled Xilinx primtives Description:</p><hr /><p>Many complex primitives in a Xilinx device offer a Dynamic Reconfiguration Port (DRP) to reconfigure a primitive at runtime without reconfiguring the whole FPGA. This module is a DRP master that can be pre-configured at compile time with different configuration sets. The configuration sets are mapped into a ROM. The user can select a stored configuration with <code>ConfigSelect</code>. Sending a strobe to <code>Reconfig</code> will start the reconfiguration process. The operation completes with another strobe on <code>ReconfigDone</code>. License: ============================================================================= Copyright 2007-2016 Technische Universitaet Dresden - Germany Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. =============================================================================</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEBUG</td>
<td>boolean</td>
<td>FALSE</td>
<td></td>
</tr>
<tr>
<td>CLOCK_FREQ</td>
<td>FREQ</td>
<td>100 MHz</td>
<td></td>
</tr>
<tr>
<td>CONFIG_ROM</td>
<td>T_XIL_DRP_CONFIG_ROM</td>
<td>(0 downto 0 =&gt; C_XIL_DRP_CONFIG_SET_EMPTY)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>Reconfig</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>ReconfigDone</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>ConfigSelect</td>
<td>in</td>
<td>std_logic_vector(log2ceilnz(CONFIG_ROM'length) - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>DRP_en</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>DRP_Address</td>
<td>out</td>
<td>T_XIL_DRP_ADDRESS</td>
<td></td>
</tr>
<tr>
<td>DRP_we</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>DRP_DataIn</td>
<td>in</td>
<td>T_XIL_DRP_DATA</td>
<td></td>
</tr>
<tr>
<td>DRP_DataOut</td>
<td>out</td>
<td>T_XIL_DRP_DATA</td>
<td></td>
</tr>
<tr>
<td>DRP_Ack</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>State</td>
<td>T_STATE</td>
<td>DualConfiguration - Statemachine</td>
</tr>
<tr>
<td>NextState</td>
<td>T_STATE</td>
<td></td>
</tr>
<tr>
<td>DataBuffer_en</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>DataBuffer_d</td>
<td>T_XIL_DRP_DATA</td>
<td></td>
</tr>
<tr>
<td>ROM_Entry</td>
<td>T_XIL_DRP_CONFIG</td>
<td></td>
</tr>
<tr>
<td>ROM_LastConfigWord</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>ConfigSelect_d</td>
<td>std_logic_vector(ConfigSelect'range)</td>
<td></td>
</tr>
<tr>
<td>ConfigIndex_rst</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>ConfigIndex_en</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>ConfigIndex_us</td>
<td>unsigned(CONFIGINDEX_BITS - 1 downto 0)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONFIGINDEX_BITS</td>
<td>positive</td>
<td>log2ceilnz(CONFIG_ROM'length)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_STATE</td>
<td>(         ST_IDLE,        ST_READ_BEGIN,  ST_READ_WAIT,       ST_WRITE_BEGIN, ST_WRITE_WAIT,      ST_DONE     )</td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>unnamed: <em>( Clock )</em><br />
configuration index counter</li>
</ul>
<p><strong>Description</strong><br />
configuration index counter</p>
<ul>
<li>unnamed: <em>( Clock )</em><br />
data buffer for DRP configuration words</li>
</ul>
<p><strong>Description</strong><br />
data buffer for DRP configuration words</p>
<ul>
<li>unnamed: <em>( Clock )</em><br />
DRP read-modify-write statemachine</li>
</ul>
<p><strong>Description</strong><br />
DRP read-modify-write statemachine</p>
<ul>
<li>unnamed: <em>( State, Reconfig, ROM_LastConfigWord, DRP_Ack )</em></li>
</ul><br><br><br><br><br><br>