# fulladder_verilog
Pull directory and open existing project in verilog application like Vivado 2019.2 in order to simulate the circuit and its components. Board is constructed on the xc1a35ticpg236-1L part. Both a custom module and existing utility vector were used to construct the full adder. 
