
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.64

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
     3    5.12    0.01    0.09    0.09 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net5 (net)
                  0.01    0.00    0.09 ^ _16_/B (MUX2_X1)
     1    1.11    0.01    0.04    0.13 ^ _16_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.13 ^ _17_/A2 (OR2_X1)
     1    1.31    0.01    0.02    0.15 ^ _17_/ZN (OR2_X1)
                                         _00_ (net)
                  0.01    0.00    0.15 ^ counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.60    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _15_/A (BUF_X4)
     4    8.58    0.01    0.02    0.22 ^ _15_/Z (BUF_X4)
                                         _05_ (net)
                  0.01    0.00    0.22 ^ _16_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.27 v _16_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.27 v _17_/A2 (OR2_X1)
     1    1.23    0.01    0.05    0.32 v _17_/ZN (OR2_X1)
                                         _00_ (net)
                  0.01    0.00    0.32 v counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.60    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _15_/A (BUF_X4)
     4    8.58    0.01    0.02    0.22 ^ _15_/Z (BUF_X4)
                                         _05_ (net)
                  0.01    0.00    0.22 ^ _16_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.27 v _16_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.27 v _17_/A2 (OR2_X1)
     1    1.23    0.01    0.05    0.32 v _17_/ZN (OR2_X1)
                                         _00_ (net)
                  0.01    0.00    0.32 v counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.1837494969367981

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9255

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
55.28273010253906

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9114

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.14 v _16_/Z (MUX2_X1)
   0.05    0.19 v _17_/ZN (OR2_X1)
   0.00    0.19 v counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
           0.19   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.77   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.13 ^ _16_/Z (MUX2_X1)
   0.02    0.15 ^ _17_/ZN (OR2_X1)
   0.00    0.15 ^ counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
           0.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.15   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3224

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.6374

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
197.704715

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.54e-05   1.03e-06   3.11e-07   2.67e-05  79.1%
Combinational          4.89e-06   1.71e-06   4.35e-07   7.04e-06  20.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.03e-05   2.75e-06   7.46e-07   3.38e-05 100.0%
                          89.7%       8.1%       2.2%
