ARM GAS  /tmp/ccQOqu5L.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.fmc_ready_wait,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	fmc_ready_wait:
  26              	.LVL0:
  27              	.LFB151:
  28              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \file  gd32e10x_fmc.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief FMC driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
ARM GAS  /tmp/ccQOqu5L.s 			page 2


  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** #include "gd32e10x_fmc.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /* FMC register bit offset */
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** #define OB_WP1_WP1_OFFSET                 ((uint32_t)8U)
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** #define OB_WP2_WP2_OFFSET                 ((uint32_t)16U)
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** #define OB_WP3_WP3_OFFSET                 ((uint32_t)24U)
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** #define FMC_OBSTAT_USER_OFFSET            ((uint32_t)2U)
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** #define FMC_OBSTAT_DATA_OFFSET            ((uint32_t)10U)
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /* return the FMC state */
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** static fmc_state_enum fmc_state_get(void);
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /* check FMC ready or not */
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** static fmc_state_enum fmc_ready_wait(uint32_t timeout);
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      set the wait state counter value
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  wscnt:wait state counter value
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WAIT_STATE_0: FMC 0 wait
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WAIT_STATE_1: FMC 1 wait
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WAIT_STATE_2: FMC 2 wait
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WAIT_STATE_3: FMC 3 wait
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t ws;
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws = FMC_WS;
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* set the wait state counter value */
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws &= ~FMC_WS_WSCNT;
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS = (ws | wscnt);
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      enable pre-fetch
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_prefetch_enable(void)
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_PFEN;
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      disable pre-fetch
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
ARM GAS  /tmp/ccQOqu5L.s 			page 3


  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_prefetch_disable(void)
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS &= ~FMC_WS_PFEN;
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      enable IBUS cache
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_ibus_enable(void)
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_ICEN;
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      disable IBUS cache
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_ibus_disable(void)
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS &= ~FMC_WS_ICEN;
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      enable DBUS cache
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_dbus_enable(void)
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_DCEN;
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      disable DBUS cache
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_dbus_disable(void)
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS &= ~FMC_WS_DCEN;
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      reset IBUS cache
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_ibus_reset(void)
ARM GAS  /tmp/ccQOqu5L.s 			page 4


 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_ICRST;
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      reset DBUS cache
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_dbus_reset(void)
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_DCRST;
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      set program width to flash memory
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  pgw: the width of program
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PROG_W_32B: 32-bit program width to flash memory
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PROG_W_64B: 64-bit program width to flash memory
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_program_width_set(uint32_t pgw)
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t ws = 0U;
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* configure program width to flash memory */
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws = FMC_WS;
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws &= ~FMC_WS_PGW;
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws |= pgw;
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS = ws;
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      unlock the main FMC operation
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_unlock(void)
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET != (FMC_CTL & FMC_CTL_LK)){
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC unlock key */
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_KEY = UNLOCK_KEY0;
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_KEY = UNLOCK_KEY1;
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      lock the main FMC operation
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_lock(void)
ARM GAS  /tmp/ccQOqu5L.s 			page 5


 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* set the LK bit */
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_CTL |= FMC_CTL_LK; 
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      erase page
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  page_address: the page address to be erased
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_address)
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state;
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* if the last operation is completed, start page erase */
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_PER;
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_ADDR = page_address;
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PER bit */
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL &= ~FMC_CTL_PER;
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      erase whole chip
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state;
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* wait for the FMC ready */
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* start whole chip erase */
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_MER;
ARM GAS  /tmp/ccQOqu5L.s 			page 6


 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the MER bit */
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL &= ~FMC_CTL_MER;
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state  */
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      program a double word at the corresponding address
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  address: address to program
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  data: double word to program
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum fmc_doubleword_program(uint32_t address, uint64_t data)
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT); 
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         *(__IO uint64_t*)(address) = data;
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      program a word at the corresponding address
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  address: address to program
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  data: word to program
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
ARM GAS  /tmp/ccQOqu5L.s 			page 7


 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT); 
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG32(address) = data;
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      program a half word at the corresponding address
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  address: address to program
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  data: halfword to program
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT); 
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG16(address) = data;
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      unlock the option bytes operation
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void ob_unlock(void)
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
ARM GAS  /tmp/ccQOqu5L.s 			page 8


 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET == (FMC_CTL & FMC_CTL_OBWEN)){
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC key */
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY0;
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      lock the option bytes operation
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void ob_lock(void)
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* reset the OBWEN bit */
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_CTL &= ~FMC_CTL_OBWEN;
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      erase the FMC option bytes
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 unlock the FMC_CTL and option bytes before calling this function
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum ob_erase(void)
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t temp;
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* check the option bytes security protection value */
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET != ob_security_protection_flag_get()){
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         temp_spc = FMC_USPC;
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* start erase the option bytes */
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_OBER;
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if(FMC_READY == fmc_state){
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBER bit */
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             FMC_CTL &= ~FMC_CTL_OBER;
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* set the OBPG bit */
ARM GAS  /tmp/ccQOqu5L.s 			page 9


 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             FMC_CTL |= FMC_CTL_OBPG;
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp = ((uint32_t)temp_spc)|0xffff0000;
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* no security protection */
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             OB_SPC = temp; 
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* wait for the FMC ready */
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT); 
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 FMC_CTL &= ~FMC_CTL_OBPG;
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }else{
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 FMC_CTL &= ~FMC_CTL_OBPG;
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      enable write protection
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 one or more parameters can be selected which are shown as below:
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_WP_ALL: write protect all sector
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_WPx(x=0..31): write protect specify sector
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum ob_write_protection_enable(uint32_t ob_wp)
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t temp1,temp2;
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ob_wp = (uint32_t)(~ob_wp);
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> OB_WP1_WP1_OFFSET);
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> OB_WP2_WP2_OFFSET);
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> OB_WP3_WP3_OFFSET);
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp1 = (((uint32_t)temp_wp1)<<16) | ((uint32_t)temp_wp0);
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp2 = (((uint32_t)temp_wp3)<<16) | ((uint32_t)temp_wp2);
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the OBPG bit*/
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_OBPG;
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
ARM GAS  /tmp/ccQOqu5L.s 			page 10


 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if(0xFFFFU != temp1){
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             OB_WP0 = temp1;
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* wait for the FMC ready */
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if(0xFFFFU != temp2){
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             OB_WP2 = temp2;
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* wait for the FMC ready */
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             FMC_CTL &= ~FMC_CTL_OBPG;
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     } 
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      configure security protection
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  ob_spc: specify security protection
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_NSPC: no security protection
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_USPC: under security protection
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum ob_security_protection_config(uint8_t ob_spc)
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_spc;
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t temp;
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_OBER;
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if(FMC_READY == fmc_state){
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBER bit */
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             FMC_CTL &= ~FMC_CTL_OBER;
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* start the option bytes program */
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             FMC_CTL |= FMC_CTL_OBPG;
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp_spc = (uint16_t)ob_spc;
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp = ((uint32_t)temp_spc)|0xffff0000;
ARM GAS  /tmp/ccQOqu5L.s 			page 11


 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* config security protection */
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             OB_SPC = temp; 
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* wait for the FMC ready */
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT); 
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 FMC_CTL &= ~FMC_CTL_OBPG;
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }else{
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBER bit */
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 FMC_CTL &= ~FMC_CTL_OBER;
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      program the FMC user option bytes 
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  ob_fwdgt: option bytes free watchdog value
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_FWDGT_SOFTWARE: software free watchdog
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_FWDGT_HARDWARE: hardware free watchdog
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  ob_deepsleep: option bytes deepsleep reset value
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_DEEPSLEEP_NO_RST: no reset when entering deepsleep mode
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode 
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  ob_stdby:option bytes standby reset value
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_STDBY_NO_RST: no reset when entering standby mode
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby)
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint8_t temp;
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* wait for the FMC ready */
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the OBPG bit*/
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_OBPG; 
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         temp = ((uint8_t)((uint8_t)((uint8_t)(ob_fwdgt) | ob_deepsleep) | ob_stdby) | (OB_USER_MASK
ARM GAS  /tmp/ccQOqu5L.s 			page 12


 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         OB_USER = temp;
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             FMC_CTL &= ~FMC_CTL_OBPG;
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      program option bytes data
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  address: the option bytes address to be programmed
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  data: the byte to be programmed
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_READY: the operation has been completed
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGERR: program error
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_PGAERR: program alignment error
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_TOERR: timeout error
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** fmc_state_enum ob_data_program(uint32_t address, uint8_t data)
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the OBPG bit */
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_OBPG; 
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG16(address) = data;
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             FMC_CTL &= ~FMC_CTL_OBPG;
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      get the FMC user option bytes
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     the FMC user option bytes values
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** uint8_t ob_user_get(void)
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC user option bytes value */
ARM GAS  /tmp/ccQOqu5L.s 			page 13


 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return (uint8_t)(FMC_OBSTAT >> FMC_OBSTAT_USER_OFFSET);
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      get OB_DATA in register FMC_OBSTAT
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     ob_data
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** uint16_t ob_data_get(void)
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return (uint16_t)(FMC_OBSTAT >> FMC_OBSTAT_DATA_OFFSET);
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      get the FMC option bytes write protection
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     the FMC write protection option bytes value
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** uint32_t ob_write_protection_get(void)
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC write protection option bytes value */
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return FMC_WP;
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      get the FMC option bytes security protection
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** FlagStatus ob_security_protection_flag_get(void)
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FlagStatus spc_state = RESET;
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET != (FMC_OBSTAT & FMC_OBSTAT_SPC)){
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         spc_state = SET;
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }else{
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         spc_state = RESET;
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return spc_state;
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      enable FMC interrupt
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_END: enable FMC end of program interrupt
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_ERR: enable FMC error interrupt
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_interrupt_enable(fmc_int_enum interrupt)
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VAL(interrupt) |= BIT(FMC_BIT_POS(interrupt));
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
ARM GAS  /tmp/ccQOqu5L.s 			page 14


 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      disable FMC interrupt
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_END: enable FMC end of program interrupt
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_ERR: enable FMC error interrupt
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_interrupt_disable(fmc_int_enum interrupt)
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VAL(interrupt) &= ~BIT(FMC_BIT_POS(interrupt));
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      check flag is set or not
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  flag: check FMC flag
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_BUSY: FMC busy flag
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_PGERR: FMC operation error flag
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_PGAERR: FMC program alignment error flag
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_WPERR: FMC erase/program protection error flag
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_END: FMC end of operation flag
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** FlagStatus fmc_flag_get(fmc_flag_enum flag)
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET != (FMC_REG_VAL(flag) & BIT(FMC_BIT_POS(flag)))){
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }else{
 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return RESET;
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      clear the FMC flag
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  flag: clear FMC flag
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_PGERR: FMC operation error flag
 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_PGAERR: FMC program alignment error flag
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_WPERR: FMC erase/program protection error flag
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_END: FMC end of operation flag
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_flag_clear(fmc_flag_enum flag)
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VAL(flag) |= BIT(FMC_BIT_POS(flag));
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      get FMC interrupt flag state
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to fmc_interrupt_flag_enum
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_FLAG_PGERR: FMC operation error interrupt flag
ARM GAS  /tmp/ccQOqu5L.s 			page 15


 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_PGAERR: FMC program alignment error flag
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_FLAG_WPERR: FMC erase/program protection error interrupt flag
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_FLAG_END: FMC end of operation interrupt flag
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag)
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FlagStatus ret1 = RESET;
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FlagStatus ret2 = RESET;
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_STAT_REG_OFFSET == FMC_REG_OFFSET_GET(flag)){
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt flag */
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         ret1 = (FlagStatus)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt enale bit */
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         ret2 = (FlagStatus)(FMC_CTL & BIT(FMC_BIT_POS1(flag)));
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(ret1 && ret2){
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }else{
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return RESET;
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      clear FMC interrupt flag state
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to can_interrupt_flag_enum
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_FLAG_PGERR: FMC operation error interrupt flag bit
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_FLAG_PGAERR: FMC program alignment error flag bit
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_FLAG_WPERR: FMC erase/program protection error interrupt flag bit
 804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       \arg        FMC_INT_FLAG_END: FMC end of operation interrupt flag bit
 805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     none
 807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag)
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VALS(flag) |= BIT(FMC_BIT_POS0(flag));
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      get the FMC state
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  none
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** static fmc_state_enum fmc_state_get(void)
 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY)){
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = FMC_BUSY;
 825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }else{
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT & FMC_STAT_WPERR)){
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = FMC_WPERR;
 828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }else{
ARM GAS  /tmp/ccQOqu5L.s 			page 16


 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT & (FMC_STAT_PGERR))){
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 fmc_state = FMC_PGERR; 
 831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }else{
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 if((uint32_t)0x00U != (FMC_STAT & (FMC_STAT_PGAERR))){
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                     fmc_state = FMC_PGAERR; 
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 }
 835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   }
 838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** /*!
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \brief      check whether FMC is ready or not
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[in]  timeout: count of loop
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \param[out] none
 846:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** */
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** static fmc_state_enum fmc_ready_wait(uint32_t timeout)
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
  29              		.loc 1 849 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
  34              		.loc 1 850 5 view .LVU1
  35              		.loc 1 850 5 is_stmt 0 view .LVU2
  36 0000 0138     		subs	r0, r0, #1
  37              	.LVL1:
  38              	.LBB4:
  39              	.LBB5:
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = FMC_BUSY;
  40              		.loc 1 823 28 view .LVU3
  41 0002 104A     		ldr	r2, .L12
  42 0004 02E0     		b	.L4
  43              	.LVL2:
  44              	.L2:
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
  45              		.loc 1 839 5 is_stmt 1 view .LVU4
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
  46              		.loc 1 839 5 is_stmt 0 view .LVU5
  47              	.LBE5:
  48              	.LBE4:
 851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* wait for FMC ready */
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     do{
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get FMC state */
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = fmc_state_get();
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         timeout--;
  49              		.loc 1 856 9 is_stmt 1 view .LVU6
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
  50              		.loc 1 857 11 view .LVU7
  51              		.loc 1 857 36 is_stmt 0 view .LVU8
  52 0006 431E     		subs	r3, r0, #1
  53 0008 B0B1     		cbz	r0, .L11
ARM GAS  /tmp/ccQOqu5L.s 			page 17


  54              	.LVL3:
  55              		.loc 1 857 36 view .LVU9
  56 000a 1846     		mov	r0, r3
  57              	.LVL4:
  58              	.L4:
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get FMC state */
  59              		.loc 1 853 5 is_stmt 1 discriminator 2 view .LVU10
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         timeout--;
  60              		.loc 1 855 9 discriminator 2 view .LVU11
  61              	.LBB8:
  62              	.LBI4:
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** {
  63              		.loc 1 819 23 discriminator 2 view .LVU12
  64              	.LBB6:
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
  65              		.loc 1 821 5 discriminator 2 view .LVU13
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = FMC_BUSY;
  66              		.loc 1 823 5 discriminator 2 view .LVU14
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = FMC_BUSY;
  67              		.loc 1 823 28 is_stmt 0 discriminator 2 view .LVU15
  68 000c D368     		ldr	r3, [r2, #12]
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = FMC_BUSY;
  69              		.loc 1 823 7 discriminator 2 view .LVU16
  70 000e 13F0010F 		tst	r3, #1
  71 0012 F8D1     		bne	.L2
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = FMC_WPERR;
  72              		.loc 1 826 9 is_stmt 1 view .LVU17
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = FMC_WPERR;
  73              		.loc 1 826 32 is_stmt 0 view .LVU18
  74 0014 0B4B     		ldr	r3, .L12
  75 0016 DB68     		ldr	r3, [r3, #12]
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             fmc_state = FMC_WPERR;
  76              		.loc 1 826 11 view .LVU19
  77 0018 13F0100F 		tst	r3, #16
  78 001c 0ED1     		bne	.L6
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 fmc_state = FMC_PGERR; 
  79              		.loc 1 829 13 is_stmt 1 view .LVU20
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 fmc_state = FMC_PGERR; 
  80              		.loc 1 829 36 is_stmt 0 view .LVU21
  81 001e 094B     		ldr	r3, .L12
  82 0020 DB68     		ldr	r3, [r3, #12]
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 fmc_state = FMC_PGERR; 
  83              		.loc 1 829 15 view .LVU22
  84 0022 13F0040F 		tst	r3, #4
  85 0026 0BD1     		bne	.L7
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                     fmc_state = FMC_PGAERR; 
  86              		.loc 1 832 17 is_stmt 1 view .LVU23
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                     fmc_state = FMC_PGAERR; 
  87              		.loc 1 832 40 is_stmt 0 view .LVU24
  88 0028 064B     		ldr	r3, .L12
  89 002a DB68     		ldr	r3, [r3, #12]
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 }
  90              		.loc 1 833 31 view .LVU25
  91 002c 13F0080F 		tst	r3, #8
  92 0030 0CBF     		ite	eq
  93 0032 0020     		moveq	r0, #0
  94              	.LVL5:
ARM GAS  /tmp/ccQOqu5L.s 			page 18


 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 }
  95              		.loc 1 833 31 view .LVU26
  96 0034 0320     		movne	r0, #3
  97 0036 7047     		bx	lr
  98              	.LVL6:
  99              	.L11:
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 }
 100              		.loc 1 833 31 view .LVU27
 101              	.LBE6:
 102              	.LBE8:
 858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_BUSY == fmc_state){
 860:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         fmc_state = FMC_TOERR;
 103              		.loc 1 860 19 view .LVU28
 104 0038 0520     		movs	r0, #5
 105              	.LVL7:
 106              		.loc 1 860 19 view .LVU29
 107 003a 7047     		bx	lr
 108              	.LVL8:
 109              	.L6:
 110              	.LBB9:
 111              	.LBB7:
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }else{
 112              		.loc 1 827 23 view .LVU30
 113 003c 0420     		movs	r0, #4
 114              	.LVL9:
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }else{
 115              		.loc 1 827 23 view .LVU31
 116 003e 7047     		bx	lr
 117              	.LVL10:
 118              	.L7:
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }else{
 119              		.loc 1 830 27 view .LVU32
 120 0040 0220     		movs	r0, #2
 121              	.LVL11:
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }else{
 122              		.loc 1 830 27 view .LVU33
 123              	.LBE7:
 124              	.LBE9:
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC state */
 863:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return fmc_state;
 864:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 125              		.loc 1 864 1 view .LVU34
 126 0042 7047     		bx	lr
 127              	.L13:
 128              		.align	2
 129              	.L12:
 130 0044 00200240 		.word	1073881088
 131              		.cfi_endproc
 132              	.LFE151:
 134              		.section	.text.fmc_wscnt_set,"ax",%progbits
 135              		.align	1
 136              		.global	fmc_wscnt_set
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
ARM GAS  /tmp/ccQOqu5L.s 			page 19


 140              		.fpu fpv4-sp-d16
 142              	fmc_wscnt_set:
 143              	.LVL12:
 144              	.LFB116:
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t ws;
 145              		.loc 1 63 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 150              		.loc 1 64 5 view .LVU36
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* set the wait state counter value */
 151              		.loc 1 66 5 view .LVU37
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* set the wait state counter value */
 152              		.loc 1 66 8 is_stmt 0 view .LVU38
 153 0000 034A     		ldr	r2, .L15
 154 0002 1368     		ldr	r3, [r2]
 155              	.LVL13:
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS = (ws | wscnt);
 156              		.loc 1 68 5 is_stmt 1 view .LVU39
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 157              		.loc 1 69 5 view .LVU40
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS = (ws | wscnt);
 158              		.loc 1 68 8 is_stmt 0 view .LVU41
 159 0004 23F00703 		bic	r3, r3, #7
 160              	.LVL14:
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 161              		.loc 1 69 18 view .LVU42
 162 0008 0343     		orrs	r3, r3, r0
 163              	.LVL15:
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 164              		.loc 1 69 12 view .LVU43
 165 000a 1360     		str	r3, [r2]
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 166              		.loc 1 70 1 view .LVU44
 167 000c 7047     		bx	lr
 168              	.L16:
 169 000e 00BF     		.align	2
 170              	.L15:
 171 0010 00200240 		.word	1073881088
 172              		.cfi_endproc
 173              	.LFE116:
 175              		.section	.text.fmc_prefetch_enable,"ax",%progbits
 176              		.align	1
 177              		.global	fmc_prefetch_enable
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	fmc_prefetch_enable:
 184              	.LFB117:
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_PFEN;
 185              		.loc 1 79 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccQOqu5L.s 			page 20


 189              		@ link register save eliminated.
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 190              		.loc 1 80 5 view .LVU46
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 191              		.loc 1 80 12 is_stmt 0 view .LVU47
 192 0000 024A     		ldr	r2, .L18
 193 0002 1368     		ldr	r3, [r2]
 194 0004 43F01003 		orr	r3, r3, #16
 195 0008 1360     		str	r3, [r2]
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 196              		.loc 1 81 1 view .LVU48
 197 000a 7047     		bx	lr
 198              	.L19:
 199              		.align	2
 200              	.L18:
 201 000c 00200240 		.word	1073881088
 202              		.cfi_endproc
 203              	.LFE117:
 205              		.section	.text.fmc_prefetch_disable,"ax",%progbits
 206              		.align	1
 207              		.global	fmc_prefetch_disable
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu fpv4-sp-d16
 213              	fmc_prefetch_disable:
 214              	.LFB118:
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS &= ~FMC_WS_PFEN;
 215              		.loc 1 90 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 220              		.loc 1 91 5 view .LVU50
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 221              		.loc 1 91 12 is_stmt 0 view .LVU51
 222 0000 024A     		ldr	r2, .L21
 223 0002 1368     		ldr	r3, [r2]
 224 0004 23F01003 		bic	r3, r3, #16
 225 0008 1360     		str	r3, [r2]
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 226              		.loc 1 92 1 view .LVU52
 227 000a 7047     		bx	lr
 228              	.L22:
 229              		.align	2
 230              	.L21:
 231 000c 00200240 		.word	1073881088
 232              		.cfi_endproc
 233              	.LFE118:
 235              		.section	.text.fmc_ibus_enable,"ax",%progbits
 236              		.align	1
 237              		.global	fmc_ibus_enable
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccQOqu5L.s 			page 21


 243              	fmc_ibus_enable:
 244              	.LFB119:
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_ICEN;
 245              		.loc 1 101 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 250              		.loc 1 102 5 view .LVU54
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 251              		.loc 1 102 12 is_stmt 0 view .LVU55
 252 0000 024A     		ldr	r2, .L24
 253 0002 1368     		ldr	r3, [r2]
 254 0004 43F40073 		orr	r3, r3, #512
 255 0008 1360     		str	r3, [r2]
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 256              		.loc 1 103 1 view .LVU56
 257 000a 7047     		bx	lr
 258              	.L25:
 259              		.align	2
 260              	.L24:
 261 000c 00200240 		.word	1073881088
 262              		.cfi_endproc
 263              	.LFE119:
 265              		.section	.text.fmc_ibus_disable,"ax",%progbits
 266              		.align	1
 267              		.global	fmc_ibus_disable
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu fpv4-sp-d16
 273              	fmc_ibus_disable:
 274              	.LFB120:
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS &= ~FMC_WS_ICEN;
 275              		.loc 1 112 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 280              		.loc 1 113 5 view .LVU58
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 281              		.loc 1 113 12 is_stmt 0 view .LVU59
 282 0000 024A     		ldr	r2, .L27
 283 0002 1368     		ldr	r3, [r2]
 284 0004 23F40073 		bic	r3, r3, #512
 285 0008 1360     		str	r3, [r2]
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 286              		.loc 1 114 1 view .LVU60
 287 000a 7047     		bx	lr
 288              	.L28:
 289              		.align	2
 290              	.L27:
 291 000c 00200240 		.word	1073881088
 292              		.cfi_endproc
 293              	.LFE120:
ARM GAS  /tmp/ccQOqu5L.s 			page 22


 295              		.section	.text.fmc_dbus_enable,"ax",%progbits
 296              		.align	1
 297              		.global	fmc_dbus_enable
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	fmc_dbus_enable:
 304              	.LFB121:
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_DCEN;
 305              		.loc 1 123 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		@ link register save eliminated.
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 310              		.loc 1 124 5 view .LVU62
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 311              		.loc 1 124 12 is_stmt 0 view .LVU63
 312 0000 024A     		ldr	r2, .L30
 313 0002 1368     		ldr	r3, [r2]
 314 0004 43F48063 		orr	r3, r3, #1024
 315 0008 1360     		str	r3, [r2]
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 316              		.loc 1 125 1 view .LVU64
 317 000a 7047     		bx	lr
 318              	.L31:
 319              		.align	2
 320              	.L30:
 321 000c 00200240 		.word	1073881088
 322              		.cfi_endproc
 323              	.LFE121:
 325              		.section	.text.fmc_dbus_disable,"ax",%progbits
 326              		.align	1
 327              		.global	fmc_dbus_disable
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 331              		.fpu fpv4-sp-d16
 333              	fmc_dbus_disable:
 334              	.LFB122:
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS &= ~FMC_WS_DCEN;
 335              		.loc 1 134 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 340              		.loc 1 135 5 view .LVU66
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 341              		.loc 1 135 12 is_stmt 0 view .LVU67
 342 0000 024A     		ldr	r2, .L33
 343 0002 1368     		ldr	r3, [r2]
 344 0004 23F48063 		bic	r3, r3, #1024
 345 0008 1360     		str	r3, [r2]
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 346              		.loc 1 136 1 view .LVU68
ARM GAS  /tmp/ccQOqu5L.s 			page 23


 347 000a 7047     		bx	lr
 348              	.L34:
 349              		.align	2
 350              	.L33:
 351 000c 00200240 		.word	1073881088
 352              		.cfi_endproc
 353              	.LFE122:
 355              		.section	.text.fmc_ibus_reset,"ax",%progbits
 356              		.align	1
 357              		.global	fmc_ibus_reset
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu fpv4-sp-d16
 363              	fmc_ibus_reset:
 364              	.LFB123:
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_ICRST;
 365              		.loc 1 145 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 370              		.loc 1 146 5 view .LVU70
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 371              		.loc 1 146 12 is_stmt 0 view .LVU71
 372 0000 024A     		ldr	r2, .L36
 373 0002 1368     		ldr	r3, [r2]
 374 0004 43F40063 		orr	r3, r3, #2048
 375 0008 1360     		str	r3, [r2]
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 376              		.loc 1 147 1 view .LVU72
 377 000a 7047     		bx	lr
 378              	.L37:
 379              		.align	2
 380              	.L36:
 381 000c 00200240 		.word	1073881088
 382              		.cfi_endproc
 383              	.LFE123:
 385              		.section	.text.fmc_dbus_reset,"ax",%progbits
 386              		.align	1
 387              		.global	fmc_dbus_reset
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu fpv4-sp-d16
 393              	fmc_dbus_reset:
 394              	.LFB124:
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS |= FMC_WS_DCRST;
 395              		.loc 1 156 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 400              		.loc 1 157 5 view .LVU74
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
ARM GAS  /tmp/ccQOqu5L.s 			page 24


 401              		.loc 1 157 12 is_stmt 0 view .LVU75
 402 0000 024A     		ldr	r2, .L39
 403 0002 1368     		ldr	r3, [r2]
 404 0004 43F48053 		orr	r3, r3, #4096
 405 0008 1360     		str	r3, [r2]
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 406              		.loc 1 158 1 view .LVU76
 407 000a 7047     		bx	lr
 408              	.L40:
 409              		.align	2
 410              	.L39:
 411 000c 00200240 		.word	1073881088
 412              		.cfi_endproc
 413              	.LFE124:
 415              		.section	.text.fmc_program_width_set,"ax",%progbits
 416              		.align	1
 417              		.global	fmc_program_width_set
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 421              		.fpu fpv4-sp-d16
 423              	fmc_program_width_set:
 424              	.LVL16:
 425              	.LFB125:
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t ws = 0U;
 426              		.loc 1 170 1 is_stmt 1 view -0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430              		@ link register save eliminated.
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 431              		.loc 1 171 5 view .LVU78
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws &= ~FMC_WS_PGW;
 432              		.loc 1 174 5 view .LVU79
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws &= ~FMC_WS_PGW;
 433              		.loc 1 174 8 is_stmt 0 view .LVU80
 434 0000 034A     		ldr	r2, .L42
 435 0002 1368     		ldr	r3, [r2]
 436              	.LVL17:
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws |= pgw;
 437              		.loc 1 175 5 is_stmt 1 view .LVU81
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     ws |= pgw;
 438              		.loc 1 175 8 is_stmt 0 view .LVU82
 439 0004 23F40043 		bic	r3, r3, #32768
 440              	.LVL18:
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS = ws;
 441              		.loc 1 176 5 is_stmt 1 view .LVU83
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_WS = ws;
 442              		.loc 1 176 8 is_stmt 0 view .LVU84
 443 0008 0343     		orrs	r3, r3, r0
 444              	.LVL19:
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 445              		.loc 1 177 5 is_stmt 1 view .LVU85
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 446              		.loc 1 177 12 is_stmt 0 view .LVU86
 447 000a 1360     		str	r3, [r2]
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
ARM GAS  /tmp/ccQOqu5L.s 			page 25


 448              		.loc 1 178 1 view .LVU87
 449 000c 7047     		bx	lr
 450              	.L43:
 451 000e 00BF     		.align	2
 452              	.L42:
 453 0010 00200240 		.word	1073881088
 454              		.cfi_endproc
 455              	.LFE125:
 457              		.section	.text.fmc_unlock,"ax",%progbits
 458              		.align	1
 459              		.global	fmc_unlock
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 463              		.fpu fpv4-sp-d16
 465              	fmc_unlock:
 466              	.LFB126:
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET != (FMC_CTL & FMC_CTL_LK)){
 467              		.loc 1 187 1 is_stmt 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC unlock key */
 472              		.loc 1 188 5 view .LVU89
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC unlock key */
 473              		.loc 1 188 18 is_stmt 0 view .LVU90
 474 0000 054B     		ldr	r3, .L46
 475 0002 1B69     		ldr	r3, [r3, #16]
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC unlock key */
 476              		.loc 1 188 7 view .LVU91
 477 0004 13F0800F 		tst	r3, #128
 478 0008 05D0     		beq	.L44
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_KEY = UNLOCK_KEY1;
 479              		.loc 1 190 9 is_stmt 1 view .LVU92
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_KEY = UNLOCK_KEY1;
 480              		.loc 1 190 17 is_stmt 0 view .LVU93
 481 000a 034B     		ldr	r3, .L46
 482 000c 034A     		ldr	r2, .L46+4
 483 000e 5A60     		str	r2, [r3, #4]
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 484              		.loc 1 191 9 is_stmt 1 view .LVU94
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 485              		.loc 1 191 17 is_stmt 0 view .LVU95
 486 0010 02F18832 		add	r2, r2, #-2004318072
 487 0014 5A60     		str	r2, [r3, #4]
 488              	.L44:
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 489              		.loc 1 193 1 view .LVU96
 490 0016 7047     		bx	lr
 491              	.L47:
 492              		.align	2
 493              	.L46:
 494 0018 00200240 		.word	1073881088
 495 001c 23016745 		.word	1164378403
 496              		.cfi_endproc
 497              	.LFE126:
ARM GAS  /tmp/ccQOqu5L.s 			page 26


 499              		.section	.text.fmc_lock,"ax",%progbits
 500              		.align	1
 501              		.global	fmc_lock
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu fpv4-sp-d16
 507              	fmc_lock:
 508              	.LFB127:
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* set the LK bit */
 509              		.loc 1 202 1 is_stmt 1 view -0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 514              		.loc 1 204 5 view .LVU98
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 515              		.loc 1 204 13 is_stmt 0 view .LVU99
 516 0000 024A     		ldr	r2, .L49
 517 0002 1369     		ldr	r3, [r2, #16]
 518 0004 43F08003 		orr	r3, r3, #128
 519 0008 1361     		str	r3, [r2, #16]
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 520              		.loc 1 205 1 view .LVU100
 521 000a 7047     		bx	lr
 522              	.L50:
 523              		.align	2
 524              	.L49:
 525 000c 00200240 		.word	1073881088
 526              		.cfi_endproc
 527              	.LFE127:
 529              		.section	.text.fmc_page_erase,"ax",%progbits
 530              		.align	1
 531              		.global	fmc_page_erase
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	fmc_page_erase:
 538              	.LVL20:
 539              	.LFB128:
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state;
 540              		.loc 1 220 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state;
 544              		.loc 1 220 1 is_stmt 0 view .LVU102
 545 0000 38B5     		push	{r3, r4, r5, lr}
 546              		.cfi_def_cfa_offset 16
 547              		.cfi_offset 3, -16
 548              		.cfi_offset 4, -12
 549              		.cfi_offset 5, -8
 550              		.cfi_offset 14, -4
 551 0002 0446     		mov	r4, r0
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
ARM GAS  /tmp/ccQOqu5L.s 			page 27


 552              		.loc 1 221 5 is_stmt 1 view .LVU103
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* if the last operation is completed, start page erase */
 553              		.loc 1 223 5 view .LVU104
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* if the last operation is completed, start page erase */
 554              		.loc 1 223 17 is_stmt 0 view .LVU105
 555 0004 4FF47020 		mov	r0, #983040
 556              	.LVL21:
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* if the last operation is completed, start page erase */
 557              		.loc 1 223 17 view .LVU106
 558 0008 FFF7FEFF 		bl	fmc_ready_wait
 559              	.LVL22:
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_PER;
 560              		.loc 1 225 5 is_stmt 1 view .LVU107
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_PER;
 561              		.loc 1 225 7 is_stmt 0 view .LVU108
 562 000c 00B1     		cbz	r0, .L54
 563              	.L52:
 564              	.LVL23:
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 565              		.loc 1 235 5 is_stmt 1 view .LVU109
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 566              		.loc 1 236 1 is_stmt 0 view .LVU110
 567 000e 38BD     		pop	{r3, r4, r5, pc}
 568              	.LVL24:
 569              	.L54:
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_ADDR = page_address;
 570              		.loc 1 226 9 is_stmt 1 view .LVU111
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_ADDR = page_address;
 571              		.loc 1 226 17 is_stmt 0 view .LVU112
 572 0010 094D     		ldr	r5, .L55
 573 0012 2B69     		ldr	r3, [r5, #16]
 574 0014 43F00203 		orr	r3, r3, #2
 575 0018 2B61     		str	r3, [r5, #16]
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 576              		.loc 1 227 9 is_stmt 1 view .LVU113
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 577              		.loc 1 227 18 is_stmt 0 view .LVU114
 578 001a 6C61     		str	r4, [r5, #20]
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 579              		.loc 1 228 9 is_stmt 1 view .LVU115
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 580              		.loc 1 228 17 is_stmt 0 view .LVU116
 581 001c 2B69     		ldr	r3, [r5, #16]
 582 001e 43F04003 		orr	r3, r3, #64
 583 0022 2B61     		str	r3, [r5, #16]
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PER bit */
 584              		.loc 1 230 9 is_stmt 1 view .LVU117
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PER bit */
 585              		.loc 1 230 21 is_stmt 0 view .LVU118
 586 0024 4FF47020 		mov	r0, #983040
 587 0028 FFF7FEFF 		bl	fmc_ready_wait
 588              	.LVL25:
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 589              		.loc 1 232 9 is_stmt 1 view .LVU119
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 590              		.loc 1 232 17 is_stmt 0 view .LVU120
 591 002c 2B69     		ldr	r3, [r5, #16]
ARM GAS  /tmp/ccQOqu5L.s 			page 28


 592 002e 23F00203 		bic	r3, r3, #2
 593 0032 2B61     		str	r3, [r5, #16]
 594 0034 EBE7     		b	.L52
 595              	.L56:
 596 0036 00BF     		.align	2
 597              	.L55:
 598 0038 00200240 		.word	1073881088
 599              		.cfi_endproc
 600              	.LFE128:
 602              		.section	.text.fmc_mass_erase,"ax",%progbits
 603              		.align	1
 604              		.global	fmc_mass_erase
 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 608              		.fpu fpv4-sp-d16
 610              	fmc_mass_erase:
 611              	.LFB129:
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state;
 612              		.loc 1 251 1 is_stmt 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616 0000 10B5     		push	{r4, lr}
 617              		.cfi_def_cfa_offset 8
 618              		.cfi_offset 4, -8
 619              		.cfi_offset 14, -4
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 620              		.loc 1 252 5 view .LVU122
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 621              		.loc 1 255 5 view .LVU123
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(FMC_READY == fmc_state){
 622              		.loc 1 255 17 is_stmt 0 view .LVU124
 623 0002 4FF47020 		mov	r0, #983040
 624 0006 FFF7FEFF 		bl	fmc_ready_wait
 625              	.LVL26:
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* start whole chip erase */
 626              		.loc 1 256 5 is_stmt 1 view .LVU125
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* start whole chip erase */
 627              		.loc 1 256 7 is_stmt 0 view .LVU126
 628 000a 00B1     		cbz	r0, .L60
 629              	.L58:
 630              	.LVL27:
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 631              		.loc 1 266 5 is_stmt 1 view .LVU127
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 632              		.loc 1 267 1 is_stmt 0 view .LVU128
 633 000c 10BD     		pop	{r4, pc}
 634              	.LVL28:
 635              	.L60:
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 636              		.loc 1 258 9 is_stmt 1 view .LVU129
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 637              		.loc 1 258 17 is_stmt 0 view .LVU130
 638 000e 094C     		ldr	r4, .L61
 639 0010 2369     		ldr	r3, [r4, #16]
 640 0012 43F00403 		orr	r3, r3, #4
ARM GAS  /tmp/ccQOqu5L.s 			page 29


 641 0016 2361     		str	r3, [r4, #16]
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 642              		.loc 1 259 9 is_stmt 1 view .LVU131
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 643              		.loc 1 259 17 is_stmt 0 view .LVU132
 644 0018 2369     		ldr	r3, [r4, #16]
 645 001a 43F04003 		orr	r3, r3, #64
 646 001e 2361     		str	r3, [r4, #16]
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the MER bit */
 647              		.loc 1 261 9 is_stmt 1 view .LVU133
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the MER bit */
 648              		.loc 1 261 21 is_stmt 0 view .LVU134
 649 0020 4FF47020 		mov	r0, #983040
 650 0024 FFF7FEFF 		bl	fmc_ready_wait
 651              	.LVL29:
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 652              		.loc 1 263 9 is_stmt 1 view .LVU135
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 653              		.loc 1 263 17 is_stmt 0 view .LVU136
 654 0028 2369     		ldr	r3, [r4, #16]
 655 002a 23F00403 		bic	r3, r3, #4
 656 002e 2361     		str	r3, [r4, #16]
 657 0030 ECE7     		b	.L58
 658              	.L62:
 659 0032 00BF     		.align	2
 660              	.L61:
 661 0034 00200240 		.word	1073881088
 662              		.cfi_endproc
 663              	.LFE129:
 665              		.section	.text.fmc_doubleword_program,"ax",%progbits
 666              		.align	1
 667              		.global	fmc_doubleword_program
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 671              		.fpu fpv4-sp-d16
 673              	fmc_doubleword_program:
 674              	.LVL30:
 675              	.LFB130:
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 676              		.loc 1 283 1 is_stmt 1 view -0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 680              		.loc 1 283 1 is_stmt 0 view .LVU138
 681 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 682              		.cfi_def_cfa_offset 24
 683              		.cfi_offset 3, -24
 684              		.cfi_offset 4, -20
 685              		.cfi_offset 5, -16
 686              		.cfi_offset 6, -12
 687              		.cfi_offset 7, -8
 688              		.cfi_offset 14, -4
 689 0002 0646     		mov	r6, r0
 690 0004 1446     		mov	r4, r2
 691 0006 1D46     		mov	r5, r3
ARM GAS  /tmp/ccQOqu5L.s 			page 30


 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         
 692              		.loc 1 284 5 is_stmt 1 view .LVU139
 693              	.LVL31:
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 694              		.loc 1 286 5 view .LVU140
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 695              		.loc 1 286 17 is_stmt 0 view .LVU141
 696 0008 4FF47020 		mov	r0, #983040
 697              	.LVL32:
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 698              		.loc 1 286 17 view .LVU142
 699 000c FFF7FEFF 		bl	fmc_ready_wait
 700              	.LVL33:
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 701              		.loc 1 288 5 is_stmt 1 view .LVU143
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 702              		.loc 1 288 7 is_stmt 0 view .LVU144
 703 0010 00B1     		cbz	r0, .L66
 704              	.L64:
 705              	.LVL34:
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 706              		.loc 1 298 5 is_stmt 1 view .LVU145
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 707              		.loc 1 299 1 is_stmt 0 view .LVU146
 708 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 709              	.LVL35:
 710              	.L66:
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         *(__IO uint64_t*)(address) = data;
 711              		.loc 1 290 9 is_stmt 1 view .LVU147
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         *(__IO uint64_t*)(address) = data;
 712              		.loc 1 290 17 is_stmt 0 view .LVU148
 713 0014 074F     		ldr	r7, .L67
 714 0016 3B69     		ldr	r3, [r7, #16]
 715 0018 43F00103 		orr	r3, r3, #1
 716 001c 3B61     		str	r3, [r7, #16]
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 717              		.loc 1 291 9 is_stmt 1 view .LVU149
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 718              		.loc 1 291 36 is_stmt 0 view .LVU150
 719 001e C6E90045 		strd	r4, [r6]
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 720              		.loc 1 293 9 is_stmt 1 view .LVU151
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 721              		.loc 1 293 21 is_stmt 0 view .LVU152
 722 0022 4FF47020 		mov	r0, #983040
 723 0026 FFF7FEFF 		bl	fmc_ready_wait
 724              	.LVL36:
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 725              		.loc 1 295 9 is_stmt 1 view .LVU153
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 726              		.loc 1 295 17 is_stmt 0 view .LVU154
 727 002a 3B69     		ldr	r3, [r7, #16]
 728 002c 23F00103 		bic	r3, r3, #1
 729 0030 3B61     		str	r3, [r7, #16]
 730 0032 EEE7     		b	.L64
 731              	.L68:
 732              		.align	2
ARM GAS  /tmp/ccQOqu5L.s 			page 31


 733              	.L67:
 734 0034 00200240 		.word	1073881088
 735              		.cfi_endproc
 736              	.LFE130:
 738              		.section	.text.fmc_word_program,"ax",%progbits
 739              		.align	1
 740              		.global	fmc_word_program
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 744              		.fpu fpv4-sp-d16
 746              	fmc_word_program:
 747              	.LVL37:
 748              	.LFB131:
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 749              		.loc 1 315 1 is_stmt 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 753              		.loc 1 315 1 is_stmt 0 view .LVU156
 754 0000 70B5     		push	{r4, r5, r6, lr}
 755              		.cfi_def_cfa_offset 16
 756              		.cfi_offset 4, -16
 757              		.cfi_offset 5, -12
 758              		.cfi_offset 6, -8
 759              		.cfi_offset 14, -4
 760 0002 0446     		mov	r4, r0
 761 0004 0D46     		mov	r5, r1
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 762              		.loc 1 316 5 is_stmt 1 view .LVU157
 763              	.LVL38:
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 764              		.loc 1 318 5 view .LVU158
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 765              		.loc 1 318 17 is_stmt 0 view .LVU159
 766 0006 4FF47020 		mov	r0, #983040
 767              	.LVL39:
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 768              		.loc 1 318 17 view .LVU160
 769 000a FFF7FEFF 		bl	fmc_ready_wait
 770              	.LVL40:
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 771              		.loc 1 320 5 is_stmt 1 view .LVU161
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 772              		.loc 1 320 7 is_stmt 0 view .LVU162
 773 000e 00B1     		cbz	r0, .L72
 774              	.L70:
 775              	.LVL41:
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 776              		.loc 1 330 5 is_stmt 1 view .LVU163
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 777              		.loc 1 331 1 is_stmt 0 view .LVU164
 778 0010 70BD     		pop	{r4, r5, r6, pc}
 779              	.LVL42:
 780              	.L72:
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG32(address) = data;
ARM GAS  /tmp/ccQOqu5L.s 			page 32


 781              		.loc 1 322 9 is_stmt 1 view .LVU165
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG32(address) = data;
 782              		.loc 1 322 17 is_stmt 0 view .LVU166
 783 0012 074E     		ldr	r6, .L73
 784 0014 3369     		ldr	r3, [r6, #16]
 785 0016 43F00103 		orr	r3, r3, #1
 786 001a 3361     		str	r3, [r6, #16]
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 787              		.loc 1 323 9 is_stmt 1 view .LVU167
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 788              		.loc 1 323 24 is_stmt 0 view .LVU168
 789 001c 2560     		str	r5, [r4]
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 790              		.loc 1 325 9 is_stmt 1 view .LVU169
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 791              		.loc 1 325 21 is_stmt 0 view .LVU170
 792 001e 4FF47020 		mov	r0, #983040
 793 0022 FFF7FEFF 		bl	fmc_ready_wait
 794              	.LVL43:
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 795              		.loc 1 327 9 is_stmt 1 view .LVU171
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 796              		.loc 1 327 17 is_stmt 0 view .LVU172
 797 0026 3369     		ldr	r3, [r6, #16]
 798 0028 23F00103 		bic	r3, r3, #1
 799 002c 3361     		str	r3, [r6, #16]
 800 002e EFE7     		b	.L70
 801              	.L74:
 802              		.align	2
 803              	.L73:
 804 0030 00200240 		.word	1073881088
 805              		.cfi_endproc
 806              	.LFE131:
 808              		.section	.text.fmc_halfword_program,"ax",%progbits
 809              		.align	1
 810              		.global	fmc_halfword_program
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 814              		.fpu fpv4-sp-d16
 816              	fmc_halfword_program:
 817              	.LVL44:
 818              	.LFB132:
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 819              		.loc 1 347 1 is_stmt 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 823              		.loc 1 347 1 is_stmt 0 view .LVU174
 824 0000 70B5     		push	{r4, r5, r6, lr}
 825              		.cfi_def_cfa_offset 16
 826              		.cfi_offset 4, -16
 827              		.cfi_offset 5, -12
 828              		.cfi_offset 6, -8
 829              		.cfi_offset 14, -4
 830 0002 0446     		mov	r4, r0
ARM GAS  /tmp/ccQOqu5L.s 			page 33


 831 0004 0D46     		mov	r5, r1
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 832              		.loc 1 348 5 is_stmt 1 view .LVU175
 833              	.LVL45:
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 834              		.loc 1 350 5 view .LVU176
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 835              		.loc 1 350 17 is_stmt 0 view .LVU177
 836 0006 4FF47020 		mov	r0, #983040
 837              	.LVL46:
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 838              		.loc 1 350 17 view .LVU178
 839 000a FFF7FEFF 		bl	fmc_ready_wait
 840              	.LVL47:
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 841              		.loc 1 352 5 is_stmt 1 view .LVU179
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the PG bit to start program */
 842              		.loc 1 352 7 is_stmt 0 view .LVU180
 843 000e 00B1     		cbz	r0, .L78
 844              	.L76:
 845              	.LVL48:
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 846              		.loc 1 362 5 is_stmt 1 view .LVU181
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 847              		.loc 1 363 1 is_stmt 0 view .LVU182
 848 0010 70BD     		pop	{r4, r5, r6, pc}
 849              	.LVL49:
 850              	.L78:
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG16(address) = data;
 851              		.loc 1 354 9 is_stmt 1 view .LVU183
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG16(address) = data;
 852              		.loc 1 354 17 is_stmt 0 view .LVU184
 853 0012 074E     		ldr	r6, .L79
 854 0014 3369     		ldr	r3, [r6, #16]
 855 0016 43F00103 		orr	r3, r3, #1
 856 001a 3361     		str	r3, [r6, #16]
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 857              		.loc 1 355 9 is_stmt 1 view .LVU185
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* wait for the FMC ready */
 858              		.loc 1 355 24 is_stmt 0 view .LVU186
 859 001c 2580     		strh	r5, [r4]	@ movhi
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 860              		.loc 1 357 9 is_stmt 1 view .LVU187
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* reset the PG bit */
 861              		.loc 1 357 21 is_stmt 0 view .LVU188
 862 001e 4FF47020 		mov	r0, #983040
 863 0022 FFF7FEFF 		bl	fmc_ready_wait
 864              	.LVL50:
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 865              		.loc 1 359 9 is_stmt 1 view .LVU189
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 866              		.loc 1 359 17 is_stmt 0 view .LVU190
 867 0026 3369     		ldr	r3, [r6, #16]
 868 0028 23F00103 		bic	r3, r3, #1
 869 002c 3361     		str	r3, [r6, #16]
 870 002e EFE7     		b	.L76
 871              	.L80:
ARM GAS  /tmp/ccQOqu5L.s 			page 34


 872              		.align	2
 873              	.L79:
 874 0030 00200240 		.word	1073881088
 875              		.cfi_endproc
 876              	.LFE132:
 878              		.section	.text.ob_unlock,"ax",%progbits
 879              		.align	1
 880              		.global	ob_unlock
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 884              		.fpu fpv4-sp-d16
 886              	ob_unlock:
 887              	.LFB133:
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET == (FMC_CTL & FMC_CTL_OBWEN)){
 888              		.loc 1 372 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC key */
 893              		.loc 1 373 5 view .LVU192
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC key */
 894              		.loc 1 373 18 is_stmt 0 view .LVU193
 895 0000 054B     		ldr	r3, .L83
 896 0002 1B69     		ldr	r3, [r3, #16]
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* write the FMC key */
 897              		.loc 1 373 7 view .LVU194
 898 0004 13F4007F 		tst	r3, #512
 899 0008 05D1     		bne	.L81
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 900              		.loc 1 375 9 is_stmt 1 view .LVU195
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 901              		.loc 1 375 19 is_stmt 0 view .LVU196
 902 000a 034B     		ldr	r3, .L83
 903 000c 034A     		ldr	r2, .L83+4
 904 000e 9A60     		str	r2, [r3, #8]
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 905              		.loc 1 376 9 is_stmt 1 view .LVU197
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 906              		.loc 1 376 19 is_stmt 0 view .LVU198
 907 0010 02F18832 		add	r2, r2, #-2004318072
 908 0014 9A60     		str	r2, [r3, #8]
 909              	.L81:
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 910              		.loc 1 378 1 view .LVU199
 911 0016 7047     		bx	lr
 912              	.L84:
 913              		.align	2
 914              	.L83:
 915 0018 00200240 		.word	1073881088
 916 001c 23016745 		.word	1164378403
 917              		.cfi_endproc
 918              	.LFE133:
 920              		.section	.text.ob_lock,"ax",%progbits
 921              		.align	1
 922              		.global	ob_lock
ARM GAS  /tmp/ccQOqu5L.s 			page 35


 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	ob_lock:
 929              	.LFB134:
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* reset the OBWEN bit */
 930              		.loc 1 387 1 is_stmt 1 view -0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 934              		@ link register save eliminated.
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 935              		.loc 1 389 5 view .LVU201
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 936              		.loc 1 389 13 is_stmt 0 view .LVU202
 937 0000 024A     		ldr	r2, .L86
 938 0002 1369     		ldr	r3, [r2, #16]
 939 0004 23F40073 		bic	r3, r3, #512
 940 0008 1361     		str	r3, [r2, #16]
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 941              		.loc 1 390 1 view .LVU203
 942 000a 7047     		bx	lr
 943              	.L87:
 944              		.align	2
 945              	.L86:
 946 000c 00200240 		.word	1073881088
 947              		.cfi_endproc
 948              	.LFE134:
 950              		.section	.text.ob_write_protection_enable,"ax",%progbits
 951              		.align	1
 952              		.global	ob_write_protection_enable
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 956              		.fpu fpv4-sp-d16
 958              	ob_write_protection_enable:
 959              	.LVL51:
 960              	.LFB136:
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 961              		.loc 1 467 1 is_stmt 1 view -0
 962              		.cfi_startproc
 963              		@ args = 0, pretend = 0, frame = 0
 964              		@ frame_needed = 0, uses_anonymous_args = 0
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 965              		.loc 1 467 1 is_stmt 0 view .LVU205
 966 0000 38B5     		push	{r3, r4, r5, lr}
 967              		.cfi_def_cfa_offset 16
 968              		.cfi_offset 3, -16
 969              		.cfi_offset 4, -12
 970              		.cfi_offset 5, -8
 971              		.cfi_offset 14, -4
 972 0002 0446     		mov	r4, r0
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t temp1,temp2;
 973              		.loc 1 468 5 is_stmt 1 view .LVU206
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 974              		.loc 1 469 5 view .LVU207
ARM GAS  /tmp/ccQOqu5L.s 			page 36


 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 975              		.loc 1 471 5 view .LVU208
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 976              		.loc 1 471 32 is_stmt 0 view .LVU209
 977 0004 4FF47020 		mov	r0, #983040
 978              	.LVL52:
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 979              		.loc 1 471 32 view .LVU210
 980 0008 FFF7FEFF 		bl	fmc_ready_wait
 981              	.LVL53:
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 982              		.loc 1 473 5 is_stmt 1 view .LVU211
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> OB_WP1_WP1_OFFSET);
 983              		.loc 1 474 5 view .LVU212
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> OB_WP2_WP2_OFFSET);
 984              		.loc 1 475 5 view .LVU213
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> OB_WP3_WP3_OFFSET);
 985              		.loc 1 476 5 view .LVU214
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 986              		.loc 1 477 5 view .LVU215
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp2 = (((uint32_t)temp_wp3)<<16) | ((uint32_t)temp_wp2);
 987              		.loc 1 479 5 view .LVU216
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 988              		.loc 1 480 5 view .LVU217
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 989              		.loc 1 482 5 view .LVU218
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 990              		.loc 1 482 7 is_stmt 0 view .LVU219
 991 000c 00B1     		cbz	r0, .L91
 992              	.LVL54:
 993              	.L89:
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 994              		.loc 1 505 5 is_stmt 1 view .LVU220
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 995              		.loc 1 506 1 is_stmt 0 view .LVU221
 996 000e 38BD     		pop	{r3, r4, r5, pc}
 997              	.LVL55:
 998              	.L91:
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 999              		.loc 1 473 11 view .LVU222
 1000 0010 E443     		mvns	r4, r4
 1001              	.LVL56:
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1002              		.loc 1 485 9 is_stmt 1 view .LVU223
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1003              		.loc 1 485 17 is_stmt 0 view .LVU224
 1004 0012 124A     		ldr	r2, .L92
 1005 0014 1369     		ldr	r3, [r2, #16]
 1006 0016 43F01003 		orr	r3, r3, #16
 1007 001a 1361     		str	r3, [r2, #16]
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             OB_WP0 = temp1;
 1008              		.loc 1 487 9 is_stmt 1 view .LVU225
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 1009              		.loc 1 488 13 view .LVU226
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp2 = (((uint32_t)temp_wp3)<<16) | ((uint32_t)temp_wp2);
 1010              		.loc 1 479 15 is_stmt 0 view .LVU227
 1011 001c C4F30722 		ubfx	r2, r4, #8, #8
ARM GAS  /tmp/ccQOqu5L.s 			page 37


 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp2 = (((uint32_t)temp_wp3)<<16) | ((uint32_t)temp_wp2);
 1012              		.loc 1 479 43 view .LVU228
 1013 0020 E3B2     		uxtb	r3, r4
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     temp2 = (((uint32_t)temp_wp3)<<16) | ((uint32_t)temp_wp2);
 1014              		.loc 1 479 11 view .LVU229
 1015 0022 43EA0243 		orr	r3, r3, r2, lsl #16
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 1016              		.loc 1 488 20 view .LVU230
 1017 0026 0E4D     		ldr	r5, .L92+4
 1018 0028 C5F80838 		str	r3, [r5, #2056]
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1019              		.loc 1 491 13 is_stmt 1 view .LVU231
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1020              		.loc 1 491 25 is_stmt 0 view .LVU232
 1021 002c 4FF47020 		mov	r0, #983040
 1022 0030 FFF7FEFF 		bl	fmc_ready_wait
 1023              	.LVL57:
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             OB_WP2 = temp2;
 1024              		.loc 1 493 9 is_stmt 1 view .LVU233
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 1025              		.loc 1 494 13 view .LVU234
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1026              		.loc 1 477 48 is_stmt 0 view .LVU235
 1027 0034 200E     		lsrs	r0, r4, #24
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1028              		.loc 1 480 43 view .LVU236
 1029 0036 C4F30744 		ubfx	r4, r4, #16, #8
 1030              	.LVL58:
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1031              		.loc 1 480 11 view .LVU237
 1032 003a 44EA0044 		orr	r4, r4, r0, lsl #16
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 1033              		.loc 1 494 20 view .LVU238
 1034 003e C5F80C48 		str	r4, [r5, #2060]
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1035              		.loc 1 497 13 is_stmt 1 view .LVU239
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1036              		.loc 1 497 25 is_stmt 0 view .LVU240
 1037 0042 4FF47020 		mov	r0, #983040
 1038 0046 FFF7FEFF 		bl	fmc_ready_wait
 1039              	.LVL59:
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 1040              		.loc 1 499 9 is_stmt 1 view .LVU241
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 1041              		.loc 1 499 11 is_stmt 0 view .LVU242
 1042 004a 0528     		cmp	r0, #5
 1043 004c DFD0     		beq	.L89
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1044              		.loc 1 501 13 is_stmt 1 view .LVU243
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1045              		.loc 1 501 21 is_stmt 0 view .LVU244
 1046 004e 034A     		ldr	r2, .L92
 1047 0050 1369     		ldr	r3, [r2, #16]
 1048 0052 23F01003 		bic	r3, r3, #16
 1049 0056 1361     		str	r3, [r2, #16]
 1050 0058 D9E7     		b	.L89
 1051              	.L93:
ARM GAS  /tmp/ccQOqu5L.s 			page 38


 1052 005a 00BF     		.align	2
 1053              	.L92:
 1054 005c 00200240 		.word	1073881088
 1055 0060 00F0FF1F 		.word	536866816
 1056              		.cfi_endproc
 1057              	.LFE136:
 1059              		.section	.text.ob_security_protection_config,"ax",%progbits
 1060              		.align	1
 1061              		.global	ob_security_protection_config
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1065              		.fpu fpv4-sp-d16
 1067              	ob_security_protection_config:
 1068              	.LVL60:
 1069              	.LFB137:
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_spc;
 1070              		.loc 1 524 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_spc;
 1074              		.loc 1 524 1 is_stmt 0 view .LVU246
 1075 0000 10B5     		push	{r4, lr}
 1076              		.cfi_def_cfa_offset 8
 1077              		.cfi_offset 4, -8
 1078              		.cfi_offset 14, -4
 1079 0002 0446     		mov	r4, r0
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t temp;
 1080              		.loc 1 525 5 is_stmt 1 view .LVU247
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 1081              		.loc 1 526 5 view .LVU248
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1082              		.loc 1 527 5 view .LVU249
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1083              		.loc 1 527 32 is_stmt 0 view .LVU250
 1084 0004 4FF47020 		mov	r0, #983040
 1085              	.LVL61:
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1086              		.loc 1 527 32 view .LVU251
 1087 0008 FFF7FEFF 		bl	fmc_ready_wait
 1088              	.LVL62:
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_OBER;
 1089              		.loc 1 529 5 is_stmt 1 view .LVU252
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_OBER;
 1090              		.loc 1 529 7 is_stmt 0 view .LVU253
 1091 000c 00B1     		cbz	r0, .L98
 1092              	.L95:
 1093              	.LVL63:
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1094              		.loc 1 562 5 is_stmt 1 view .LVU254
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1095              		.loc 1 563 1 is_stmt 0 view .LVU255
 1096 000e 10BD     		pop	{r4, pc}
 1097              	.LVL64:
 1098              	.L98:
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
ARM GAS  /tmp/ccQOqu5L.s 			page 39


 1099              		.loc 1 530 9 is_stmt 1 view .LVU256
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1100              		.loc 1 530 17 is_stmt 0 view .LVU257
 1101 0010 184B     		ldr	r3, .L100
 1102 0012 1A69     		ldr	r2, [r3, #16]
 1103 0014 42F02002 		orr	r2, r2, #32
 1104 0018 1A61     		str	r2, [r3, #16]
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1105              		.loc 1 531 9 is_stmt 1 view .LVU258
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1106              		.loc 1 531 17 is_stmt 0 view .LVU259
 1107 001a 1A69     		ldr	r2, [r3, #16]
 1108 001c 42F04002 		orr	r2, r2, #64
 1109 0020 1A61     		str	r2, [r3, #16]
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1110              		.loc 1 534 9 is_stmt 1 view .LVU260
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1111              		.loc 1 534 21 is_stmt 0 view .LVU261
 1112 0022 4FF47020 		mov	r0, #983040
 1113 0026 FFF7FEFF 		bl	fmc_ready_wait
 1114              	.LVL65:
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBER bit */
 1115              		.loc 1 536 9 is_stmt 1 view .LVU262
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBER bit */
 1116              		.loc 1 536 11 is_stmt 0 view .LVU263
 1117 002a 38B1     		cbz	r0, .L99
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBER bit */
 1118              		.loc 1 555 13 is_stmt 1 view .LVU264
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBER bit */
 1119              		.loc 1 555 15 is_stmt 0 view .LVU265
 1120 002c 0528     		cmp	r0, #5
 1121 002e EED0     		beq	.L95
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1122              		.loc 1 557 17 is_stmt 1 view .LVU266
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1123              		.loc 1 557 25 is_stmt 0 view .LVU267
 1124 0030 104A     		ldr	r2, .L100
 1125 0032 1369     		ldr	r3, [r2, #16]
 1126 0034 23F02003 		bic	r3, r3, #32
 1127 0038 1361     		str	r3, [r2, #16]
 1128 003a E8E7     		b	.L95
 1129              	.L99:
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 1130              		.loc 1 538 13 is_stmt 1 view .LVU268
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****       
 1131              		.loc 1 538 21 is_stmt 0 view .LVU269
 1132 003c 0D4B     		ldr	r3, .L100
 1133 003e 1A69     		ldr	r2, [r3, #16]
 1134 0040 22F02002 		bic	r2, r2, #32
 1135 0044 1A61     		str	r2, [r3, #16]
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp_spc = (uint16_t)ob_spc;
 1136              		.loc 1 541 13 is_stmt 1 view .LVU270
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp_spc = (uint16_t)ob_spc;
 1137              		.loc 1 541 21 is_stmt 0 view .LVU271
 1138 0046 1A69     		ldr	r2, [r3, #16]
 1139 0048 42F01002 		orr	r2, r2, #16
 1140 004c 1A61     		str	r2, [r3, #16]
ARM GAS  /tmp/ccQOqu5L.s 			page 40


 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp = ((uint32_t)temp_spc)|0xffff0000;
 1141              		.loc 1 542 13 is_stmt 1 view .LVU272
 1142              	.LVL66:
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* config security protection */
 1143              		.loc 1 543 13 view .LVU273
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* config security protection */
 1144              		.loc 1 543 18 is_stmt 0 view .LVU274
 1145 004e 6FEA0444 		mvn	r4, r4, lsl #16
 1146              	.LVL67:
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* config security protection */
 1147              		.loc 1 543 18 view .LVU275
 1148 0052 6FEA1444 		mvn	r4, r4, lsr #16
 1149              	.LVL68:
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1150              		.loc 1 545 13 is_stmt 1 view .LVU276
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1151              		.loc 1 545 20 is_stmt 0 view .LVU277
 1152 0056 084B     		ldr	r3, .L100+4
 1153 0058 C3F80048 		str	r4, [r3, #2048]
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1154              		.loc 1 548 13 is_stmt 1 view .LVU278
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1155              		.loc 1 548 25 is_stmt 0 view .LVU279
 1156 005c 4FF47020 		mov	r0, #983040
 1157              	.LVL69:
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1158              		.loc 1 548 25 view .LVU280
 1159 0060 FFF7FEFF 		bl	fmc_ready_wait
 1160              	.LVL70:
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 1161              		.loc 1 550 13 is_stmt 1 view .LVU281
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 1162              		.loc 1 550 15 is_stmt 0 view .LVU282
 1163 0064 0528     		cmp	r0, #5
 1164 0066 D2D0     		beq	.L95
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1165              		.loc 1 552 17 is_stmt 1 view .LVU283
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1166              		.loc 1 552 25 is_stmt 0 view .LVU284
 1167 0068 024A     		ldr	r2, .L100
 1168 006a 1369     		ldr	r3, [r2, #16]
 1169 006c 23F01003 		bic	r3, r3, #16
 1170 0070 1361     		str	r3, [r2, #16]
 1171 0072 CCE7     		b	.L95
 1172              	.L101:
 1173              		.align	2
 1174              	.L100:
 1175 0074 00200240 		.word	1073881088
 1176 0078 00F0FF1F 		.word	536866816
 1177              		.cfi_endproc
 1178              	.LFE137:
 1180              		.section	.text.ob_user_write,"ax",%progbits
 1181              		.align	1
 1182              		.global	ob_user_write
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
ARM GAS  /tmp/ccQOqu5L.s 			page 41


 1186              		.fpu fpv4-sp-d16
 1188              	ob_user_write:
 1189              	.LVL71:
 1190              	.LFB138:
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1191              		.loc 1 589 1 is_stmt 1 view -0
 1192              		.cfi_startproc
 1193              		@ args = 0, pretend = 0, frame = 0
 1194              		@ frame_needed = 0, uses_anonymous_args = 0
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1195              		.loc 1 589 1 is_stmt 0 view .LVU286
 1196 0000 70B5     		push	{r4, r5, r6, lr}
 1197              		.cfi_def_cfa_offset 16
 1198              		.cfi_offset 4, -16
 1199              		.cfi_offset 5, -12
 1200              		.cfi_offset 6, -8
 1201              		.cfi_offset 14, -4
 1202 0002 0646     		mov	r6, r0
 1203 0004 0D46     		mov	r5, r1
 1204 0006 1446     		mov	r4, r2
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint8_t temp;
 1205              		.loc 1 590 5 is_stmt 1 view .LVU287
 1206              	.LVL72:
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1207              		.loc 1 591 5 view .LVU288
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 1208              		.loc 1 594 5 view .LVU289
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 1209              		.loc 1 594 17 is_stmt 0 view .LVU290
 1210 0008 4FF47020 		mov	r0, #983040
 1211              	.LVL73:
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****   
 1212              		.loc 1 594 17 view .LVU291
 1213 000c FFF7FEFF 		bl	fmc_ready_wait
 1214              	.LVL74:
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the OBPG bit*/
 1215              		.loc 1 596 5 is_stmt 1 view .LVU292
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the OBPG bit*/
 1216              		.loc 1 596 7 is_stmt 0 view .LVU293
 1217 0010 0346     		mov	r3, r0
 1218 0012 08B1     		cbz	r0, .L105
 1219              	.L103:
 1220              	.LVL75:
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1221              		.loc 1 612 5 is_stmt 1 view .LVU294
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1222              		.loc 1 613 1 is_stmt 0 view .LVU295
 1223 0014 1846     		mov	r0, r3
 1224 0016 70BD     		pop	{r4, r5, r6, pc}
 1225              	.LVL76:
 1226              	.L105:
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1227              		.loc 1 598 9 is_stmt 1 view .LVU296
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1228              		.loc 1 598 17 is_stmt 0 view .LVU297
 1229 0018 0C4A     		ldr	r2, .L106
 1230 001a 1369     		ldr	r3, [r2, #16]
ARM GAS  /tmp/ccQOqu5L.s 			page 42


 1231 001c 43F01003 		orr	r3, r3, #16
 1232 0020 1361     		str	r3, [r2, #16]
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         OB_USER = temp;
 1233              		.loc 1 600 9 is_stmt 1 view .LVU298
 1234              	.LVL77:
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1235              		.loc 1 601 9 view .LVU299
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         OB_USER = temp;
 1236              		.loc 1 600 17 is_stmt 0 view .LVU300
 1237 0022 46EA0402 		orr	r2, r6, r4
 1238 0026 2A43     		orrs	r2, r2, r5
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1239              		.loc 1 601 17 view .LVU301
 1240 0028 42F0F802 		orr	r2, r2, #248
 1241 002c 084B     		ldr	r3, .L106+4
 1242 002e C3F80228 		str	r2, [r3, #2050]	@ unaligned
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1243              		.loc 1 604 9 is_stmt 1 view .LVU302
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1244              		.loc 1 604 21 is_stmt 0 view .LVU303
 1245 0032 4FF47020 		mov	r0, #983040
 1246              	.LVL78:
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1247              		.loc 1 604 21 view .LVU304
 1248 0036 FFF7FEFF 		bl	fmc_ready_wait
 1249              	.LVL79:
 1250 003a 0346     		mov	r3, r0
 1251              	.LVL80:
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 1252              		.loc 1 606 9 is_stmt 1 view .LVU305
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 1253              		.loc 1 606 11 is_stmt 0 view .LVU306
 1254 003c 0528     		cmp	r0, #5
 1255 003e E9D0     		beq	.L103
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1256              		.loc 1 608 13 is_stmt 1 view .LVU307
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1257              		.loc 1 608 21 is_stmt 0 view .LVU308
 1258 0040 0249     		ldr	r1, .L106
 1259 0042 0A69     		ldr	r2, [r1, #16]
 1260 0044 22F01002 		bic	r2, r2, #16
 1261 0048 0A61     		str	r2, [r1, #16]
 1262 004a E3E7     		b	.L103
 1263              	.L107:
 1264              		.align	2
 1265              	.L106:
 1266 004c 00200240 		.word	1073881088
 1267 0050 00F0FF1F 		.word	536866816
 1268              		.cfi_endproc
 1269              	.LFE138:
 1271              		.section	.text.ob_data_program,"ax",%progbits
 1272              		.align	1
 1273              		.global	ob_data_program
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1277              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccQOqu5L.s 			page 43


 1279              	ob_data_program:
 1280              	.LVL81:
 1281              	.LFB139:
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 1282              		.loc 1 629 1 is_stmt 1 view -0
 1283              		.cfi_startproc
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     fmc_state_enum fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 1286              		.loc 1 629 1 is_stmt 0 view .LVU310
 1287 0000 38B5     		push	{r3, r4, r5, lr}
 1288              		.cfi_def_cfa_offset 16
 1289              		.cfi_offset 3, -16
 1290              		.cfi_offset 4, -12
 1291              		.cfi_offset 5, -8
 1292              		.cfi_offset 14, -4
 1293 0002 0546     		mov	r5, r0
 1294 0004 0C46     		mov	r4, r1
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1295              		.loc 1 630 5 is_stmt 1 view .LVU311
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1296              		.loc 1 630 32 is_stmt 0 view .LVU312
 1297 0006 4FF47020 		mov	r0, #983040
 1298              	.LVL82:
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1299              		.loc 1 630 32 view .LVU313
 1300 000a FFF7FEFF 		bl	fmc_ready_wait
 1301              	.LVL83:
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the OBPG bit */
 1302              		.loc 1 632 5 is_stmt 1 view .LVU314
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* set the OBPG bit */
 1303              		.loc 1 632 7 is_stmt 0 view .LVU315
 1304 000e 0346     		mov	r3, r0
 1305 0010 08B1     		cbz	r0, .L111
 1306              	.L109:
 1307              	.LVL84:
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1308              		.loc 1 646 5 is_stmt 1 view .LVU316
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1309              		.loc 1 647 1 is_stmt 0 view .LVU317
 1310 0012 1846     		mov	r0, r3
 1311 0014 38BD     		pop	{r3, r4, r5, pc}
 1312              	.LVL85:
 1313              	.L111:
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG16(address) = data;
 1314              		.loc 1 634 9 is_stmt 1 view .LVU318
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         REG16(address) = data;
 1315              		.loc 1 634 17 is_stmt 0 view .LVU319
 1316 0016 0A4A     		ldr	r2, .L112
 1317 0018 1369     		ldr	r3, [r2, #16]
 1318 001a 43F01003 		orr	r3, r3, #16
 1319 001e 1361     		str	r3, [r2, #16]
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1320              		.loc 1 635 9 is_stmt 1 view .LVU320
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1321              		.loc 1 635 24 is_stmt 0 view .LVU321
 1322 0020 A1B2     		uxth	r1, r4
ARM GAS  /tmp/ccQOqu5L.s 			page 44


 1323 0022 2980     		strh	r1, [r5]	@ movhi
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1324              		.loc 1 638 9 is_stmt 1 view .LVU322
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1325              		.loc 1 638 21 is_stmt 0 view .LVU323
 1326 0024 4FF47020 		mov	r0, #983040
 1327              	.LVL86:
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1328              		.loc 1 638 21 view .LVU324
 1329 0028 FFF7FEFF 		bl	fmc_ready_wait
 1330              	.LVL87:
 1331 002c 0346     		mov	r3, r0
 1332              	.LVL88:
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 1333              		.loc 1 640 9 is_stmt 1 view .LVU325
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBPG bit */
 1334              		.loc 1 640 11 is_stmt 0 view .LVU326
 1335 002e 0528     		cmp	r0, #5
 1336 0030 EFD0     		beq	.L109
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1337              		.loc 1 642 13 is_stmt 1 view .LVU327
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         }
 1338              		.loc 1 642 21 is_stmt 0 view .LVU328
 1339 0032 0349     		ldr	r1, .L112
 1340 0034 0A69     		ldr	r2, [r1, #16]
 1341 0036 22F01002 		bic	r2, r2, #16
 1342 003a 0A61     		str	r2, [r1, #16]
 1343 003c E9E7     		b	.L109
 1344              	.L113:
 1345 003e 00BF     		.align	2
 1346              	.L112:
 1347 0040 00200240 		.word	1073881088
 1348              		.cfi_endproc
 1349              	.LFE139:
 1351              		.section	.text.ob_user_get,"ax",%progbits
 1352              		.align	1
 1353              		.global	ob_user_get
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1357              		.fpu fpv4-sp-d16
 1359              	ob_user_get:
 1360              	.LFB140:
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC user option bytes value */
 1361              		.loc 1 656 1 is_stmt 1 view -0
 1362              		.cfi_startproc
 1363              		@ args = 0, pretend = 0, frame = 0
 1364              		@ frame_needed = 0, uses_anonymous_args = 0
 1365              		@ link register save eliminated.
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1366              		.loc 1 658 5 view .LVU330
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1367              		.loc 1 658 22 is_stmt 0 view .LVU331
 1368 0000 024B     		ldr	r3, .L115
 1369 0002 D869     		ldr	r0, [r3, #28]
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1370              		.loc 1 659 1 view .LVU332
ARM GAS  /tmp/ccQOqu5L.s 			page 45


 1371 0004 C0F38700 		ubfx	r0, r0, #2, #8
 1372 0008 7047     		bx	lr
 1373              	.L116:
 1374 000a 00BF     		.align	2
 1375              	.L115:
 1376 000c 00200240 		.word	1073881088
 1377              		.cfi_endproc
 1378              	.LFE140:
 1380              		.section	.text.ob_data_get,"ax",%progbits
 1381              		.align	1
 1382              		.global	ob_data_get
 1383              		.syntax unified
 1384              		.thumb
 1385              		.thumb_func
 1386              		.fpu fpv4-sp-d16
 1388              	ob_data_get:
 1389              	.LFB141:
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     return (uint16_t)(FMC_OBSTAT >> FMC_OBSTAT_DATA_OFFSET);
 1390              		.loc 1 668 1 is_stmt 1 view -0
 1391              		.cfi_startproc
 1392              		@ args = 0, pretend = 0, frame = 0
 1393              		@ frame_needed = 0, uses_anonymous_args = 0
 1394              		@ link register save eliminated.
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1395              		.loc 1 669 5 view .LVU334
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1396              		.loc 1 669 23 is_stmt 0 view .LVU335
 1397 0000 024B     		ldr	r3, .L118
 1398 0002 D869     		ldr	r0, [r3, #28]
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1399              		.loc 1 670 1 view .LVU336
 1400 0004 C0F38F20 		ubfx	r0, r0, #10, #16
 1401 0008 7047     		bx	lr
 1402              	.L119:
 1403 000a 00BF     		.align	2
 1404              	.L118:
 1405 000c 00200240 		.word	1073881088
 1406              		.cfi_endproc
 1407              	.LFE141:
 1409              		.section	.text.ob_write_protection_get,"ax",%progbits
 1410              		.align	1
 1411              		.global	ob_write_protection_get
 1412              		.syntax unified
 1413              		.thumb
 1414              		.thumb_func
 1415              		.fpu fpv4-sp-d16
 1417              	ob_write_protection_get:
 1418              	.LFB142:
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     /* return the FMC write protection option bytes value */
 1419              		.loc 1 679 1 is_stmt 1 view -0
 1420              		.cfi_startproc
 1421              		@ args = 0, pretend = 0, frame = 0
 1422              		@ frame_needed = 0, uses_anonymous_args = 0
 1423              		@ link register save eliminated.
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1424              		.loc 1 681 5 view .LVU338
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
ARM GAS  /tmp/ccQOqu5L.s 			page 46


 1425              		.loc 1 681 12 is_stmt 0 view .LVU339
 1426 0000 014B     		ldr	r3, .L121
 1427 0002 186A     		ldr	r0, [r3, #32]
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1428              		.loc 1 682 1 view .LVU340
 1429 0004 7047     		bx	lr
 1430              	.L122:
 1431 0006 00BF     		.align	2
 1432              	.L121:
 1433 0008 00200240 		.word	1073881088
 1434              		.cfi_endproc
 1435              	.LFE142:
 1437              		.section	.text.ob_security_protection_flag_get,"ax",%progbits
 1438              		.align	1
 1439              		.global	ob_security_protection_flag_get
 1440              		.syntax unified
 1441              		.thumb
 1442              		.thumb_func
 1443              		.fpu fpv4-sp-d16
 1445              	ob_security_protection_flag_get:
 1446              	.LFB143:
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FlagStatus spc_state = RESET;
 1447              		.loc 1 691 1 is_stmt 1 view -0
 1448              		.cfi_startproc
 1449              		@ args = 0, pretend = 0, frame = 0
 1450              		@ frame_needed = 0, uses_anonymous_args = 0
 1451              		@ link register save eliminated.
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1452              		.loc 1 692 5 view .LVU342
 1453              	.LVL89:
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         spc_state = SET;
 1454              		.loc 1 694 5 view .LVU343
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         spc_state = SET;
 1455              		.loc 1 694 18 is_stmt 0 view .LVU344
 1456 0000 024B     		ldr	r3, .L124
 1457 0002 D869     		ldr	r0, [r3, #28]
 1458              	.LVL90:
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1459              		.loc 1 699 5 is_stmt 1 view .LVU345
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1460              		.loc 1 700 1 is_stmt 0 view .LVU346
 1461 0004 C0F34000 		ubfx	r0, r0, #1, #1
 1462              	.LVL91:
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1463              		.loc 1 700 1 view .LVU347
 1464 0008 7047     		bx	lr
 1465              	.L125:
 1466 000a 00BF     		.align	2
 1467              	.L124:
 1468 000c 00200240 		.word	1073881088
 1469              		.cfi_endproc
 1470              	.LFE143:
 1472              		.section	.text.ob_erase,"ax",%progbits
 1473              		.align	1
 1474              		.global	ob_erase
 1475              		.syntax unified
 1476              		.thumb
ARM GAS  /tmp/ccQOqu5L.s 			page 47


 1477              		.thumb_func
 1478              		.fpu fpv4-sp-d16
 1480              	ob_erase:
 1481              	.LFB135:
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 1482              		.loc 1 406 1 is_stmt 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486 0000 38B5     		push	{r3, r4, r5, lr}
 1487              		.cfi_def_cfa_offset 16
 1488              		.cfi_offset 3, -16
 1489              		.cfi_offset 4, -12
 1490              		.cfi_offset 5, -8
 1491              		.cfi_offset 14, -4
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     uint32_t temp;
 1492              		.loc 1 407 5 view .LVU349
 1493              	.LVL92:
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1494              		.loc 1 408 5 view .LVU350
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1495              		.loc 1 410 5 view .LVU351
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1496              		.loc 1 410 32 is_stmt 0 view .LVU352
 1497 0002 4FF47020 		mov	r0, #983040
 1498 0006 FFF7FEFF 		bl	fmc_ready_wait
 1499              	.LVL93:
 1500 000a 0446     		mov	r4, r0
 1501              	.LVL94:
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         temp_spc = FMC_USPC;
 1502              		.loc 1 413 5 is_stmt 1 view .LVU353
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         temp_spc = FMC_USPC;
 1503              		.loc 1 413 17 is_stmt 0 view .LVU354
 1504 000c FFF7FEFF 		bl	ob_security_protection_flag_get
 1505              	.LVL95:
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1506              		.loc 1 414 18 view .LVU355
 1507 0010 0028     		cmp	r0, #0
 1508 0012 0CBF     		ite	eq
 1509 0014 A525     		moveq	r5, #165
 1510 0016 BB25     		movne	r5, #187
 1511              	.LVL96:
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1512              		.loc 1 417 5 is_stmt 1 view .LVU356
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1513              		.loc 1 417 7 is_stmt 0 view .LVU357
 1514 0018 0CB1     		cbz	r4, .L132
 1515              	.LVL97:
 1516              	.L128:
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1517              		.loc 1 448 5 is_stmt 1 view .LVU358
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1518              		.loc 1 449 1 is_stmt 0 view .LVU359
 1519 001a 2046     		mov	r0, r4
 1520 001c 38BD     		pop	{r3, r4, r5, pc}
 1521              	.LVL98:
 1522              	.L132:
ARM GAS  /tmp/ccQOqu5L.s 			page 48


 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1523              		.loc 1 420 9 is_stmt 1 view .LVU360
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1524              		.loc 1 420 17 is_stmt 0 view .LVU361
 1525 001e 1A4B     		ldr	r3, .L134
 1526 0020 1A69     		ldr	r2, [r3, #16]
 1527 0022 42F02002 		orr	r2, r2, #32
 1528 0026 1A61     		str	r2, [r3, #16]
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1529              		.loc 1 421 9 is_stmt 1 view .LVU362
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1530              		.loc 1 421 17 is_stmt 0 view .LVU363
 1531 0028 1A69     		ldr	r2, [r3, #16]
 1532 002a 42F04002 		orr	r2, r2, #64
 1533 002e 1A61     		str	r2, [r3, #16]
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1534              		.loc 1 424 9 is_stmt 1 view .LVU364
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1535              		.loc 1 424 21 is_stmt 0 view .LVU365
 1536 0030 4FF47020 		mov	r0, #983040
 1537 0034 FFF7FEFF 		bl	fmc_ready_wait
 1538              	.LVL99:
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBER bit */
 1539              		.loc 1 426 9 is_stmt 1 view .LVU366
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* reset the OBER bit */
 1540              		.loc 1 426 11 is_stmt 0 view .LVU367
 1541 0038 0446     		mov	r4, r0
 1542 003a 38B1     		cbz	r0, .L133
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 1543              		.loc 1 441 13 is_stmt 1 view .LVU368
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 1544              		.loc 1 441 15 is_stmt 0 view .LVU369
 1545 003c 0528     		cmp	r0, #5
 1546 003e ECD0     		beq	.L128
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1547              		.loc 1 443 17 is_stmt 1 view .LVU370
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1548              		.loc 1 443 25 is_stmt 0 view .LVU371
 1549 0040 114A     		ldr	r2, .L134
 1550 0042 1369     		ldr	r3, [r2, #16]
 1551 0044 23F01003 		bic	r3, r3, #16
 1552 0048 1361     		str	r3, [r2, #16]
 1553 004a E6E7     		b	.L128
 1554              	.L133:
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* set the OBPG bit */
 1555              		.loc 1 428 13 is_stmt 1 view .LVU372
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* set the OBPG bit */
 1556              		.loc 1 428 21 is_stmt 0 view .LVU373
 1557 004c 0E4B     		ldr	r3, .L134
 1558 004e 1A69     		ldr	r2, [r3, #16]
 1559 0050 22F02002 		bic	r2, r2, #32
 1560 0054 1A61     		str	r2, [r3, #16]
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp = ((uint32_t)temp_spc)|0xffff0000;
 1561              		.loc 1 430 13 is_stmt 1 view .LVU374
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             temp = ((uint32_t)temp_spc)|0xffff0000;
 1562              		.loc 1 430 21 is_stmt 0 view .LVU375
 1563 0056 1A69     		ldr	r2, [r3, #16]
ARM GAS  /tmp/ccQOqu5L.s 			page 49


 1564 0058 42F01002 		orr	r2, r2, #16
 1565 005c 1A61     		str	r2, [r3, #16]
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* no security protection */
 1566              		.loc 1 431 13 is_stmt 1 view .LVU376
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* no security protection */
 1567              		.loc 1 431 18 is_stmt 0 view .LVU377
 1568 005e 6FEA0545 		mvn	r5, r5, lsl #16
 1569              	.LVL100:
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* no security protection */
 1570              		.loc 1 431 18 view .LVU378
 1571 0062 6FEA1545 		mvn	r5, r5, lsr #16
 1572              	.LVL101:
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* wait for the FMC ready */
 1573              		.loc 1 433 13 is_stmt 1 view .LVU379
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             /* wait for the FMC ready */
 1574              		.loc 1 433 20 is_stmt 0 view .LVU380
 1575 0066 094B     		ldr	r3, .L134+4
 1576 0068 C3F80058 		str	r5, [r3, #2048]
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1577              		.loc 1 435 13 is_stmt 1 view .LVU381
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1578              		.loc 1 435 25 is_stmt 0 view .LVU382
 1579 006c 4FF47020 		mov	r0, #983040
 1580              	.LVL102:
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1581              		.loc 1 435 25 view .LVU383
 1582 0070 FFF7FEFF 		bl	fmc_ready_wait
 1583              	.LVL103:
 1584 0074 0446     		mov	r4, r0
 1585              	.LVL104:
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 1586              		.loc 1 436 13 is_stmt 1 view .LVU384
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****                 /* reset the OBPG bit */
 1587              		.loc 1 436 15 is_stmt 0 view .LVU385
 1588 0076 0528     		cmp	r0, #5
 1589 0078 CFD0     		beq	.L128
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1590              		.loc 1 438 17 is_stmt 1 view .LVU386
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****             }
 1591              		.loc 1 438 25 is_stmt 0 view .LVU387
 1592 007a 034A     		ldr	r2, .L134
 1593 007c 1369     		ldr	r3, [r2, #16]
 1594 007e 23F01003 		bic	r3, r3, #16
 1595 0082 1361     		str	r3, [r2, #16]
 1596 0084 C9E7     		b	.L128
 1597              	.L135:
 1598 0086 00BF     		.align	2
 1599              	.L134:
 1600 0088 00200240 		.word	1073881088
 1601 008c 00F0FF1F 		.word	536866816
 1602              		.cfi_endproc
 1603              	.LFE135:
 1605              		.section	.text.fmc_interrupt_enable,"ax",%progbits
 1606              		.align	1
 1607              		.global	fmc_interrupt_enable
 1608              		.syntax unified
 1609              		.thumb
ARM GAS  /tmp/ccQOqu5L.s 			page 50


 1610              		.thumb_func
 1611              		.fpu fpv4-sp-d16
 1613              	fmc_interrupt_enable:
 1614              	.LVL105:
 1615              	.LFB144:
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VAL(interrupt) |= BIT(FMC_BIT_POS(interrupt));
 1616              		.loc 1 712 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1621              		.loc 1 713 5 view .LVU389
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1622              		.loc 1 713 28 is_stmt 0 view .LVU390
 1623 0000 8309     		lsrs	r3, r0, #6
 1624 0002 03F18043 		add	r3, r3, #1073741824
 1625 0006 03F50833 		add	r3, r3, #139264
 1626 000a 1968     		ldr	r1, [r3]
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1627              		.loc 1 713 31 view .LVU391
 1628 000c 00F01F00 		and	r0, r0, #31
 1629              	.LVL106:
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1630              		.loc 1 713 31 view .LVU392
 1631 0010 0122     		movs	r2, #1
 1632 0012 02FA00F0 		lsl	r0, r2, r0
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1633              		.loc 1 713 28 view .LVU393
 1634 0016 0843     		orrs	r0, r0, r1
 1635 0018 1860     		str	r0, [r3]
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1636              		.loc 1 714 1 view .LVU394
 1637 001a 7047     		bx	lr
 1638              		.cfi_endproc
 1639              	.LFE144:
 1641              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 1642              		.align	1
 1643              		.global	fmc_interrupt_disable
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1647              		.fpu fpv4-sp-d16
 1649              	fmc_interrupt_disable:
 1650              	.LVL107:
 1651              	.LFB145:
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VAL(interrupt) &= ~BIT(FMC_BIT_POS(interrupt));
 1652              		.loc 1 726 1 is_stmt 1 view -0
 1653              		.cfi_startproc
 1654              		@ args = 0, pretend = 0, frame = 0
 1655              		@ frame_needed = 0, uses_anonymous_args = 0
 1656              		@ link register save eliminated.
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1657              		.loc 1 727 5 view .LVU396
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1658              		.loc 1 727 28 is_stmt 0 view .LVU397
 1659 0000 8309     		lsrs	r3, r0, #6
ARM GAS  /tmp/ccQOqu5L.s 			page 51


 1660 0002 03F18043 		add	r3, r3, #1073741824
 1661 0006 03F50833 		add	r3, r3, #139264
 1662 000a 1A68     		ldr	r2, [r3]
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1663              		.loc 1 727 32 view .LVU398
 1664 000c 00F01F00 		and	r0, r0, #31
 1665              	.LVL108:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1666              		.loc 1 727 32 view .LVU399
 1667 0010 0121     		movs	r1, #1
 1668 0012 01FA00F0 		lsl	r0, r1, r0
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1669              		.loc 1 727 28 view .LVU400
 1670 0016 22EA0000 		bic	r0, r2, r0
 1671 001a 1860     		str	r0, [r3]
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1672              		.loc 1 728 1 view .LVU401
 1673 001c 7047     		bx	lr
 1674              		.cfi_endproc
 1675              	.LFE145:
 1677              		.section	.text.fmc_flag_get,"ax",%progbits
 1678              		.align	1
 1679              		.global	fmc_flag_get
 1680              		.syntax unified
 1681              		.thumb
 1682              		.thumb_func
 1683              		.fpu fpv4-sp-d16
 1685              	fmc_flag_get:
 1686              	.LVL109:
 1687              	.LFB146:
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     if(RESET != (FMC_REG_VAL(flag) & BIT(FMC_BIT_POS(flag)))){
 1688              		.loc 1 743 1 is_stmt 1 view -0
 1689              		.cfi_startproc
 1690              		@ args = 0, pretend = 0, frame = 0
 1691              		@ frame_needed = 0, uses_anonymous_args = 0
 1692              		@ link register save eliminated.
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 1693              		.loc 1 744 5 view .LVU403
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 1694              		.loc 1 744 18 is_stmt 0 view .LVU404
 1695 0000 8309     		lsrs	r3, r0, #6
 1696 0002 03F18043 		add	r3, r3, #1073741824
 1697 0006 03F50833 		add	r3, r3, #139264
 1698 000a 1B68     		ldr	r3, [r3]
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 1699              		.loc 1 744 38 view .LVU405
 1700 000c 00F01F00 		and	r0, r0, #31
 1701              	.LVL110:
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 1702              		.loc 1 744 14 view .LVU406
 1703 0010 23FA00F0 		lsr	r0, r3, r0
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1704              		.loc 1 749 1 view .LVU407
 1705 0014 00F00100 		and	r0, r0, #1
 1706 0018 7047     		bx	lr
 1707              		.cfi_endproc
 1708              	.LFE146:
ARM GAS  /tmp/ccQOqu5L.s 			page 52


 1710              		.section	.text.fmc_flag_clear,"ax",%progbits
 1711              		.align	1
 1712              		.global	fmc_flag_clear
 1713              		.syntax unified
 1714              		.thumb
 1715              		.thumb_func
 1716              		.fpu fpv4-sp-d16
 1718              	fmc_flag_clear:
 1719              	.LVL111:
 1720              	.LFB147:
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VAL(flag) |= BIT(FMC_BIT_POS(flag));
 1721              		.loc 1 763 1 is_stmt 1 view -0
 1722              		.cfi_startproc
 1723              		@ args = 0, pretend = 0, frame = 0
 1724              		@ frame_needed = 0, uses_anonymous_args = 0
 1725              		@ link register save eliminated.
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1726              		.loc 1 764 5 view .LVU409
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1727              		.loc 1 764 23 is_stmt 0 view .LVU410
 1728 0000 8309     		lsrs	r3, r0, #6
 1729 0002 03F18043 		add	r3, r3, #1073741824
 1730 0006 03F50833 		add	r3, r3, #139264
 1731 000a 1968     		ldr	r1, [r3]
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1732              		.loc 1 764 26 view .LVU411
 1733 000c 00F01F00 		and	r0, r0, #31
 1734              	.LVL112:
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1735              		.loc 1 764 26 view .LVU412
 1736 0010 0122     		movs	r2, #1
 1737 0012 02FA00F0 		lsl	r0, r2, r0
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1738              		.loc 1 764 23 view .LVU413
 1739 0016 0843     		orrs	r0, r0, r1
 1740 0018 1860     		str	r0, [r3]
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1741              		.loc 1 765 1 view .LVU414
 1742 001a 7047     		bx	lr
 1743              		.cfi_endproc
 1744              	.LFE147:
 1746              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
 1747              		.align	1
 1748              		.global	fmc_interrupt_flag_get
 1749              		.syntax unified
 1750              		.thumb
 1751              		.thumb_func
 1752              		.fpu fpv4-sp-d16
 1754              	fmc_interrupt_flag_get:
 1755              	.LVL113:
 1756              	.LFB148:
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FlagStatus ret1 = RESET;
 1757              		.loc 1 779 1 is_stmt 1 view -0
 1758              		.cfi_startproc
 1759              		@ args = 0, pretend = 0, frame = 0
 1760              		@ frame_needed = 0, uses_anonymous_args = 0
 1761              		@ link register save eliminated.
ARM GAS  /tmp/ccQOqu5L.s 			page 53


 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FlagStatus ret1 = RESET;
 1762              		.loc 1 779 1 is_stmt 0 view .LVU416
 1763 0000 0246     		mov	r2, r0
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FlagStatus ret2 = RESET;
 1764              		.loc 1 780 5 is_stmt 1 view .LVU417
 1765              	.LVL114:
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     
 1766              		.loc 1 781 5 view .LVU418
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt flag */
 1767              		.loc 1 783 5 view .LVU419
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt flag */
 1768              		.loc 1 783 7 is_stmt 0 view .LVU420
 1769 0002 030B     		lsrs	r3, r0, #12
 1770 0004 0C2B     		cmp	r3, #12
 1771 0006 16D1     		bne	.L142
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt enale bit */
 1772              		.loc 1 785 9 is_stmt 1 view .LVU421
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt enale bit */
 1773              		.loc 1 785 29 is_stmt 0 view .LVU422
 1774 0008 0C49     		ldr	r1, .L143
 1775 000a C868     		ldr	r0, [r1, #12]
 1776              	.LVL115:
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt enale bit */
 1777              		.loc 1 785 50 view .LVU423
 1778 000c C2F3841C 		ubfx	ip, r2, #6, #5
 1779 0010 0123     		movs	r3, #1
 1780 0012 03FA0CF3 		lsl	r3, r3, ip
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         /* get the staus of interrupt enale bit */
 1781              		.loc 1 785 14 view .LVU424
 1782 0016 0340     		ands	r3, r3, r0
 1783              	.LVL116:
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1784              		.loc 1 787 9 is_stmt 1 view .LVU425
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1785              		.loc 1 787 29 is_stmt 0 view .LVU426
 1786 0018 0969     		ldr	r1, [r1, #16]
 1787              	.LVL117:
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 1788              		.loc 1 790 5 is_stmt 1 view .LVU427
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 1789              		.loc 1 790 7 is_stmt 0 view .LVU428
 1790 001a 13F0FF00 		ands	r0, r3, #255
 1791 001e 0BD0     		beq	.L141
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1792              		.loc 1 787 39 discriminator 1 view .LVU429
 1793 0020 02F01F02 		and	r2, r2, #31
 1794              	.LVL118:
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1795              		.loc 1 787 39 discriminator 1 view .LVU430
 1796 0024 0120     		movs	r0, #1
 1797 0026 00FA02F2 		lsl	r2, r0, r2
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1798              		.loc 1 787 14 discriminator 1 view .LVU431
 1799 002a 0A40     		ands	r2, r2, r1
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****         return SET;
 1800              		.loc 1 790 13 discriminator 1 view .LVU432
 1801 002c 12F0FF0F 		tst	r2, #255
ARM GAS  /tmp/ccQOqu5L.s 			page 54


 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1802              		.loc 1 793 16 discriminator 1 view .LVU433
 1803 0030 08BF     		it	eq
 1804 0032 0020     		moveq	r0, #0
 1805 0034 7047     		bx	lr
 1806              	.LVL119:
 1807              	.L142:
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     }
 1808              		.loc 1 793 16 view .LVU434
 1809 0036 0020     		movs	r0, #0
 1810              	.LVL120:
 1811              	.L141:
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1812              		.loc 1 795 1 view .LVU435
 1813 0038 7047     		bx	lr
 1814              	.L144:
 1815 003a 00BF     		.align	2
 1816              	.L143:
 1817 003c 00200240 		.word	1073881088
 1818              		.cfi_endproc
 1819              	.LFE148:
 1821              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 1822              		.align	1
 1823              		.global	fmc_interrupt_flag_clear
 1824              		.syntax unified
 1825              		.thumb
 1826              		.thumb_func
 1827              		.fpu fpv4-sp-d16
 1829              	fmc_interrupt_flag_clear:
 1830              	.LVL121:
 1831              	.LFB149:
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c ****     FMC_REG_VALS(flag) |= BIT(FMC_BIT_POS0(flag));
 1832              		.loc 1 809 1 is_stmt 1 view -0
 1833              		.cfi_startproc
 1834              		@ args = 0, pretend = 0, frame = 0
 1835              		@ frame_needed = 0, uses_anonymous_args = 0
 1836              		@ link register save eliminated.
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1837              		.loc 1 810 5 view .LVU437
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1838              		.loc 1 810 24 is_stmt 0 view .LVU438
 1839 0000 030B     		lsrs	r3, r0, #12
 1840 0002 03F18043 		add	r3, r3, #1073741824
 1841 0006 03F50833 		add	r3, r3, #139264
 1842 000a 1968     		ldr	r1, [r3]
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1843              		.loc 1 810 27 view .LVU439
 1844 000c C0F38410 		ubfx	r0, r0, #6, #5
 1845              	.LVL122:
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1846              		.loc 1 810 27 view .LVU440
 1847 0010 0122     		movs	r2, #1
 1848 0012 02FA00F0 		lsl	r0, r2, r0
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** }
 1849              		.loc 1 810 24 view .LVU441
 1850 0016 0843     		orrs	r0, r0, r1
 1851 0018 1860     		str	r0, [r3]
ARM GAS  /tmp/ccQOqu5L.s 			page 55


 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_fmc.c **** 
 1852              		.loc 1 811 1 view .LVU442
 1853 001a 7047     		bx	lr
 1854              		.cfi_endproc
 1855              	.LFE149:
 1857              		.text
 1858              	.Letext0:
 1859              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1860              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 1861              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_fmc.h"
ARM GAS  /tmp/ccQOqu5L.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_fmc.c
     /tmp/ccQOqu5L.s:18     .text.fmc_ready_wait:0000000000000000 $t
     /tmp/ccQOqu5L.s:25     .text.fmc_ready_wait:0000000000000000 fmc_ready_wait
     /tmp/ccQOqu5L.s:130    .text.fmc_ready_wait:0000000000000044 $d
     /tmp/ccQOqu5L.s:135    .text.fmc_wscnt_set:0000000000000000 $t
     /tmp/ccQOqu5L.s:142    .text.fmc_wscnt_set:0000000000000000 fmc_wscnt_set
     /tmp/ccQOqu5L.s:171    .text.fmc_wscnt_set:0000000000000010 $d
     /tmp/ccQOqu5L.s:176    .text.fmc_prefetch_enable:0000000000000000 $t
     /tmp/ccQOqu5L.s:183    .text.fmc_prefetch_enable:0000000000000000 fmc_prefetch_enable
     /tmp/ccQOqu5L.s:201    .text.fmc_prefetch_enable:000000000000000c $d
     /tmp/ccQOqu5L.s:206    .text.fmc_prefetch_disable:0000000000000000 $t
     /tmp/ccQOqu5L.s:213    .text.fmc_prefetch_disable:0000000000000000 fmc_prefetch_disable
     /tmp/ccQOqu5L.s:231    .text.fmc_prefetch_disable:000000000000000c $d
     /tmp/ccQOqu5L.s:236    .text.fmc_ibus_enable:0000000000000000 $t
     /tmp/ccQOqu5L.s:243    .text.fmc_ibus_enable:0000000000000000 fmc_ibus_enable
     /tmp/ccQOqu5L.s:261    .text.fmc_ibus_enable:000000000000000c $d
     /tmp/ccQOqu5L.s:266    .text.fmc_ibus_disable:0000000000000000 $t
     /tmp/ccQOqu5L.s:273    .text.fmc_ibus_disable:0000000000000000 fmc_ibus_disable
     /tmp/ccQOqu5L.s:291    .text.fmc_ibus_disable:000000000000000c $d
     /tmp/ccQOqu5L.s:296    .text.fmc_dbus_enable:0000000000000000 $t
     /tmp/ccQOqu5L.s:303    .text.fmc_dbus_enable:0000000000000000 fmc_dbus_enable
     /tmp/ccQOqu5L.s:321    .text.fmc_dbus_enable:000000000000000c $d
     /tmp/ccQOqu5L.s:326    .text.fmc_dbus_disable:0000000000000000 $t
     /tmp/ccQOqu5L.s:333    .text.fmc_dbus_disable:0000000000000000 fmc_dbus_disable
     /tmp/ccQOqu5L.s:351    .text.fmc_dbus_disable:000000000000000c $d
     /tmp/ccQOqu5L.s:356    .text.fmc_ibus_reset:0000000000000000 $t
     /tmp/ccQOqu5L.s:363    .text.fmc_ibus_reset:0000000000000000 fmc_ibus_reset
     /tmp/ccQOqu5L.s:381    .text.fmc_ibus_reset:000000000000000c $d
     /tmp/ccQOqu5L.s:386    .text.fmc_dbus_reset:0000000000000000 $t
     /tmp/ccQOqu5L.s:393    .text.fmc_dbus_reset:0000000000000000 fmc_dbus_reset
     /tmp/ccQOqu5L.s:411    .text.fmc_dbus_reset:000000000000000c $d
     /tmp/ccQOqu5L.s:416    .text.fmc_program_width_set:0000000000000000 $t
     /tmp/ccQOqu5L.s:423    .text.fmc_program_width_set:0000000000000000 fmc_program_width_set
     /tmp/ccQOqu5L.s:453    .text.fmc_program_width_set:0000000000000010 $d
     /tmp/ccQOqu5L.s:458    .text.fmc_unlock:0000000000000000 $t
     /tmp/ccQOqu5L.s:465    .text.fmc_unlock:0000000000000000 fmc_unlock
     /tmp/ccQOqu5L.s:494    .text.fmc_unlock:0000000000000018 $d
     /tmp/ccQOqu5L.s:500    .text.fmc_lock:0000000000000000 $t
     /tmp/ccQOqu5L.s:507    .text.fmc_lock:0000000000000000 fmc_lock
     /tmp/ccQOqu5L.s:525    .text.fmc_lock:000000000000000c $d
     /tmp/ccQOqu5L.s:530    .text.fmc_page_erase:0000000000000000 $t
     /tmp/ccQOqu5L.s:537    .text.fmc_page_erase:0000000000000000 fmc_page_erase
     /tmp/ccQOqu5L.s:598    .text.fmc_page_erase:0000000000000038 $d
     /tmp/ccQOqu5L.s:603    .text.fmc_mass_erase:0000000000000000 $t
     /tmp/ccQOqu5L.s:610    .text.fmc_mass_erase:0000000000000000 fmc_mass_erase
     /tmp/ccQOqu5L.s:661    .text.fmc_mass_erase:0000000000000034 $d
     /tmp/ccQOqu5L.s:666    .text.fmc_doubleword_program:0000000000000000 $t
     /tmp/ccQOqu5L.s:673    .text.fmc_doubleword_program:0000000000000000 fmc_doubleword_program
     /tmp/ccQOqu5L.s:734    .text.fmc_doubleword_program:0000000000000034 $d
     /tmp/ccQOqu5L.s:739    .text.fmc_word_program:0000000000000000 $t
     /tmp/ccQOqu5L.s:746    .text.fmc_word_program:0000000000000000 fmc_word_program
     /tmp/ccQOqu5L.s:804    .text.fmc_word_program:0000000000000030 $d
     /tmp/ccQOqu5L.s:809    .text.fmc_halfword_program:0000000000000000 $t
     /tmp/ccQOqu5L.s:816    .text.fmc_halfword_program:0000000000000000 fmc_halfword_program
     /tmp/ccQOqu5L.s:874    .text.fmc_halfword_program:0000000000000030 $d
     /tmp/ccQOqu5L.s:879    .text.ob_unlock:0000000000000000 $t
ARM GAS  /tmp/ccQOqu5L.s 			page 57


     /tmp/ccQOqu5L.s:886    .text.ob_unlock:0000000000000000 ob_unlock
     /tmp/ccQOqu5L.s:915    .text.ob_unlock:0000000000000018 $d
     /tmp/ccQOqu5L.s:921    .text.ob_lock:0000000000000000 $t
     /tmp/ccQOqu5L.s:928    .text.ob_lock:0000000000000000 ob_lock
     /tmp/ccQOqu5L.s:946    .text.ob_lock:000000000000000c $d
     /tmp/ccQOqu5L.s:951    .text.ob_write_protection_enable:0000000000000000 $t
     /tmp/ccQOqu5L.s:958    .text.ob_write_protection_enable:0000000000000000 ob_write_protection_enable
     /tmp/ccQOqu5L.s:1054   .text.ob_write_protection_enable:000000000000005c $d
     /tmp/ccQOqu5L.s:1060   .text.ob_security_protection_config:0000000000000000 $t
     /tmp/ccQOqu5L.s:1067   .text.ob_security_protection_config:0000000000000000 ob_security_protection_config
     /tmp/ccQOqu5L.s:1175   .text.ob_security_protection_config:0000000000000074 $d
     /tmp/ccQOqu5L.s:1181   .text.ob_user_write:0000000000000000 $t
     /tmp/ccQOqu5L.s:1188   .text.ob_user_write:0000000000000000 ob_user_write
     /tmp/ccQOqu5L.s:1266   .text.ob_user_write:000000000000004c $d
     /tmp/ccQOqu5L.s:1272   .text.ob_data_program:0000000000000000 $t
     /tmp/ccQOqu5L.s:1279   .text.ob_data_program:0000000000000000 ob_data_program
     /tmp/ccQOqu5L.s:1347   .text.ob_data_program:0000000000000040 $d
     /tmp/ccQOqu5L.s:1352   .text.ob_user_get:0000000000000000 $t
     /tmp/ccQOqu5L.s:1359   .text.ob_user_get:0000000000000000 ob_user_get
     /tmp/ccQOqu5L.s:1376   .text.ob_user_get:000000000000000c $d
     /tmp/ccQOqu5L.s:1381   .text.ob_data_get:0000000000000000 $t
     /tmp/ccQOqu5L.s:1388   .text.ob_data_get:0000000000000000 ob_data_get
     /tmp/ccQOqu5L.s:1405   .text.ob_data_get:000000000000000c $d
     /tmp/ccQOqu5L.s:1410   .text.ob_write_protection_get:0000000000000000 $t
     /tmp/ccQOqu5L.s:1417   .text.ob_write_protection_get:0000000000000000 ob_write_protection_get
     /tmp/ccQOqu5L.s:1433   .text.ob_write_protection_get:0000000000000008 $d
     /tmp/ccQOqu5L.s:1438   .text.ob_security_protection_flag_get:0000000000000000 $t
     /tmp/ccQOqu5L.s:1445   .text.ob_security_protection_flag_get:0000000000000000 ob_security_protection_flag_get
     /tmp/ccQOqu5L.s:1468   .text.ob_security_protection_flag_get:000000000000000c $d
     /tmp/ccQOqu5L.s:1473   .text.ob_erase:0000000000000000 $t
     /tmp/ccQOqu5L.s:1480   .text.ob_erase:0000000000000000 ob_erase
     /tmp/ccQOqu5L.s:1600   .text.ob_erase:0000000000000088 $d
     /tmp/ccQOqu5L.s:1606   .text.fmc_interrupt_enable:0000000000000000 $t
     /tmp/ccQOqu5L.s:1613   .text.fmc_interrupt_enable:0000000000000000 fmc_interrupt_enable
     /tmp/ccQOqu5L.s:1642   .text.fmc_interrupt_disable:0000000000000000 $t
     /tmp/ccQOqu5L.s:1649   .text.fmc_interrupt_disable:0000000000000000 fmc_interrupt_disable
     /tmp/ccQOqu5L.s:1678   .text.fmc_flag_get:0000000000000000 $t
     /tmp/ccQOqu5L.s:1685   .text.fmc_flag_get:0000000000000000 fmc_flag_get
     /tmp/ccQOqu5L.s:1711   .text.fmc_flag_clear:0000000000000000 $t
     /tmp/ccQOqu5L.s:1718   .text.fmc_flag_clear:0000000000000000 fmc_flag_clear
     /tmp/ccQOqu5L.s:1747   .text.fmc_interrupt_flag_get:0000000000000000 $t
     /tmp/ccQOqu5L.s:1754   .text.fmc_interrupt_flag_get:0000000000000000 fmc_interrupt_flag_get
     /tmp/ccQOqu5L.s:1817   .text.fmc_interrupt_flag_get:000000000000003c $d
     /tmp/ccQOqu5L.s:1822   .text.fmc_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccQOqu5L.s:1829   .text.fmc_interrupt_flag_clear:0000000000000000 fmc_interrupt_flag_clear

NO UNDEFINED SYMBOLS
