# CAN ZENG_ZHONG YANG

# This is a program that can readin C-like file
# Scheduling the graph by using Force-directed-scheduling
# Synthesize the result and ouput the High Level State Machine in Verilog Code
# The uses are allowed to enter three inputs, namely cFile, latency, verilogFile