CMD:./cmake-build-debug/cbp sample_traces/int/int_33_trace.gz

=================== Predictor constants ===================
K = 18
DEFAULT_SIZE = 262144
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 13
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 8192
RESET_INTERVAL = 262144

TOT_SIZE = 177 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
EOF
Table[0]
	 occupation: 3685 / 8192
	 total predictions: 5705980
Table[1]
	 occupation: 8020 / 8192
	 total predictions: 3289733
Table[2]
	 occupation: 8158 / 8192
	 total predictions: 1015311
Table[3]
	 occupation: 8187 / 8192
	 total predictions: 918114
Table[4]
	 occupation: 8189 / 8192
	 total predictions: 873475
Table[5]
	 occupation: 8184 / 8192
	 total predictions: 647533
Table[6]
	 occupation: 7942 / 8192
	 total predictions: 209598
Table[7]
	 occupation: 6093 / 8192
	 total predictions: 12781
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 24354275
Number of loads that miss in SQ: 23489144 (96.45%)
Number of PFs issued to the memory system 9884636
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 112005356
	misses     = 345
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 29654694
	misses     = 470392
	miss ratio = 1.59%
	pf accesses   = 9884636
	pf misses     = 24610
	pf miss ratio = 0.25%
L2$:
	accesses   = 470737
	misses     = 180637
	miss ratio = 38.37%
	pf accesses   = 24610
	pf misses     = 4014
	pf miss ratio = 16.31%
L3$:
	accesses   = 180637
	misses     = 117406
	miss ratio = 65.00%
	pf accesses   = 4014
	pf misses     = 1433
	pf miss ratio = 35.70%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :24354275
Num Prefetches generated :9892759
Num Prefetches issued :10341076
Num Prefetches filtered by PF queue :61286
Num untimely prefetches dropped from PF queue :8123
Num prefetches not issued LDST contention :456440
Num prefetches not issued stride 0 :6690228
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 110000052
cycles       = 74750397
CycWP        = 63881436
IPC          = 1.4716

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         16062450    1978968  12.3205%  17.9906
JumpDirect           811509          0   0.0000%   0.0000
JumpIndirect         186333          0   0.0000%   0.0000
JumpReturn            67789          0   0.0000%   0.0000
Not control        94877275          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      6534526   1.5303    1374638     183145   0.2104       0.0280  13.3231%  18.3144    5569593    30.4108   556.9564
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052     16288060   1.5349    3525821     454983   0.2165       0.0279  12.9043%  18.1993   13869001    30.4825   554.7589
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    55000052     36542890   1.5051    7710997    1013348   0.2110       0.0277  13.1416%  18.4245   31231212    30.8198   567.8397
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   110000052     74750397   1.4716   16062450    1978968   0.2149       0.0265  12.3205%  17.9906   63881436    32.2802   580.7401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 110000052 instrs 

ExecTime = 4800.268141031265
