Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.123 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.271 sec.
INFO-FLOW: Workspace D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls opened at Sat Jun 14 08:33:12 -0700 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.358 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.h 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
Execute     add_files -tb D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
Execute     set_top feedforward 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 5.231 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.383 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 5.435 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 7.382 seconds; current allocated memory: 618.766 MB.
Execute       set_directive_top feedforward -name=feedforward 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling weights.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang weights.cpp -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.169 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.137 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.199 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling bnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang bnn.cpp -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.866 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.086 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.571 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.955 seconds; current allocated memory: 622.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.g.bc" "D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.g.bc D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.g.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.101 sec.
Execute       run_link_or_opt -opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.927 sec.
Execute       run_link_or_opt -opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=feedforward -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=feedforward -reflow-float-conversion -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.973 sec.
Execute       run_link_or_opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=feedforward 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=feedforward -mllvm -hls-db-dir -mllvm D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 734 Compile/Link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 393 Unroll/Inline (step 1) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 326 Unroll/Inline (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 264 Unroll/Inline (step 3) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 255 Unroll/Inline (step 4) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 11,910 Array/Struct D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,910 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,036 Array/Struct (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,036 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,036 Array/Struct (step 3) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,036 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,036 Array/Struct (step 4) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,036 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,050 Array/Struct (step 5) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,050 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,029 Performance D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,029 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,051 Performance (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,051 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,980 Performance (step 3) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,980 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,107 Performance (step 4) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,107 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,095 HW Transforms D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,095 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,129 HW Transforms (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,129 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_2' is marked as complete unroll implied by the pipeline pragma (bnn.cpp:49:26)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_4' (bnn.cpp:117:23) in function 'feedforward' partially with a factor of 4 (bnn.cpp:65:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_99_2' (bnn.cpp:99:22) in function 'feedforward' partially with a factor of 2 (bnn.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'XNOR(int, int)' into 'matmul_xnor(int const*, int const*, int*, int, int)' (bnn.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'sign(int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'quantize(int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'matmul_xnor(int const*, int const*, int*, int, int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:65:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'W1' (bnn.cpp:51:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'W2' (bnn.cpp:51:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'W3' (bnn.cpp:51:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (bnn.cpp:49:26) in function 'feedforward' completely with a factor of 64 (bnn.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (bnn.cpp:49:26) in function 'feedforward' completely with a factor of 128 (bnn.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (bnn.cpp:49:26) in function 'feedforward' completely with a factor of 784 (bnn.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to 'W3': Complete partitioning on dimension 2. (weights.cpp:201:0)
INFO: [HLS 214-248] Applying array_partition to 'W2': Complete partitioning on dimension 2. (weights.cpp:134:0)
INFO: [HLS 214-248] Applying array_partition to 'W1': Complete partitioning on dimension 2. (weights.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'X0_input': Complete partitioning on dimension 1. (bnn.cpp:74:6)
INFO: [HLS 214-248] Applying array_partition to 'layer1_quant': Complete partitioning on dimension 1. (bnn.cpp:82:9)
INFO: [HLS 214-248] Applying array_partition to 'layer2_quant': Complete partitioning on dimension 1. (bnn.cpp:83:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_99_2> at bnn.cpp:99:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_117_4> at bnn.cpp:117:23 
INFO: [HLS 214-449] Automatically partitioning array 'W2_0' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_1' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_2' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_3' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_4' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_5' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_6' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_7' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_8' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_9' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_10' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_11' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_12' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_13' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_14' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_15' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_16' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_17' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_18' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_19' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_20' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_21' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_22' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_23' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_24' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_25' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_26' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_27' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_28' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_29' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_30' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_31' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_32' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_33' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_34' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_35' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_36' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_37' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_38' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_39' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_40' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_41' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_42' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_43' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_44' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_45' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_46' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_47' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_48' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_49' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_50' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_51' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_52' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_53' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_54' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_55' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_56' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_57' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_58' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_59' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_60' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_61' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_62' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_63' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_64' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_65' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_66' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_67' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_68' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_69' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_70' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_71' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_72' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_73' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_74' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_75' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_76' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_77' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_78' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_79' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_80' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_81' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_82' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_83' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_84' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_85' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_86' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_87' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_88' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_89' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_90' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_91' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_92' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_93' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_94' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_95' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_96' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_97' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_98' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_99' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_100' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_101' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_102' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_103' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_104' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_105' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_106' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_107' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_108' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_109' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_110' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_111' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_112' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_113' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_114' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_115' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_116' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_117' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_118' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_119' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_120' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_121' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_122' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_123' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_124' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_125' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_126' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_127' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_0' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_1' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_2' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_3' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_4' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_5' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_6' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_7' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_8' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_9' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_10' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_11' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_12' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_13' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_14' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_15' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_16' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_17' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_18' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_19' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_20' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_21' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_22' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_23' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_24' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_25' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_26' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_27' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_28' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_29' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_30' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_31' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_32' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_33' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_34' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_35' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_36' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_37' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_38' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_39' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_40' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_41' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_42' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_43' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_44' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_45' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_46' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_47' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_48' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_49' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_50' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_51' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_52' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_53' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_54' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_55' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_56' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_57' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_58' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_59' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_60' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_61' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_62' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_63' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_0' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_10' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_100' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_101' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_102' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_103' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_104' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_105' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_106' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_107' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_108' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_109' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_11' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_110' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_111' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_112' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_113' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_114' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_115' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_116' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_117' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_118' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_119' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_12' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_120' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_121' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_122' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_123' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_124' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_125' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_126' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_127' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_13' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_14' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_15' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_16' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_17' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_18' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_19' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_2' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_20' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_21' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_22' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_23' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_24' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_25' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_26' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_27' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_28' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_29' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_3' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_30' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_31' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_32' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_33' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_34' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_35' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_36' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_37' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_38' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_39' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_4' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_40' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_41' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_42' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_43' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_44' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_45' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_46' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_47' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_48' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_49' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_5' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_50' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_51' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_52' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_53' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_54' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_55' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_56' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_57' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_58' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_59' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_6' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_60' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_61' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_62' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_63' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_64' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_65' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_66' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_67' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_68' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_69' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_7' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_70' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_71' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_72' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_73' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_74' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_75' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_76' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_77' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_78' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_79' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_8' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_80' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_81' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_82' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_83' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_84' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_85' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_86' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_87' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_88' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_89' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_9' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_90' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_91' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_92' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_93' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_94' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_95' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_96' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_97' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_98' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_99' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_0' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_10' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_11' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_12' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_13' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_14' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_15' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_16' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_17' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_18' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_19' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_2' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_20' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_21' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_22' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_23' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_24' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_25' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_26' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_27' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_28' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_29' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_3' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_30' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_31' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_32' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_33' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_34' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_35' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_36' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_37' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_38' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_39' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_4' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_40' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_41' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_42' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_43' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_44' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_45' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_46' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_47' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_48' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_49' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_5' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_50' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_51' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_52' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_53' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_54' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_55' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_56' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_57' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_58' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_59' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_6' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_60' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_61' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_62' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_63' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_7' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_8' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_9' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'layer1_activations' due to pipeline pragma (bnn.cpp:79:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'layer2_activations' due to pipeline pragma (bnn.cpp:80:9)
INFO: [HLS 214-248] Applying array_partition to 'W3_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_63': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_62': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_61': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_60': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_59': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_58': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_57': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_56': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_55': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_54': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_53': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_52': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_51': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_50': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_49': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_48': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_47': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_46': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_45': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_44': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_42': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_41': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_40': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_39': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_38': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_37': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_36': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_35': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_34': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_33': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_31': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_30': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_28': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_27': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_26': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_25': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_24': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_99': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_98': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_97': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_96': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_95': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_94': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_93': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_92': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_91': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_90': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_89': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_88': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_87': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_86': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_85': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_84': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_83': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_82': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_81': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_80': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_79': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_78': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_77': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_76': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_75': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_74': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_73': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_72': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_71': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_70': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_69': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_68': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_67': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_66': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_65': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_64': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_63': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_62': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_61': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_60': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_59': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_58': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_57': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_56': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_55': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_54': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_53': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_52': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_51': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_50': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_49': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_48': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_47': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_46': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_45': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_44': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_42': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_41': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_40': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_39': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_38': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_37': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_36': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_35': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_34': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_33': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_31': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_30': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_28': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_27': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_26': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_25': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_24': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_127': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_126': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_125': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_124': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_123': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_122': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_121': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_120': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_119': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_118': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_117': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_116': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_115': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_114': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_113': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_112': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_111': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_110': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_109': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_108': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_107': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_106': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_105': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_104': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_103': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_102': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_101': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_100': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'layer1_activations': Cyclic partitioning with factor 2 on dimension 1. (bnn.cpp:79:6)
INFO: [HLS 214-248] Applying array_partition to 'layer2_activations': Cyclic partitioning with factor 4 on dimension 1. (bnn.cpp:80:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 319.338 seconds; current allocated memory: 634.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 634.855 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top feedforward -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.0.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.65 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.683 seconds; current allocated memory: 680.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.536 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.prechk.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.184 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.754 seconds; current allocated memory: 723.508 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc to D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 11.95 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.tmp.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'feedforward' (bnn.cpp:20:21)...1881 expression(s) balanced.
Command         transform done; 4.108 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 16.065 seconds; current allocated memory: 820.855 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.2.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 14.222 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 31.989 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 38 seconds. CPU system time: 1 seconds. Elapsed time: 46.213 seconds; current allocated memory: 944.227 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 66.754 sec.
Command     elaborate done; 395.076 sec.
Execute     ap_eval exec zip -j D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.107 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'feedforward' ...
Execute       ap_set_top_model feedforward 
Execute       get_model_list feedforward -filter all-wo-channel -topdown 
Execute       preproc_iomode -model feedforward 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list feedforward -filter all-wo-channel 
INFO-FLOW: Model list for configure: feedforward_Pipeline_VITIS_LOOP_88_1 feedforward_Pipeline_VITIS_LOOP_46_1 feedforward_Pipeline_VITIS_LOOP_99_2 feedforward_Pipeline_VITIS_LOOP_106_3 feedforward_Pipeline_VITIS_LOOP_46_11 feedforward_Pipeline_VITIS_LOOP_117_4 feedforward_Pipeline_VITIS_LOOP_124_5 feedforward_Pipeline_VITIS_LOOP_46_12 feedforward_Pipeline_VITIS_LOOP_134_6 feedforward_Pipeline_VITIS_LOOP_143_7 feedforward
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_88_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_88_1 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_99_2 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_99_2 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_106_3 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_106_3 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_46_11 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_46_11 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_117_4 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_117_4 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_124_5 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_124_5 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_46_12 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_46_12 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_134_6 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_134_6 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_143_7 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_143_7 
INFO-FLOW: Configuring Module : feedforward ...
Execute       set_default_model feedforward 
Execute       apply_spec_resource_limit feedforward 
INFO-FLOW: Model list for preprocess: feedforward_Pipeline_VITIS_LOOP_88_1 feedforward_Pipeline_VITIS_LOOP_46_1 feedforward_Pipeline_VITIS_LOOP_99_2 feedforward_Pipeline_VITIS_LOOP_106_3 feedforward_Pipeline_VITIS_LOOP_46_11 feedforward_Pipeline_VITIS_LOOP_117_4 feedforward_Pipeline_VITIS_LOOP_124_5 feedforward_Pipeline_VITIS_LOOP_46_12 feedforward_Pipeline_VITIS_LOOP_134_6 feedforward_Pipeline_VITIS_LOOP_143_7 feedforward
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_88_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_88_1 
Command       cdfg_preprocess done; 4.16 sec.
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_88_1 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_99_2 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_99_2 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_106_3 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_106_3 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_46_11 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_46_11 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_117_4 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_117_4 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_124_5 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_124_5 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_46_12 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_46_12 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_134_6 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_134_6 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_143_7 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_143_7 
INFO-FLOW: Preprocessing Module: feedforward ...
Execute       set_default_model feedforward 
Execute       cdfg_preprocess -model feedforward 
Command       cdfg_preprocess done; 0.587 sec.
Execute       rtl_gen_preprocess feedforward 
INFO-FLOW: Model list for synthesis: feedforward_Pipeline_VITIS_LOOP_88_1 feedforward_Pipeline_VITIS_LOOP_46_1 feedforward_Pipeline_VITIS_LOOP_99_2 feedforward_Pipeline_VITIS_LOOP_106_3 feedforward_Pipeline_VITIS_LOOP_46_11 feedforward_Pipeline_VITIS_LOOP_117_4 feedforward_Pipeline_VITIS_LOOP_124_5 feedforward_Pipeline_VITIS_LOOP_46_12 feedforward_Pipeline_VITIS_LOOP_134_6 feedforward_Pipeline_VITIS_LOOP_143_7 feedforward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_88_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.141 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 11.267 seconds; current allocated memory: 982.371 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.216 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.sched.adb -f 
Command       db_write done; 0.775 sec.
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_88_1.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_88_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.337 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.331 seconds; current allocated memory: 998.770 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.bind.adb -f 
Command       db_write done; 0.829 sec.
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_88_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 1019.738 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.117 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
Command       db_write done; 0.624 sec.
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.411 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.153 seconds; current allocated memory: 1019.816 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.323 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
Command       db_write done; 0.634 sec.
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_99_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_99_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 1019.863 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_99_2.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_99_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1019.871 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_99_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_106_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.378 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1020.094 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_106_3.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_106_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.bind.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_106_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_46_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_46_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.285 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_46_11.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_46_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_46_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_117_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_117_4.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_117_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.212 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_117_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_124_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_124_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_124_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_124_5.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_124_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_124_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_46_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_46_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_46_12.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_46_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.241 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.012 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_46_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_134_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_134_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_134_6.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_134_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_134_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_143_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_143_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_143_7.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_143_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_143_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward 
Execute       schedule -model feedforward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.726 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling feedforward.
Execute       set_default_model feedforward 
Execute       bind -model feedforward 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.658 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.024 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.278 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.bind.adb -f 
Command       db_write done; 0.39 sec.
INFO-FLOW: Finish binding feedforward.
Execute       get_model_list feedforward -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       rtl_gen_preprocess feedforward 
INFO-FLOW: Model list for RTL generation: feedforward_Pipeline_VITIS_LOOP_88_1 feedforward_Pipeline_VITIS_LOOP_46_1 feedforward_Pipeline_VITIS_LOOP_99_2 feedforward_Pipeline_VITIS_LOOP_106_3 feedforward_Pipeline_VITIS_LOOP_46_11 feedforward_Pipeline_VITIS_LOOP_117_4 feedforward_Pipeline_VITIS_LOOP_124_5 feedforward_Pipeline_VITIS_LOOP_46_12 feedforward_Pipeline_VITIS_LOOP_134_6 feedforward_Pipeline_VITIS_LOOP_143_7 feedforward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_88_1 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'feedforward_Pipeline_VITIS_LOOP_88_1' is 25088 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_11838_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_88_1'.
Command       create_rtl_model done; 3.725 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.483 seconds; current allocated memory: 1.084 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_88_1 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_88_1 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_88_1 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_88_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_88_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_88_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_88_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_88_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.308 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_88_1 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.adb 
Command       db_write done; 0.972 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_88_1 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_88_1 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_46_1 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_46_1'.
Command       create_rtl_model done; 3.334 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 9.101 seconds; current allocated memory: 1.155 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_46_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.223 sec.
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_46_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.172 sec.
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_46_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.368 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_46_1 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.adb 
Command       db_write done; 0.858 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_46_1 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_46_1 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_99_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_99_2 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_99_2' pipeline 'VITIS_LOOP_99_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_99_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 6.145 seconds; current allocated memory: 1.217 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_99_2 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_99_2 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_99_2 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_99_2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_99_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_99_2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_99_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_99_2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_99_2 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_99_2 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_99_2 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_106_3 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_106_3'.
Command       create_rtl_model done; 0.249 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.217 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_106_3 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_106_3 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_106_3 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_106_3 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_106_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_106_3 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_106_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_106_3 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_106_3 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.adb 
Command       db_write done; 0.111 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_106_3 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_106_3 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_46_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_46_11 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_46_11' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_46_11'.
Command       create_rtl_model done; 0.233 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.233 seconds; current allocated memory: 1.219 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_46_11 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_46_11 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_46_11 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_46_11 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_46_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_46_11 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_46_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_46_11 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_46_11 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.adb 
Command       db_write done; 0.168 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_46_11 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_46_11 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_117_4 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_117_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 1.232 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_117_4 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_117_4 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_117_4 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_117_4 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_117_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_117_4 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_117_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_117_4 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_117_4 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_117_4 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_117_4 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_124_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_124_5 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_124_5' pipeline 'VITIS_LOOP_124_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_124_5'.
Command       create_rtl_model done; 0.198 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.235 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_124_5 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_124_5 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_124_5 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_124_5 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_124_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_124_5 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_124_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_124_5 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_124_5 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_124_5 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_124_5 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_46_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_46_12 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_46_12' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_46_12'.
Command       create_rtl_model done; 0.222 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.239 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_46_12 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_46_12 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_46_12 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_46_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_46_12 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_46_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_46_12 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_46_12 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_46_12 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_46_12 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_134_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_134_6 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_134_6' pipeline 'VITIS_LOOP_134_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_134_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.246 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_134_6 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_134_6 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_134_6 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_134_6 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_134_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_134_6 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_134_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_134_6 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_134_6 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_134_6 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_134_6 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_143_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_143_7 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_143_7' pipeline 'VITIS_LOOP_143_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_143_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.250 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_143_7 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_143_7 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_143_7 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_143_7 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_143_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_143_7 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_143_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_143_7 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_143_7 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_143_7 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_143_7 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward -top_prefix  -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'feedforward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward'.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer1_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer2_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer3_activations_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.291 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 1.266 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward -istop -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward 
Execute       gen_rtl feedforward -istop -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward 
Execute       syn_report -csynth -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.221 sec.
Execute       db_write -model feedforward -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.adb 
Command       db_write done; 0.304 sec.
Execute       db_write -model feedforward -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward 
Execute       export_constraint_db -f -tool general -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute       syn_report -designview -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.design.xml 
Command       syn_report done; 0.3 sec.
Execute       syn_report -csynthDesign -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth.rpt -MHOut D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.protoinst 
Execute       sc_get_clocks feedforward 
Execute       sc_get_portdomain feedforward 
INFO-FLOW: Model list for RTL component generation: feedforward_Pipeline_VITIS_LOOP_88_1 feedforward_Pipeline_VITIS_LOOP_46_1 feedforward_Pipeline_VITIS_LOOP_99_2 feedforward_Pipeline_VITIS_LOOP_106_3 feedforward_Pipeline_VITIS_LOOP_46_11 feedforward_Pipeline_VITIS_LOOP_117_4 feedforward_Pipeline_VITIS_LOOP_124_5 feedforward_Pipeline_VITIS_LOOP_46_12 feedforward_Pipeline_VITIS_LOOP_134_6 feedforward_Pipeline_VITIS_LOOP_143_7 feedforward
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_88_1] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_99_2] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_106_3] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_46_11] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_117_4] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_124_5] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.compgen.tcl 
INFO-FLOW: Found component feedforward_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model feedforward_sparsemux_9_2_32_1_1
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_46_12] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_134_6] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_143_7] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
INFO-FLOW: Found component feedforward_layer1_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer1_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_layer2_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer2_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_layer3_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer3_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_control_s_axi.
INFO-FLOW: Append model feedforward_control_s_axi
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_88_1
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_99_2
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_106_3
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_46_11
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_117_4
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_124_5
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_46_12
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_134_6
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_143_7
INFO-FLOW: Append model feedforward
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_sparsemux_9_2_32_1_1 feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_layer1_activations_RAM_AUTO_1R1W feedforward_layer2_activations_RAM_AUTO_1R1W feedforward_layer3_activations_RAM_AUTO_1R1W feedforward_control_s_axi feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_Pipeline_VITIS_LOOP_88_1 feedforward_Pipeline_VITIS_LOOP_46_1 feedforward_Pipeline_VITIS_LOOP_99_2 feedforward_Pipeline_VITIS_LOOP_106_3 feedforward_Pipeline_VITIS_LOOP_46_11 feedforward_Pipeline_VITIS_LOOP_117_4 feedforward_Pipeline_VITIS_LOOP_124_5 feedforward_Pipeline_VITIS_LOOP_46_12 feedforward_Pipeline_VITIS_LOOP_134_6 feedforward_Pipeline_VITIS_LOOP_143_7 feedforward
INFO-FLOW: Generating D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_layer1_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_layer2_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_layer3_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_control_s_axi
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_88_1
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_99_2
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_106_3
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_46_11
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_117_4
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_124_5
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_46_12
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_134_6
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_143_7
INFO-FLOW: To file: write model feedforward
INFO-FLOW: Generating D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/vhdl' dstVlogDir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/vlog' tclDir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_88_1
feedforward_Pipeline_VITIS_LOOP_46_1
feedforward_Pipeline_VITIS_LOOP_99_2
feedforward_Pipeline_VITIS_LOOP_106_3
feedforward_Pipeline_VITIS_LOOP_46_11
feedforward_Pipeline_VITIS_LOOP_117_4
feedforward_Pipeline_VITIS_LOOP_124_5
feedforward_Pipeline_VITIS_LOOP_46_12
feedforward_Pipeline_VITIS_LOOP_134_6
feedforward_Pipeline_VITIS_LOOP_143_7
feedforward
' expOnly='0'
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.032 seconds; current allocated memory: 1.297 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='feedforward_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_88_1
feedforward_Pipeline_VITIS_LOOP_46_1
feedforward_Pipeline_VITIS_LOOP_99_2
feedforward_Pipeline_VITIS_LOOP_106_3
feedforward_Pipeline_VITIS_LOOP_46_11
feedforward_Pipeline_VITIS_LOOP_117_4
feedforward_Pipeline_VITIS_LOOP_124_5
feedforward_Pipeline_VITIS_LOOP_46_12
feedforward_Pipeline_VITIS_LOOP_134_6
feedforward_Pipeline_VITIS_LOOP_143_7
feedforward
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_part_info done; 0.112 sec.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute       sc_get_clocks feedforward 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST feedforward MODULE2INSTS {feedforward feedforward feedforward_Pipeline_VITIS_LOOP_88_1 grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012 feedforward_Pipeline_VITIS_LOOP_46_1 grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814 feedforward_Pipeline_VITIS_LOOP_99_2 grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604 feedforward_Pipeline_VITIS_LOOP_106_3 grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610 feedforward_Pipeline_VITIS_LOOP_46_11 grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744 feedforward_Pipeline_VITIS_LOOP_117_4 grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880 feedforward_Pipeline_VITIS_LOOP_124_5 grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888 feedforward_Pipeline_VITIS_LOOP_46_12 grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960 feedforward_Pipeline_VITIS_LOOP_134_6 grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029 feedforward_Pipeline_VITIS_LOOP_143_7 grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034} INST2MODULE {feedforward feedforward grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012 feedforward_Pipeline_VITIS_LOOP_88_1 grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814 feedforward_Pipeline_VITIS_LOOP_46_1 grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604 feedforward_Pipeline_VITIS_LOOP_99_2 grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610 feedforward_Pipeline_VITIS_LOOP_106_3 grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744 feedforward_Pipeline_VITIS_LOOP_46_11 grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880 feedforward_Pipeline_VITIS_LOOP_117_4 grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888 feedforward_Pipeline_VITIS_LOOP_124_5 grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960 feedforward_Pipeline_VITIS_LOOP_46_12 grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029 feedforward_Pipeline_VITIS_LOOP_134_6 grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034 feedforward_Pipeline_VITIS_LOOP_143_7} INSTDATA {feedforward {DEPTH 1 CHILDREN {grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012 grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814 grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604 grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610 grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744 grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880 grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888 grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960 grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029 grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034}} grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034 {DEPTH 2 CHILDREN {}}} MODULEDATA {feedforward_Pipeline_VITIS_LOOP_88_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_11838_p2 SOURCE bnn.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_11844_p2 SOURCE bnn.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_11865_p2 SOURCE bnn.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME X0_input_784_fu_11871_p2 SOURCE bnn.cpp:29 VARIABLE X0_input_784 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_6346_p2 SOURCE bnn.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_6352_p2 SOURCE bnn.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cnt_fu_6372_p2 SOURCE bnn.cpp:20 VARIABLE cnt LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_6382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_1_fu_6392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_2_fu_6402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_3_fu_6412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_3 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_4_fu_6422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_4 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_5_fu_6432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_5 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_6_fu_6442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_6 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_7_fu_6452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_7 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_8_fu_6462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_8 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_9_fu_6472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_9 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_10_fu_6482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_10 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_11_fu_6492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_11 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_12_fu_6502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_12 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_13_fu_6512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_13 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_14_fu_6522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_14 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_15_fu_6532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_15 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_16_fu_6542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_16 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_17_fu_6552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_17 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_18_fu_6562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_18 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_19_fu_6572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_19 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_20_fu_6582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_20 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_21_fu_6592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_21 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_22_fu_6602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_22 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_23_fu_6612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_23 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_24_fu_6622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_24 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_25_fu_6632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_25 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_26_fu_6642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_26 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_27_fu_6652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_27 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_28_fu_6662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_28 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_29_fu_6672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_29 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_30_fu_6682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_30 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_31_fu_6692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_31 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_32_fu_6702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_32 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_33_fu_6712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_33 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_34_fu_6722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_34 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_35_fu_6732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_35 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_36_fu_6742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_36 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_37_fu_6752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_37 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_38_fu_6762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_38 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_39_fu_6772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_39 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_40_fu_6782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_40 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_41_fu_6792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_41 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_42_fu_6802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_42 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_43_fu_6812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_43 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_44_fu_6822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_44 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_45_fu_6832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_45 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_46_fu_6842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_47_fu_6852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_47 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_48_fu_6862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_48 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_49_fu_6872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_49 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_50_fu_6882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_50 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_51_fu_6892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_51 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_52_fu_6902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_52 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_53_fu_6912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_53 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_54_fu_6922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_54 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_55_fu_6932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_55 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_56_fu_6942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_56 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_57_fu_6952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_57 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_58_fu_6962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_58 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_59_fu_6972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_59 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_60_fu_6982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_60 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_61_fu_6992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_61 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_62_fu_7002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_62 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_63_fu_7012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_63 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_64_fu_7022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_64 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_65_fu_7032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_65 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_66_fu_7042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_66 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_67_fu_7052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_67 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_68_fu_7062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_68 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_69_fu_7072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_69 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_70_fu_7082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_70 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_71_fu_7092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_71 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_72_fu_7102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_72 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_73_fu_7112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_73 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_74_fu_7122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_74 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_75_fu_7132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_75 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_76_fu_7142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_76 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_77_fu_7152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_77 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_78_fu_7162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_78 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_79_fu_7172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_79 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_80_fu_7182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_80 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_81_fu_7192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_81 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_82_fu_7202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_82 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_83_fu_7212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_83 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_84_fu_7222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_84 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_85_fu_7232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_85 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_86_fu_7242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_86 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_87_fu_7252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_87 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_88_fu_7262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_88 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_89_fu_7272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_89 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_90_fu_7282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_90 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_91_fu_7292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_91 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_92_fu_7302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_92 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_93_fu_7312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_93 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_94_fu_7322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_94 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_95_fu_7332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_95 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_96_fu_7342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_96 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_97_fu_7352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_97 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_98_fu_7362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_98 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_99_fu_7372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_99 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_100_fu_7382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_100 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_101_fu_7392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_101 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_102_fu_7402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_102 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_103_fu_7412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_103 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_104_fu_7422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_104 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_105_fu_7432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_105 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_106_fu_7442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_106 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_107_fu_7452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_107 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_108_fu_7462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_108 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_109_fu_7472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_109 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_110_fu_7482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_110 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_111_fu_7492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_111 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_112_fu_7502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_112 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_113_fu_7512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_113 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_114_fu_7522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_114 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_115_fu_7532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_115 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_116_fu_7542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_116 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_117_fu_7552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_117 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_118_fu_7562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_118 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_119_fu_7572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_119 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_120_fu_7582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_120 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_121_fu_7592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_121 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_122_fu_7602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_122 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_123_fu_7612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_123 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_124_fu_7622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_124 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_125_fu_7632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_125 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_126_fu_7642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_126 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_127_fu_7652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_127 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_128_fu_7662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_128 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_129_fu_7672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_129 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_130_fu_7682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_130 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_131_fu_7692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_131 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_132_fu_7702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_132 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_133_fu_7712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_133 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_134_fu_7722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_134 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_135_fu_7732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_135 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_136_fu_7742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_136 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_137_fu_7752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_137 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_138_fu_7762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_138 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_139_fu_7772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_139 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_140_fu_7782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_140 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_141_fu_7792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_141 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_142_fu_7802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_142 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_143_fu_7812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_143 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_144_fu_7822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_144 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_145_fu_7832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_145 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_146_fu_7842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_146 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_147_fu_7852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_147 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_148_fu_7862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_148 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_149_fu_7872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_149 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_150_fu_7882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_150 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_151_fu_7892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_151 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_152_fu_7902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_152 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_153_fu_7912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_153 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_154_fu_7922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_154 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_155_fu_7932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_155 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_156_fu_7942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_156 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_157_fu_7952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_157 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_158_fu_7962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_158 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_159_fu_7972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_159 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_160_fu_7982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_160 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_161_fu_7992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_161 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_162_fu_8002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_162 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_163_fu_8012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_163 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_164_fu_8022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_164 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_165_fu_8032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_165 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_166_fu_8042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_166 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_167_fu_8052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_167 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_168_fu_8062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_168 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_169_fu_8072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_169 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_170_fu_8082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_170 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_171_fu_8092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_171 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_172_fu_8102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_172 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_173_fu_8112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_173 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_174_fu_8122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_174 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_175_fu_8132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_175 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_176_fu_8142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_176 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_177_fu_8152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_177 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_178_fu_8162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_178 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_179_fu_8172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_179 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_180_fu_8182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_180 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_181_fu_8192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_181 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_182_fu_8202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_182 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_183_fu_8212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_183 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_184_fu_8222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_184 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_185_fu_8232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_185 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_186_fu_8242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_186 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_187_fu_8252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_187 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_188_fu_8262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_188 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_189_fu_8272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_189 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_190_fu_8282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_190 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_191_fu_8292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_191 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_192_fu_8302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_192 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_193_fu_8312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_193 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_194_fu_8322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_194 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_195_fu_8332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_195 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_196_fu_8342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_196 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_197_fu_8352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_197 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_198_fu_8362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_198 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_199_fu_8372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_199 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_200_fu_8382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_200 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_201_fu_8392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_201 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_202_fu_8402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_202 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_203_fu_8412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_203 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_204_fu_8422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_204 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_205_fu_8432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_205 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_206_fu_8442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_206 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_207_fu_8452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_207 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_208_fu_8462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_208 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_209_fu_8472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_209 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_210_fu_8482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_210 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_211_fu_8492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_211 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_212_fu_8502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_212 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_213_fu_8512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_213 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_214_fu_8522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_214 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_215_fu_8532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_215 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_216_fu_8542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_216 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_217_fu_8552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_217 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_218_fu_8562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_218 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_219_fu_8572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_219 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_220_fu_8582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_220 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_221_fu_8592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_221 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_222_fu_8602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_222 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_223_fu_8612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_223 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_224_fu_8622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_224 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_225_fu_8632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_225 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_226_fu_8642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_226 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_227_fu_8652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_227 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_228_fu_8662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_228 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_229_fu_8672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_229 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_230_fu_8682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_230 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_231_fu_8692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_231 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_232_fu_8702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_232 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_233_fu_8712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_233 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_234_fu_8722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_234 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_235_fu_8732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_235 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_236_fu_8742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_236 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_237_fu_8752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_237 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_238_fu_8762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_238 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_239_fu_8772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_239 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_240_fu_8782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_240 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_241_fu_8792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_241 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_242_fu_8802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_242 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_243_fu_8812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_243 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_244_fu_8822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_244 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_245_fu_8832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_245 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_246_fu_8842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_246 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_247_fu_8852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_247 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_248_fu_8862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_248 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_249_fu_8872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_249 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_250_fu_8882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_250 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_251_fu_8892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_251 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_252_fu_8902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_252 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_253_fu_8912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_253 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_254_fu_8922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_254 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_255_fu_8932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_255 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_256_fu_8942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_256 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_257_fu_8952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_257 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_258_fu_8962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_258 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_259_fu_8972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_259 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_260_fu_8982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_260 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_261_fu_8992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_261 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_262_fu_9002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_262 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_263_fu_9012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_263 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_264_fu_9022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_264 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_265_fu_9032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_265 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_266_fu_9042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_266 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_267_fu_9052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_267 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_268_fu_9062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_268 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_269_fu_9072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_269 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_270_fu_9082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_270 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_271_fu_9092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_271 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_272_fu_9102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_272 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_273_fu_9112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_273 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_274_fu_9122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_274 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_275_fu_9132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_275 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_276_fu_9142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_276 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_277_fu_9152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_277 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_278_fu_9162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_278 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_279_fu_9172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_279 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_280_fu_9182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_280 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_281_fu_9192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_281 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_282_fu_9202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_282 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_283_fu_9212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_283 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_284_fu_9222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_284 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_285_fu_9232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_285 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_286_fu_9242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_286 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_287_fu_9252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_287 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_288_fu_9262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_288 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_289_fu_9272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_289 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_290_fu_9282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_290 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_291_fu_9292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_291 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_292_fu_9302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_292 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_293_fu_9312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_293 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_294_fu_9322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_294 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_295_fu_9332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_295 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_296_fu_9342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_296 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_297_fu_9352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_297 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_298_fu_9362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_298 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_299_fu_9372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_299 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_300_fu_9382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_300 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_301_fu_9392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_301 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_302_fu_9402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_302 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_303_fu_9412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_303 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_304_fu_9422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_304 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_305_fu_9432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_305 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_306_fu_9442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_306 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_307_fu_9452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_307 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_308_fu_9462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_308 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_309_fu_9472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_309 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_310_fu_9482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_310 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_311_fu_9492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_311 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_312_fu_9502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_312 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_313_fu_9512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_313 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_314_fu_9522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_314 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_315_fu_9532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_315 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_316_fu_9542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_316 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_317_fu_9552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_317 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_318_fu_9562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_318 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_319_fu_9572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_319 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_320_fu_9582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_320 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_321_fu_9592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_321 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_322_fu_9602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_322 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_323_fu_9612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_323 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_324_fu_9622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_324 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_325_fu_9632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_325 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_326_fu_9642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_326 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_327_fu_9652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_327 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_328_fu_9662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_328 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_329_fu_9672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_329 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_330_fu_9682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_330 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_331_fu_9692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_331 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_332_fu_9702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_332 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_333_fu_9712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_333 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_334_fu_9722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_334 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_335_fu_9732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_335 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_336_fu_9742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_336 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_337_fu_9752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_337 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_338_fu_9762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_338 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_339_fu_9772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_339 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_340_fu_9782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_340 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_341_fu_9792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_341 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_342_fu_9802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_342 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_343_fu_9812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_343 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_344_fu_9822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_344 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_345_fu_9832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_345 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_346_fu_9842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_346 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_347_fu_9852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_347 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_348_fu_9862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_348 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_349_fu_9872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_349 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_350_fu_9882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_350 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_351_fu_9892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_351 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_352_fu_9902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_352 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_353_fu_9912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_353 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_354_fu_9922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_354 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_355_fu_9932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_355 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_356_fu_9942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_356 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_357_fu_9952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_357 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_358_fu_9962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_358 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_359_fu_9972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_359 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_360_fu_9982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_360 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_361_fu_9992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_361 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_362_fu_10002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_362 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_363_fu_10012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_363 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_364_fu_10022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_364 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_365_fu_10032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_365 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_366_fu_10042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_366 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_367_fu_10052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_367 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_368_fu_10062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_368 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_369_fu_10072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_369 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_370_fu_10082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_370 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_371_fu_10092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_371 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_372_fu_10102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_372 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_373_fu_10112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_373 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_374_fu_10122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_374 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_375_fu_10132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_375 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_376_fu_10142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_376 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_377_fu_10152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_377 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_378_fu_10162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_378 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_379_fu_10172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_379 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_380_fu_10182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_380 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_381_fu_10192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_381 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_382_fu_10202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_382 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_383_fu_10212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_383 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_384_fu_10222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_384 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_385_fu_10232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_385 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_386_fu_10242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_386 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_387_fu_10252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_387 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_388_fu_10262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_388 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_389_fu_10272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_389 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_390_fu_10282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_390 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_391_fu_10292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_391 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_392_fu_10302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_392 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_393_fu_10312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_393 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_394_fu_10322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_394 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_395_fu_10332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_395 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_396_fu_10342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_396 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_397_fu_10352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_397 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_398_fu_10362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_398 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_399_fu_10372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_399 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_400_fu_10382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_400 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_401_fu_10392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_401 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_402_fu_10402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_402 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_403_fu_10412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_403 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_404_fu_10422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_404 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_405_fu_10432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_405 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_406_fu_10442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_406 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_407_fu_10452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_407 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_408_fu_10462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_408 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_409_fu_10472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_409 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_410_fu_10482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_410 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_411_fu_10492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_411 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_412_fu_10502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_412 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_413_fu_10512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_413 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_414_fu_10522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_414 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_415_fu_10532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_415 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_416_fu_10542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_416 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_417_fu_10552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_417 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_418_fu_10562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_418 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_419_fu_10572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_419 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_420_fu_10582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_420 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_421_fu_10592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_421 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_422_fu_10602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_422 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_423_fu_10612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_423 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_424_fu_10622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_424 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_425_fu_10632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_425 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_426_fu_10642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_426 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_427_fu_10652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_427 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_428_fu_10662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_428 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_429_fu_10672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_429 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_430_fu_10682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_430 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_431_fu_10692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_431 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_432_fu_10702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_432 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_433_fu_10712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_433 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_434_fu_10722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_434 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_435_fu_10732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_435 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_436_fu_10742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_436 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_437_fu_10752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_437 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_438_fu_10762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_438 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_439_fu_10772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_439 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_440_fu_10782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_440 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_441_fu_10792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_441 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_442_fu_10802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_442 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_443_fu_10812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_443 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_444_fu_10822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_444 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_445_fu_10832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_445 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_446_fu_10842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_446 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_447_fu_10852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_447 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_448_fu_10862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_448 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_449_fu_10872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_449 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_450_fu_10882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_450 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_451_fu_10892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_451 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_452_fu_10902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_452 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_453_fu_10912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_453 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_454_fu_10922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_454 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_455_fu_10932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_455 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_456_fu_10942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_456 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_457_fu_10952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_457 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_458_fu_10962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_458 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_459_fu_10972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_459 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_460_fu_10982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_460 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_461_fu_10992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_461 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_462_fu_11002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_462 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_463_fu_11012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_463 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_464_fu_11022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_464 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_465_fu_11032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_465 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_466_fu_11042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_466 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_467_fu_11052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_467 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_468_fu_11062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_468 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_469_fu_11072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_469 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_470_fu_11082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_470 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_471_fu_11092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_471 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_472_fu_11102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_472 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_473_fu_11112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_473 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_474_fu_11122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_474 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_475_fu_11132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_475 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_476_fu_11142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_476 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_477_fu_11152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_477 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_478_fu_11162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_478 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_479_fu_11172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_479 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_480_fu_11182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_480 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_481_fu_11192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_481 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_482_fu_11202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_482 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_483_fu_11212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_483 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_484_fu_11222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_484 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_485_fu_11232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_485 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_486_fu_11242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_486 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_487_fu_11252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_487 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_488_fu_11262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_488 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_489_fu_11272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_489 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_490_fu_11282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_490 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_491_fu_11292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_491 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_492_fu_11302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_492 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_493_fu_11312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_493 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_494_fu_11322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_494 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_495_fu_11332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_495 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_496_fu_11342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_496 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_497_fu_11352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_497 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_498_fu_11362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_498 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_499_fu_11372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_499 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_500_fu_11382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_500 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_501_fu_11392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_501 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_502_fu_11402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_502 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_503_fu_11412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_503 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_504_fu_11422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_504 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_505_fu_11432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_505 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_506_fu_11442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_506 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_507_fu_11452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_507 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_508_fu_11462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_508 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_509_fu_11472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_509 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_510_fu_11482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_510 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_511_fu_11492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_511 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_512_fu_11502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_512 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_513_fu_11512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_513 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_514_fu_11522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_514 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_515_fu_11532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_515 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_516_fu_11542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_516 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_517_fu_11552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_517 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_518_fu_11562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_518 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_519_fu_11572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_519 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_520_fu_11582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_520 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_521_fu_11592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_521 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_522_fu_11602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_522 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_523_fu_11612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_523 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_524_fu_11622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_524 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_525_fu_11632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_525 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_526_fu_11642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_526 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_527_fu_11652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_527 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_528_fu_11662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_528 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_529_fu_11672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_529 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_530_fu_11682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_530 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_531_fu_11692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_531 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_532_fu_11702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_532 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_533_fu_11712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_533 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_534_fu_11722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_534 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_535_fu_11732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_535 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_536_fu_11742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_536 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_537_fu_11752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_537 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_538_fu_11762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_538 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_539_fu_11772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_539 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_540_fu_11782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_540 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_541_fu_11792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_541 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_542_fu_11802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_542 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_543_fu_11812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_543 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_544_fu_11822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_544 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_545_fu_11832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_545 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_546_fu_11842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_546 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_547_fu_11852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_547 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_548_fu_11862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_548 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_549_fu_11872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_549 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_550_fu_11882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_550 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_551_fu_11892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_551 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_552_fu_11902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_552 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_553_fu_11912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_553 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_554_fu_11922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_554 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_555_fu_11932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_555 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_556_fu_11942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_556 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_557_fu_11952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_557 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_558_fu_11962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_558 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_559_fu_11972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_559 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_560_fu_11982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_560 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_561_fu_11992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_561 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_562_fu_12002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_562 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_563_fu_12012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_563 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_564_fu_12022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_564 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_565_fu_12032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_565 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_566_fu_12042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_566 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_567_fu_12052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_567 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_568_fu_12062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_568 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_569_fu_12072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_569 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_570_fu_12082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_570 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_571_fu_12092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_571 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_572_fu_12102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_572 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_573_fu_12112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_573 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_574_fu_12122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_574 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_575_fu_12132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_575 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_576_fu_12142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_576 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_577_fu_12152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_577 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_578_fu_12162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_578 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_579_fu_12172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_579 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_580_fu_12182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_580 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_581_fu_12192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_581 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_582_fu_12202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_582 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_583_fu_12212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_583 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_584_fu_12222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_584 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_585_fu_12232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_585 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_586_fu_12242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_586 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_587_fu_12252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_587 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_588_fu_12262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_588 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_589_fu_12272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_589 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_590_fu_12282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_590 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_591_fu_12292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_591 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_592_fu_12302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_592 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_593_fu_12312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_593 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_594_fu_12322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_594 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_595_fu_12332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_595 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_596_fu_12342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_596 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_597_fu_12352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_597 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_598_fu_12362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_598 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_599_fu_12372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_599 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_600_fu_12382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_600 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_601_fu_12392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_601 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_602_fu_12402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_602 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_603_fu_12412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_603 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_604_fu_12422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_604 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_605_fu_12432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_605 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_606_fu_12442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_606 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_607_fu_12452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_607 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_608_fu_12462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_608 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_609_fu_12472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_609 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_610_fu_12482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_610 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_611_fu_12492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_611 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_612_fu_12502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_612 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_613_fu_12512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_613 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_614_fu_12522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_614 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_615_fu_12532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_615 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_616_fu_12542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_616 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_617_fu_12552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_617 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_618_fu_12562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_618 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_619_fu_12572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_619 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_620_fu_12582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_620 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_621_fu_12592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_621 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_622_fu_12602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_622 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_623_fu_12612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_623 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_624_fu_12622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_624 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_625_fu_12632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_625 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_626_fu_12642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_626 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_627_fu_12652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_627 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_628_fu_12662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_628 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_629_fu_12672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_629 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_630_fu_12682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_630 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_631_fu_12692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_631 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_632_fu_12702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_632 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_633_fu_12712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_633 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_634_fu_12722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_634 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_635_fu_12732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_635 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_636_fu_12742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_636 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_637_fu_12752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_637 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_638_fu_12762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_638 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_639_fu_12772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_639 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_640_fu_12782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_640 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_641_fu_12792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_641 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_642_fu_12802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_642 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_643_fu_12812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_643 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_644_fu_12822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_644 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_645_fu_12832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_645 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_646_fu_12842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_646 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_647_fu_12852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_647 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_648_fu_12862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_648 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_649_fu_12872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_649 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_650_fu_12882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_650 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_651_fu_12892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_651 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_652_fu_12902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_652 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_653_fu_12912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_653 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_654_fu_12922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_654 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_655_fu_12932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_655 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_656_fu_12942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_656 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_657_fu_12952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_657 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_658_fu_12962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_658 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_659_fu_12972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_659 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_660_fu_12982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_660 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_661_fu_12992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_661 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_662_fu_13002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_662 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_663_fu_13012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_663 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_664_fu_13022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_664 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_665_fu_13032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_665 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_666_fu_13042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_666 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_667_fu_13052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_667 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_668_fu_13062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_668 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_669_fu_13072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_669 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_670_fu_13082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_670 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_671_fu_13092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_671 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_672_fu_13102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_672 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_673_fu_13112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_673 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_674_fu_13122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_674 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_675_fu_13132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_675 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_676_fu_13142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_676 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_677_fu_13152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_677 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_678_fu_13162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_678 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_679_fu_13172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_679 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_680_fu_13182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_680 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_681_fu_13192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_681 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_682_fu_13202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_682 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_683_fu_13212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_683 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_684_fu_13222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_684 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_685_fu_13232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_685 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_686_fu_13242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_686 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_687_fu_13252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_687 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_688_fu_13262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_688 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_689_fu_13272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_689 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_690_fu_13282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_690 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_691_fu_13292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_691 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_692_fu_13302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_692 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_693_fu_13312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_693 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_694_fu_13322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_694 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_695_fu_13332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_695 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_696_fu_13342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_696 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_697_fu_13352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_697 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_698_fu_13362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_698 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_699_fu_13372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_699 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_700_fu_13382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_700 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_701_fu_13392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_701 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_702_fu_13402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_702 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_703_fu_13412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_703 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_704_fu_13422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_704 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_705_fu_13432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_705 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_706_fu_13442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_706 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_707_fu_13452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_707 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_708_fu_13462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_708 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_709_fu_13472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_709 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_710_fu_13482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_710 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_711_fu_13492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_711 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_712_fu_13502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_712 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_713_fu_13512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_713 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_714_fu_13522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_714 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_715_fu_13532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_715 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_716_fu_13542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_716 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_717_fu_13552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_717 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_718_fu_13562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_718 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_719_fu_13572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_719 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_720_fu_13582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_720 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_721_fu_13592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_721 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_722_fu_13602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_722 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_723_fu_13612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_723 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_724_fu_13622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_724 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_725_fu_13632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_725 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_726_fu_13642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_726 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_727_fu_13652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_727 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_728_fu_13662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_728 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_729_fu_13672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_729 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_730_fu_13682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_730 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_731_fu_13692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_731 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_732_fu_13702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_732 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_733_fu_13712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_733 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_734_fu_13722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_734 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_735_fu_13732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_735 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_736_fu_13742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_736 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_737_fu_13752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_737 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_738_fu_13762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_738 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_739_fu_13772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_739 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_740_fu_13782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_740 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_741_fu_13792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_741 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_742_fu_13802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_742 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_743_fu_13812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_743 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_744_fu_13822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_744 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_745_fu_13832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_745 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_746_fu_13842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_746 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_747_fu_13852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_747 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_748_fu_13862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_748 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_749_fu_13872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_749 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_750_fu_13882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_750 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_751_fu_13892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_751 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_752_fu_13902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_752 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_753_fu_13912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_753 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_754_fu_13922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_754 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_755_fu_13932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_755 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_756_fu_13942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_756 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_757_fu_13952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_757 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_758_fu_13962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_758 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_759_fu_13972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_759 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_760_fu_13982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_760 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_761_fu_13992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_761 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_762_fu_14002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_762 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_763_fu_14012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_763 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_764_fu_14022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_764 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_765_fu_14032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_765 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_766_fu_14042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_766 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_767_fu_14052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_767 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_768_fu_14062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_768 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_769_fu_14072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_769 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_770_fu_14082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_770 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_771_fu_14092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_771 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_772_fu_14102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_772 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_773_fu_14112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_773 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_774_fu_14122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_774 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_775_fu_14132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_775 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_776_fu_14142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_776 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_777_fu_14152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_777 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_778_fu_14162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_778 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_779_fu_14172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_779 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_780_fu_14182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_780 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_781_fu_14192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_781 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_782_fu_14202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_782 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_4_fu_14244_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_4 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_9_fu_14282_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_9 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_10_fu_18863_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_10 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_15_fu_14320_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_15 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_20_fu_14358_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_20 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_21_fu_18879_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_21 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_22_fu_18889_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_22 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_27_fu_14396_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_27 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_32_fu_14434_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_32 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_33_fu_18901_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_33 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_38_fu_14472_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_38 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_41_fu_14490_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_41 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_42_fu_14496_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_42 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_45_fu_18939_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_45 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_46_fu_18949_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_47_fu_20431_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_47 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_52_fu_14534_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_52 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_57_fu_14572_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_57 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_58_fu_18961_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_58 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_63_fu_14610_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_63 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_68_fu_14648_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_68 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_69_fu_18977_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_69 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_70_fu_18987_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_70 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_75_fu_14686_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_75 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_80_fu_14724_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_80 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_81_fu_18999_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_81 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_86_fu_14762_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_86 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_89_fu_14780_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_89 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_90_fu_14786_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_90 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_93_fu_19037_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_93 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_94_fu_19047_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_94 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_95_fu_20447_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_95 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_96_fu_20457_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_96 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_101_fu_14824_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_101 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_106_fu_14862_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_106 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_107_fu_19059_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_107 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_112_fu_14900_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_112 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_117_fu_14938_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_117 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_118_fu_19075_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_118 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_119_fu_19085_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_119 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_124_fu_14976_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_124 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_129_fu_15014_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_129 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_130_fu_19097_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_130 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_135_fu_15052_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_135 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_138_fu_15070_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_138 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_139_fu_15076_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_139 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_142_fu_19135_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_142 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_143_fu_19145_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_143 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_144_fu_20473_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_144 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_149_fu_15114_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_149 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_154_fu_15152_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_154 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_155_fu_19157_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_155 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_160_fu_15190_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_160 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_165_fu_15228_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_165 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_166_fu_19173_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_166 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_167_fu_19183_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_167 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_172_fu_15266_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_172 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_177_fu_15304_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_177 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_178_fu_19195_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_178 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_183_fu_15342_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_183 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_186_fu_15360_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_186 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_187_fu_15366_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_187 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_190_fu_19233_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_190 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_191_fu_19243_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_191 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_192_fu_20489_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_192 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_193_fu_20499_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_193 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_194_fu_20509_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_194 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_199_fu_15404_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_199 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_204_fu_15442_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_204 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_205_fu_19255_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_205 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_210_fu_15480_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_210 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_215_fu_15518_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_215 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_216_fu_19271_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_216 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_217_fu_19281_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_217 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_222_fu_15556_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_222 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_227_fu_15594_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_227 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_228_fu_19293_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_228 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_233_fu_15632_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_233 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_236_fu_15650_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_236 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_237_fu_15656_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_237 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_240_fu_19331_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_240 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_241_fu_19341_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_241 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_242_fu_20521_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_242 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_247_fu_15694_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_247 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_252_fu_15732_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_252 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_253_fu_19353_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_253 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_258_fu_15770_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_258 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_263_fu_15808_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_263 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_264_fu_19369_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_264 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_265_fu_19379_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_265 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_270_fu_15846_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_270 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_275_fu_15884_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_275 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_276_fu_19391_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_276 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_281_fu_15922_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_281 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_284_fu_15940_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_284 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_285_fu_15946_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_285 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_288_fu_19429_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_288 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_289_fu_19439_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_289 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_290_fu_20537_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_290 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_291_fu_20547_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_291 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_296_fu_15984_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_296 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_301_fu_16022_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_301 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_302_fu_19451_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_302 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_307_fu_16060_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_307 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_312_fu_16098_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_312 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_313_fu_19467_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_313 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_314_fu_19477_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_314 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_319_fu_16136_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_319 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_324_fu_16174_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_324 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_325_fu_19489_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_325 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_330_fu_16212_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_330 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_333_fu_16230_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_333 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_334_fu_16236_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_334 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_337_fu_19527_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_337 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_338_fu_19537_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_338 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_339_fu_20563_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_339 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_344_fu_16274_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_344 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_349_fu_16312_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_349 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_350_fu_19549_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_350 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_355_fu_16350_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_355 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_360_fu_16388_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_360 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_361_fu_19565_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_361 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_362_fu_19575_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_362 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_367_fu_16426_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_367 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_372_fu_16464_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_372 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_373_fu_19587_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_373 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_378_fu_16502_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_378 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_381_fu_16520_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_381 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_382_fu_16526_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_382 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_385_fu_19625_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_385 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_386_fu_19635_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_386 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_387_fu_20579_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_387 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_388_fu_20589_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_388 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_389_fu_20599_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_389 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_390_fu_20796_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_390 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_395_fu_16564_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_395 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_400_fu_16602_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_400 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_401_fu_19647_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_401 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_406_fu_16640_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_406 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_411_fu_16678_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_411 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_412_fu_19663_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_412 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_413_fu_19673_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_413 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_418_fu_16716_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_418 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_423_fu_16754_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_423 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_424_fu_19685_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_424 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_429_fu_16792_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_429 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_432_fu_16810_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_432 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_433_fu_16816_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_433 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_436_fu_19723_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_436 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_437_fu_19733_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_437 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_438_fu_20611_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_438 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_443_fu_16854_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_443 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_448_fu_16892_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_448 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_449_fu_19745_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_449 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_454_fu_16930_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_454 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_459_fu_16968_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_459 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_460_fu_19761_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_460 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_461_fu_19771_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_461 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_466_fu_17006_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_466 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_471_fu_17044_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_471 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_472_fu_19783_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_472 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_477_fu_17082_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_477 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_480_fu_17100_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_480 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_481_fu_17106_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_481 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_484_fu_19821_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_484 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_485_fu_19831_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_485 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_486_fu_20627_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_486 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_487_fu_20637_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_487 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_492_fu_17144_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_492 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_497_fu_17182_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_497 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_498_fu_19843_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_498 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_503_fu_17220_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_503 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_508_fu_17258_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_508 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_509_fu_19859_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_509 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_510_fu_19869_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_510 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_515_fu_17296_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_515 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_520_fu_17334_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_520 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_521_fu_19881_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_521 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_526_fu_17372_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_526 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_529_fu_17390_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_529 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_530_fu_17396_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_530 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_533_fu_19919_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_533 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_534_fu_19929_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_534 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_535_fu_20653_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_535 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_540_fu_17434_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_540 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_545_fu_17472_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_545 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_546_fu_19941_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_546 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_551_fu_17510_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_551 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_556_fu_17548_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_556 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_557_fu_19957_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_557 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_558_fu_19967_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_558 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_563_fu_17586_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_563 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_568_fu_17624_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_568 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_569_fu_19979_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_569 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_574_fu_17662_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_574 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_577_fu_17680_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_577 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_578_fu_17686_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_578 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_581_fu_20017_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_581 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_582_fu_20027_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_582 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_583_fu_20669_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_583 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_584_fu_20679_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_584 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_585_fu_20689_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_585 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_590_fu_17724_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_590 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_595_fu_17762_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_595 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_596_fu_20039_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_596 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_601_fu_17800_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_601 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_606_fu_17838_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_606 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_607_fu_20055_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_607 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_608_fu_20065_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_608 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_613_fu_17876_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_613 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_618_fu_17914_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_618 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_619_fu_20077_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_619 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_624_fu_17952_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_624 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_627_fu_17970_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_627 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_628_fu_17976_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_628 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_631_fu_20115_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_631 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_632_fu_20125_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_632 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_633_fu_20701_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_633 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_638_fu_18014_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_638 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_643_fu_18052_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_643 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_644_fu_20137_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_644 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_649_fu_18090_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_649 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_654_fu_18128_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_654 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_655_fu_20153_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_655 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_656_fu_20163_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_656 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_661_fu_18166_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_661 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_666_fu_18204_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_666 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_667_fu_20175_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_667 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_672_fu_18242_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_672 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_675_fu_18260_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_675 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_676_fu_18266_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_676 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_679_fu_20213_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_679 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_680_fu_20223_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_680 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_681_fu_20717_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_681 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_682_fu_20727_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_682 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_687_fu_18304_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_687 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_692_fu_18342_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_692 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_693_fu_20235_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_693 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_698_fu_18380_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_698 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_703_fu_18418_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_703 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_704_fu_20251_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_704 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_705_fu_20261_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_705 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_710_fu_18456_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_710 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_715_fu_18494_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_715 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_716_fu_20273_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_716 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_721_fu_18532_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_721 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_724_fu_18550_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_724 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_725_fu_18556_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_725 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_728_fu_20311_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_728 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_729_fu_20321_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_729 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_730_fu_20743_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_730 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_735_fu_18594_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_735 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_740_fu_18632_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_740 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_741_fu_20333_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_741 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_746_fu_18670_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_746 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_751_fu_18708_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_751 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_752_fu_20349_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_752 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_753_fu_20359_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_753 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_758_fu_18746_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_758 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_763_fu_18784_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_763 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_764_fu_20371_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_764 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_769_fu_18822_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_769 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_772_fu_18840_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_772 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_773_fu_18846_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_773 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_776_fu_20409_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_776 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_777_fu_20419_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_777 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_778_fu_20759_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_778 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_779_fu_20769_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_779 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_780_fu_20779_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_780 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_781_fu_20812_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_781 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_3_fu_20822_p2 SOURCE bnn.cpp:51 VARIABLE cnt_3 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_99_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_124_p2 SOURCE bnn.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_136_p2 SOURCE bnn.cpp:102 VARIABLE add_ln102_1 LOOP VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_108_p2 SOURCE bnn.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_106_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_fu_1992_p2 SOURCE bnn.cpp:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_1998_p2 SOURCE bnn.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_fu_2033_p3 SOURCE bnn.cpp:109 VARIABLE select_ln109 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME layer1_quant_128_fu_2040_p2 SOURCE bnn.cpp:29 VARIABLE layer1_quant_128 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_46_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_1136_p2 SOURCE bnn.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1142_p2 SOURCE bnn.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cnt_fu_1162_p2 SOURCE bnn.cpp:20 VARIABLE cnt LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_1172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_63_fu_1182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_63 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_64_fu_1192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_64 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_65_fu_1202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_65 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_66_fu_1212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_66 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_67_fu_1222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_67 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_68_fu_1232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_68 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_69_fu_1242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_69 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_70_fu_1252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_70 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_71_fu_1262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_71 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_72_fu_1272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_72 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_73_fu_1282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_73 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_74_fu_1292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_74 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_75_fu_1302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_75 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_76_fu_1312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_76 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_77_fu_1322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_77 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_78_fu_1332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_78 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_79_fu_1342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_79 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_80_fu_1352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_80 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_81_fu_1362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_81 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_82_fu_1372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_82 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_83_fu_1382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_83 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_84_fu_1392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_84 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_85_fu_1402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_85 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_86_fu_1412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_86 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_87_fu_1422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_87 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_88_fu_1432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_88 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_89_fu_1442_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_89 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_90_fu_1452_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_90 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_91_fu_1462_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_91 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_92_fu_1472_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_92 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_93_fu_1482_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_93 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_94_fu_1492_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_94 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_95_fu_1502_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_95 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_96_fu_1512_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_96 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_97_fu_1522_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_97 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_98_fu_1532_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_98 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_99_fu_1542_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_99 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_100_fu_1552_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_100 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_101_fu_1562_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_101 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_102_fu_1572_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_102 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_103_fu_1582_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_103 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_104_fu_1592_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_104 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_105_fu_1602_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_105 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_106_fu_1612_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_106 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_107_fu_1622_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_107 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_108_fu_1632_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_108 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_109_fu_1642_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_109 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_110_fu_1652_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_110 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_111_fu_1662_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_111 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_112_fu_1672_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_112 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_113_fu_1682_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_113 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_114_fu_1692_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_114 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_115_fu_1702_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_115 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_116_fu_1712_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_116 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_117_fu_1722_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_117 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_118_fu_1732_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_118 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_119_fu_1742_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_119 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_120_fu_1752_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_120 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_121_fu_1762_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_121 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_122_fu_1772_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_122 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_123_fu_1782_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_123 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_124_fu_1792_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_124 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_125_fu_1802_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_125 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_126_fu_1812_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_126 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_127_fu_1822_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_127 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_128_fu_1832_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_128 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_129_fu_1842_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_129 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_130_fu_1852_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_130 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_131_fu_1862_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_131 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_132_fu_1872_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_132 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_133_fu_1882_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_133 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_134_fu_1892_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_134 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_135_fu_1902_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_135 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_136_fu_1912_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_136 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_137_fu_1922_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_137 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_138_fu_1932_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_138 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_139_fu_1942_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_139 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_140_fu_1952_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_140 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_141_fu_1962_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_141 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_142_fu_1972_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_142 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_143_fu_1982_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_143 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_144_fu_1992_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_144 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_145_fu_2002_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_145 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_146_fu_2012_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_146 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_147_fu_2022_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_147 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_148_fu_2032_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_148 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_149_fu_2042_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_149 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_150_fu_2052_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_150 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_151_fu_2062_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_151 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_152_fu_2072_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_152 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_153_fu_2082_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_153 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_154_fu_2092_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_154 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_155_fu_2102_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_155 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_156_fu_2112_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_156 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_157_fu_2122_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_157 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_158_fu_2132_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_158 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_159_fu_2142_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_159 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_160_fu_2152_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_160 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_161_fu_2162_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_161 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_162_fu_2172_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_162 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_163_fu_2182_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_163 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_164_fu_2192_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_164 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_165_fu_2202_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_165 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_166_fu_2212_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_166 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_167_fu_2222_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_167 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_168_fu_2232_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_168 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_169_fu_2242_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_169 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_170_fu_2252_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_170 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_171_fu_2262_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_171 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_172_fu_2272_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_172 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_173_fu_2282_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_173 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_174_fu_2292_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_174 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_175_fu_2302_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_175 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_176_fu_2312_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_176 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_177_fu_2322_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_177 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_178_fu_2332_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_178 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_179_fu_2342_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_179 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_180_fu_2352_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_180 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_181_fu_2362_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_181 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_182_fu_2372_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_182 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_183_fu_2382_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_183 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_184_fu_2392_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_184 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_185_fu_2402_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_185 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_186_fu_2412_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_186 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_187_fu_2422_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_187 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_188_fu_2432_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_188 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_2442_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_63_fu_2452_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_63 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_64_fu_2462_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_64 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_65_fu_2468_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_65 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_66_fu_2478_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_66 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_67_fu_2488_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_67 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_68_fu_3285_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_68 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_69_fu_2494_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_69 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_70_fu_2504_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_70 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_71_fu_2514_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_71 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_72_fu_2520_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_72 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_73_fu_2530_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_73 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_74_fu_2540_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_74 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_75_fu_3301_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_75 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_76_fu_3311_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_76 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_77_fu_2546_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_77 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_78_fu_2556_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_78 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_79_fu_2566_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_79 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_80_fu_2572_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_80 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_81_fu_2582_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_81 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_82_fu_2592_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_82 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_83_fu_3327_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_83 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_84_fu_2598_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_84 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_85_fu_2608_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_85 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_86_fu_2618_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_86 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_87_fu_2624_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_87 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_88_fu_2634_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_88 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_89_fu_2644_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_89 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_90_fu_3343_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_90 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_91_fu_3353_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_91 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_92_fu_3363_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_92 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_93_fu_2650_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_93 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_94_fu_2660_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_94 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_95_fu_2670_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_95 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_96_fu_2676_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_96 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_97_fu_2686_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_97 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_98_fu_2696_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_98 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_99_fu_3379_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_99 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_100_fu_2702_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_100 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_101_fu_2712_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_101 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_102_fu_2722_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_102 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_103_fu_2728_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_103 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_104_fu_2738_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_104 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_105_fu_2748_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_105 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_106_fu_3395_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_106 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_107_fu_3405_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_107 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_108_fu_2754_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_108 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_109_fu_2764_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_109 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_110_fu_2774_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_110 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_111_fu_2780_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_111 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_112_fu_2790_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_112 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_113_fu_2800_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_113 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_114_fu_3421_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_114 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_115_fu_2806_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_115 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_116_fu_2816_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_116 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_117_fu_2826_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_117 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_118_fu_2832_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_118 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_119_fu_2842_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_119 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_120_fu_2852_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_120 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_121_fu_3437_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_121 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_122_fu_3447_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_122 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_123_fu_3457_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_123 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_124_fu_3467_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_124 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_125_fu_2858_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_125 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_126_fu_2868_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_126 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_127_fu_2878_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_127 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_128_fu_2884_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_128 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_129_fu_2894_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_129 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_130_fu_2904_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_130 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_131_fu_3479_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_131 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_132_fu_2910_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_132 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_133_fu_2920_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_133 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_134_fu_2930_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_134 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_135_fu_2936_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_135 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_136_fu_2946_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_136 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_137_fu_2956_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_137 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_138_fu_3495_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_138 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_139_fu_3505_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_139 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_140_fu_2962_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_140 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_141_fu_2972_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_141 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_142_fu_2982_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_142 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_143_fu_2988_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_143 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_144_fu_2998_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_144 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_145_fu_3008_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_145 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_146_fu_3521_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_146 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_147_fu_3014_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_147 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_148_fu_3024_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_148 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_149_fu_3034_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_149 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_150_fu_3040_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_150 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_151_fu_3050_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_151 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_152_fu_3060_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_152 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_153_fu_3537_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_153 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_154_fu_3547_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_154 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_155_fu_3557_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_155 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_156_fu_3066_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_156 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_157_fu_3076_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_157 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_158_fu_3086_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_158 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_159_fu_3092_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_159 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_160_fu_3102_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_160 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_161_fu_3112_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_161 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_162_fu_3573_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_162 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_163_fu_3118_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_163 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_164_fu_3128_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_164 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_165_fu_3138_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_165 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_166_fu_3144_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_166 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_167_fu_3154_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_167 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_168_fu_3164_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_168 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_169_fu_3589_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_169 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_170_fu_3599_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_170 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_171_fu_3170_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_171 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_172_fu_3180_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_172 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_173_fu_3190_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_173 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_174_fu_3196_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_174 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_175_fu_3206_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_175 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_176_fu_3216_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_176 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_177_fu_3615_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_177 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_178_fu_3222_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_178 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_179_fu_3232_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_179 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_180_fu_3242_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_180 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_181_fu_3248_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_181 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_182_fu_3258_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_182 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_183_fu_3268_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_183 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_184_fu_3631_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_184 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_185_fu_3641_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_185 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_186_fu_3651_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_186 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_187_fu_3661_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_187 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_2_fu_3680_p2 SOURCE bnn.cpp:51 VARIABLE cnt_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_117_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_167_p2 SOURCE bnn.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_117_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_180_p2 SOURCE bnn.cpp:120 VARIABLE add_ln120_1 LOOP VITIS_LOOP_117_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_193_p2 SOURCE bnn.cpp:120 VARIABLE add_ln120_2 LOOP VITIS_LOOP_117_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_3_fu_206_p2 SOURCE bnn.cpp:120 VARIABLE add_ln120_3 LOOP VITIS_LOOP_117_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_150_p2 SOURCE bnn.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_117_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_124_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln124_fu_1076_p2 SOURCE bnn.cpp:124 VARIABLE icmp_ln124 LOOP VITIS_LOOP_124_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_1082_p2 SOURCE bnn.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_124_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U1846 SOURCE bnn.cpp:127 VARIABLE x_assign_2 LOOP VITIS_LOOP_124_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME layer2_quant_64_fu_1142_p2 SOURCE bnn.cpp:29 VARIABLE layer2_quant_64 LOOP VITIS_LOOP_124_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_46_12 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_567_p2 SOURCE bnn.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_573_p2 SOURCE bnn.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cnt_fu_579_p2 SOURCE bnn.cpp:20 VARIABLE cnt LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_589_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_1_fu_599_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_2_fu_609_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_3_fu_619_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_3 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_4_fu_629_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_4 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_5_fu_639_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_5 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_6_fu_649_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_6 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_7_fu_659_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_7 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_8_fu_669_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_8 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_9_fu_679_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_9 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_10_fu_689_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_10 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_11_fu_699_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_11 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_12_fu_709_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_12 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_13_fu_719_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_13 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_14_fu_729_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_14 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_15_fu_739_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_15 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_16_fu_749_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_16 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_17_fu_759_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_17 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_18_fu_769_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_18 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_19_fu_779_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_19 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_20_fu_789_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_20 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_21_fu_799_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_21 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_22_fu_809_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_22 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_23_fu_819_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_23 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_24_fu_829_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_24 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_25_fu_839_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_25 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_26_fu_849_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_26 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_27_fu_859_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_27 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_28_fu_869_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_28 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_29_fu_879_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_29 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_30_fu_889_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_30 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_31_fu_899_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_31 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_32_fu_909_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_32 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_33_fu_919_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_33 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_34_fu_929_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_34 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_35_fu_939_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_35 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_36_fu_949_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_36 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_37_fu_959_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_37 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_38_fu_969_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_38 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_39_fu_979_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_39 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_40_fu_989_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_40 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_41_fu_999_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_41 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_42_fu_1009_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_42 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_43_fu_1019_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_43 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_44_fu_1029_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_44 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_45_fu_1039_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_45 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_46_fu_1049_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_47_fu_1059_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_47 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_48_fu_1069_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_48 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_49_fu_1079_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_49 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_50_fu_1089_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_50 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_51_fu_1099_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_51 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_52_fu_1109_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_52 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_53_fu_1119_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_53 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_54_fu_1129_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_54 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_55_fu_1139_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_55 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_56_fu_1149_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_56 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_57_fu_1159_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_57 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_58_fu_1169_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_58 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_59_fu_1179_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_59 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_60_fu_1189_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_60 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_61_fu_1199_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_61 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_62_fu_1209_p2 SOURCE bnn.cpp:20 VARIABLE icmp_ln20_62 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_1219_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_1229_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_1239_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_3_fu_1245_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_3 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_4_fu_1255_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_4 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_5_fu_1265_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_5 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_6_fu_1646_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_6 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_7_fu_1271_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_7 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_8_fu_1281_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_8 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_9_fu_1291_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_9 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_10_fu_1297_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_10 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_11_fu_1307_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_11 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_12_fu_1317_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_12 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_13_fu_1662_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_13 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_14_fu_1672_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_14 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_15_fu_1323_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_15 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_16_fu_1333_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_16 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_17_fu_1343_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_17 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_18_fu_1349_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_18 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_19_fu_1359_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_19 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_20_fu_1369_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_20 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_21_fu_1688_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_21 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_22_fu_1375_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_22 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_23_fu_1385_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_23 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_24_fu_1395_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_24 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_25_fu_1401_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_25 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_26_fu_1411_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_26 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_27_fu_1421_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_27 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_28_fu_1704_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_28 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_29_fu_1714_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_29 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_30_fu_1724_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_30 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_31_fu_1427_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_31 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_32_fu_1437_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_32 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_33_fu_1447_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_33 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_34_fu_1453_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_34 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_35_fu_1463_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_35 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_36_fu_1473_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_36 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_37_fu_1740_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_37 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_38_fu_1479_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_38 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_39_fu_1489_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_39 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_40_fu_1499_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_40 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_41_fu_1505_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_41 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_42_fu_1515_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_42 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_43_fu_1525_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_43 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_44_fu_1756_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_44 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_45_fu_1766_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_45 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_46_fu_1531_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_47_fu_1541_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_47 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_48_fu_1551_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_48 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_49_fu_1557_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_49 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_50_fu_1567_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_50 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_51_fu_1577_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_51 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_52_fu_1782_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_52 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_53_fu_1583_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_53 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_54_fu_1593_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_54 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_55_fu_1603_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_55 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_56_fu_1609_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_56 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_57_fu_1619_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_57 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_58_fu_1629_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_58 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_59_fu_1798_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_59 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_60_fu_1808_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_60 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_61_fu_1818_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_61 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_1_fu_1828_p2 SOURCE bnn.cpp:51 VARIABLE cnt_1 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_134_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_fu_59_p2 SOURCE bnn.cpp:134 VARIABLE icmp_ln134 LOOP VITIS_LOOP_134_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_65_p2 SOURCE bnn.cpp:134 VARIABLE add_ln134 LOOP VITIS_LOOP_134_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_87_p2 SOURCE bnn.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_134_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_143_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_fu_120_p2 SOURCE bnn.cpp:143 VARIABLE icmp_ln143 LOOP VITIS_LOOP_143_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_126_p2 SOURCE bnn.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME temp_last_fu_137_p2 SOURCE bnn.cpp:150 VARIABLE temp_last LOOP VITIS_LOOP_143_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer1_activations_U SOURCE bnn.cpp:79 VARIABLE layer1_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer1_activations_1_U SOURCE bnn.cpp:79 VARIABLE layer1_activations_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_U SOURCE bnn.cpp:80 VARIABLE layer2_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_1_U SOURCE bnn.cpp:80 VARIABLE layer2_activations_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_2_U SOURCE bnn.cpp:80 VARIABLE layer2_activations_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_3_U SOURCE bnn.cpp:80 VARIABLE layer2_activations_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer3_activations_U SOURCE bnn.cpp:81 VARIABLE layer3_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 10 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 0 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.852 seconds; current allocated memory: 1.316 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for feedforward.
INFO: [VLOG 209-307] Generating Verilog RTL for feedforward.
Execute       syn_report -model feedforward -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
Command     autosyn done; 54.576 sec.
Command   csynth_design done; 449.902 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.19 sec.
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.212 sec.
INFO-FLOW: Workspace D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls opened at Sat Jun 14 08:51:07 -0700 2025
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 5.341 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.115 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.609 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 5.872 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.h 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
Execute     add_files -tb D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
Execute     set_top feedforward 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.257 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.393 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.427 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=feedforward xml_exists=0
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to feedforward
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=40 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_88_1
feedforward_Pipeline_VITIS_LOOP_46_1
feedforward_Pipeline_VITIS_LOOP_99_2
feedforward_Pipeline_VITIS_LOOP_106_3
feedforward_Pipeline_VITIS_LOOP_46_11
feedforward_Pipeline_VITIS_LOOP_117_4
feedforward_Pipeline_VITIS_LOOP_124_5
feedforward_Pipeline_VITIS_LOOP_46_12
feedforward_Pipeline_VITIS_LOOP_134_6
feedforward_Pipeline_VITIS_LOOP_143_7
feedforward
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_88_1.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_99_2.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_106_3.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_11.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_117_4.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_124_5.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_46_12.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_134_6.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_143_7.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute     sc_get_clocks feedforward 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix feedforward_ TopModuleNoPrefix feedforward TopModuleWithPrefix feedforward' export_design_flow='impl' impl_dir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001D59665C53C' export_design_flow='impl' export_rpt='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001D596DA23FC' export_design_flow='syn' export_rpt='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s bnn_hls/feedforward.zip 
INFO: [HLS 200-802] Generated output file bnn_hls/feedforward.zip
Command   export_design done; 430.999 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
