intern journal innov technolog creativ engin issn decemb reduct packet delay common buffer distribut buffer rout node noc architectur nileshmohota abstract continu innov semiconductor technolog enabl complex system chip soc design ten hundr intellectu properti integr soc provid function includ communic network multimedia storag bus scheme connect multipl core cost effici share medium bus base scheme fail satisfi requir futur soc major drawback scalabl bandwidth share bus perform bottleneck connect order interconnect high number element die research turn network chip replac convent share buse hoc wire solut attract regular modular design lead better routabl electr characterist fault toler perform evalu rout node term latenc characterist effici design buffer input modul intend studi quantifi behavior singl packet array design relat multipl packet array design util effici packet buffer array improv common buffer individu buffer input port queu model prepar manifest differ packet delay queu model classifi fifo arriv rate assum poisson distribut arriv rate servic rate assum exponenti distribut servic rate observ latenc common buffer improv distribut buffer simulink model simul matlab calcul improv packet delay observ delay improv common buffer verilog rtl common share buffer prepar synthes design compil synopsi distribut buffer arriv data packet delay clock cycl lead latenc improv common buffer keyword arriv rate servic rate fifo latenc simulink model packet array map introduct packet switch mesh studi topolog sort averag noc current good interest propos provok design engin topolog base key problem design noc includ limit topolog channel width buffer size floor plan rout switch schedul map addit list issu applic model optim noc communic architectur analysi optim noc communic architectur evalu noc design valid synthesi metric noc applic runtim silicon area power consumpt latenc throughput minim appropri trade sought requir silicon area common report latenc maximum oper frequenc metric lower occurr regard current work optim buffer router design achiev lower latenc router consist major compon crossbar switch fifo buffer fig intern journal innov technolog creativ engin issn decemb buffer rout node depend type topolog adjac node mesh noc topolog node adjac contemporari node exist work rout node hold buffer accommod input stream data adjac node buffer refer packet array hold stream incom packet dispatch schedul fig general mesh noc overview network chip architectur fig generic noc structur noc consist router switch link network interfac fig router direct data link hop router consist schedul buffer store incom data packet crossbar topolog defin logic lay connect floor plan defin physic layout function network interfac adapt decoupl comput resourc communic network rout decid path sourc destin switch flow control polici defin time transfer task schedul refer order applic task execut task map defin process element execut task map hand defin pes resourc connect noc router structur noc architectur base packet switch network figur led effici principl design router noc assum router mesh topolog input output router input output network interfac router implement function simpl switch intellig rout embed system constrain area power consumpt high data rate router design hardwar usag mind circuit switch network router design queu buffer packet switch network amount buffer need support bursti data transfer buffer provid input output input output design implement router architectur base rout strategi propos literatur wolkott propos circuit switch router architectur noc dalli towl propos packet switch router architectur alben frederico provid wormhol base packet forward design noc switch paper buffer design router base principl virtual output queu simpl reduc risk head block paper schedul polici embodi router base iter slip algorithm islip round robin choos port contend permit simpler hardwar implement compar make islip faster islip achiev close maxim match iter islip achiev throughput uniform traffic round robin polici ensur fair contend behavior unstabl bursti traffic islip common implement commerci switch simplic algorithm intern journal innov technolog creativ engin issn decemb silicon area effici implement fold concept fig noc router compon iii work fig input port buffer current design input block base virtual output queue queue maintain packet array queue size dynam determin depend arriv pattern data data destin output port correspond buffer space longer queue maintain data packet rout output port subject maximum space packet array fig altern design base common packet input port exampl crossbar switch consist input port origin design call packet array propos design util common packet array input port fig intend studi quantifi behavior singl packet array design relat multipl packet array design intuit common packet buffer result better util buffer space turn translat lower delay transmiss fig common buffer share input port queu theori arriv rate servic rate traffic intens queu model classifi fifo model common buffer capac packet fig second model independ queue capac packet fig buf intern journal innov technolog creativ engin issn decemb singl input buffer assumpt arriv rate servic rate packet arriv assum poisson distribut arriv rate servic rate assum exponenti distribut servic rate traffic intens model independ queue capac packet queu model classifi fifo system stop input queue size reach averag packet system latenc avg packet system latenc latenc case input queue merg singl input queue capac sourc data queue arriv rate assum time higher servic rate assum time higher traffic intens remain latenc theoret latenc reduc merg queue matlab model quantit perform improv common packet array design singl buffer size packet versus buffer size packet block diagram simulink model singl packet buffer schedul fig packet buffer schedul fig npn intern journal innov technolog creativ engin issn decemb fig simulink model singl buffer fig simulink model buffer block label exponenti block specifi packet arriv time packet arriv pattern exponenti distribut block label packet generat packet event set block combin effect exponentia packet generat packet entiti time interv exponenti distribut mention arriv packet event start block simul timer start generat packet store common packet buffer design common buffer packet leav common buffer servic schedul vector schedul vector generat input port schedul vector total number packet serv record number block packet leav buffer departur time record read timer packet exit simul flow entiti block averag time spent packet buffer captur averag block behavior dedic packet buffer model differ compon output switch path combin output switch block demultiplex generat packet respect input port packet buffer path combin aggreg output stream help calcul total number packet serv averag time spent packet wait servic simul packet packet generat rate model ident exponenti distribut inter arriv time multipl simul run perform verifi averag delay observ tabl latenc common buffer distribut buffer simul model common buffer packet distribut buffer packet averag latenc time unit time unit time unit time unit intern journal innov technolog creativ engin issn decemb latenc deriv queu theorem latenc deriv simulink matlab model latenc hdl model min latenc defin total amount time start packet transmiss sourc start packet recept destin tabl latenc common buffer distribut buffer hdl model simul model common buffer packet distribut buffer packet averag latenc ccs common buffer ccs store packet phase packet array ccs reach schedul decis ccs travel destin distribut buffer normal case avg latenc ccs data packet move destin describ common buffer addit ccs desir packet array huge crowd synthesi design compil synopsi observ longest combin path clock period compat design intern journal innov technolog creativ engin issn decemb fig rout node fig common buffer waveform util buffer memori space improv replac separ buffer input block share buffer common input block manifest form lower delay transfer packet input output queu model prepar manifest differ latenc observ latenc common buffer improv distribut buffer simulink model simul matlab calcul improv packet delay observ delay improv common buffer verilog rtl common share buffer prepar synthes design compil synopsi distribut buffer arriv data packet delay clock cycl heavi undistribut traffic circumst latenc improv claim common buffer refer salminen survey network chip propos white paper ocp march ogra marculescu key problem noc design holisit perspect proceed code isss marculescu ogra peh jerger hoskot outstand problem noc design system microarchitectur circuit perspect ieee transact comput aid design integr circuit system januari salminen kulmala ainen network chip comparison euromicro dsd aug lee implement noc kaist rijpkema goossen radulescu dielissen van meerbergen waterland trade off design router guarante best effort servic network chip iee proc comput digit techniqu issu septemb kumar manjunath kuri communic network analyt approach morgan kaufmann wolkott smit rauwerda smit energi effici reconfigur circuit switch network chip proc ieee intern confer parallel distribut process symposium dalli towl rout packet wire chip interconnect network proc ieee intern confer design autom june alben zeferinofrederico santo altarniroamadeususin parl parameteriz interconnect switch network chip proc acm confer intern journal vlsi design communic system vlsic decemb tamir frazier high perform multi queue buffer vlsi communic switch sigarch comput archit news obara optimum architectur input queu atm switch electron letter mar intern journal innov technolog creativ engin issn decemb obara hamazumi parallel content resolut control input queu atm switch electron lett apr nick mckeown islip schedul algorithm input queu switch ieee acm tran netw rehanmaroofi nitnawar limay area effici design schedul rout node network chip intern journal vlsi design communic system vlsic septemb adnan aziz amitprakash vijayaramachandra optim schedul switch memori switch router proceed fifteenth annual acm symposium parallel algorithm architectur spaa 