Analysis & Synthesis report for FPGAGraphics
Tue Dec 12 17:18:30 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 14. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 15. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 16. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 17. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 18. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 65. Parameter Settings for User Entity Instance: PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i
 66. Parameter Settings for User Entity Instance: VGA_DRIVER:vga_inst
 67. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 68. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
 69. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 70. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 71. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 72. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 73. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 74. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 75. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 76. dcfifo Parameter Settings by Entity Instance
 77. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"
 78. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
 79. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"
 80. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
 81. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
 82. Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"
 83. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
 84. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
 85. Port Connectivity Checks: "Sdram_Control_4Port:u6"
 86. Port Connectivity Checks: "PLL75_50:alt_clk_spd"
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 12 17:18:30 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; FPGAGraphics                                ;
; Top-level Entity Name           ; FPGAGraphics                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 46                                          ;
; Total pins                      ; 79                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; FPGAGraphics       ; FPGAGraphics       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library   ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+-----------+
; Sdram_Control_4Port/Sdram_WR_FIFO.v            ; yes             ; User Wizard-Generated File   ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v              ;           ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v            ; yes             ; User Wizard-Generated File   ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v              ;           ;
; Sdram_Control_4Port/Sdram_PLL.v                ; yes             ; User Wizard-Generated File   ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL.v                  ; Sdram_PLL ;
; Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v ; yes             ; User Verilog HDL File        ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v   ; Sdram_PLL ;
; Sdram_Control_4Port/Sdram_Params.h             ; yes             ; User File                    ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Params.h               ;           ;
; Sdram_Control_4Port/Sdram_Control_4Port.v      ; yes             ; User Verilog HDL File        ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v        ;           ;
; Sdram_Control_4Port/sdr_data_path.v            ; yes             ; User Verilog HDL File        ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/sdr_data_path.v              ;           ;
; Sdram_Control_4Port/control_interface.v        ; yes             ; User Verilog HDL File        ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v          ;           ;
; Sdram_Control_4Port/command.v                  ; yes             ; User Verilog HDL File        ; /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v                    ;           ;
; VGA_Ctrl.v                                     ; yes             ; User Verilog HDL File        ; /home/soc/Documents/Tutorial_SOC/VGA_Ctrl.v                                       ;           ;
; PLL75_50/PLL75_50_0002.v                       ; yes             ; User Verilog HDL File        ; /home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v                         ; PLL75_50  ;
; PLL75_50.v                                     ; yes             ; User Wizard-Generated File   ; /home/soc/Documents/Tutorial_SOC/PLL75_50.v                                       ; PLL75_50  ;
; FPGAGraphics.sv                                ; yes             ; User SystemVerilog HDL File  ; /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv                                  ;           ;
; VGA_DRIVER.sv                                  ; yes             ; User SystemVerilog HDL File  ; /home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv                                    ;           ;
; altera_pll.v                                   ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v        ;           ;
; dcfifo.tdf                                     ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf          ;           ;
; lpm_counter.inc                                ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc     ;           ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;           ;
; altdpram.inc                                   ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc        ;           ;
; a_graycounter.inc                              ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc   ;           ;
; a_fefifo.inc                                   ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc        ;           ;
; a_gray2bin.inc                                 ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;           ;
; dffpipe.inc                                    ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc         ;           ;
; alt_sync_fifo.inc                              ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;           ;
; lpm_compare.inc                                ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc     ;           ;
; altsyncram_fifo.inc                            ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;           ;
; aglobal181.inc                                 ; yes             ; Megafunction                 ; /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;           ;
; db/dcfifo_bg02.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf                               ;           ;
; db/a_gray2bin_oab.tdf                          ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/a_gray2bin_oab.tdf                            ;           ;
; db/a_graycounter_nv6.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/a_graycounter_nv6.tdf                         ;           ;
; db/a_graycounter_jdc.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/a_graycounter_jdc.tdf                         ;           ;
; db/altsyncram_d3f1.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf                           ;           ;
; db/dffpipe_oe9.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/dffpipe_oe9.tdf                               ;           ;
; db/alt_synch_pipe_8pl.tdf                      ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_8pl.tdf                        ;           ;
; db/dffpipe_pe9.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/dffpipe_pe9.tdf                               ;           ;
; db/alt_synch_pipe_9pl.tdf                      ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_9pl.tdf                        ;           ;
; db/dffpipe_qe9.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/dffpipe_qe9.tdf                               ;           ;
; db/cmpr_906.tdf                                ; yes             ; Auto-Generated Megafunction  ; /home/soc/Documents/Tutorial_SOC/db/cmpr_906.tdf                                  ;           ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 31                                                                                      ;
;                                             ;                                                                                         ;
; Combinational ALUT usage for logic          ; 54                                                                                      ;
;     -- 7 input functions                    ; 0                                                                                       ;
;     -- 6 input functions                    ; 6                                                                                       ;
;     -- 5 input functions                    ; 22                                                                                      ;
;     -- 4 input functions                    ; 2                                                                                       ;
;     -- <=3 input functions                  ; 24                                                                                      ;
;                                             ;                                                                                         ;
; Dedicated logic registers                   ; 46                                                                                      ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 79                                                                                      ;
;                                             ;                                                                                         ;
; Total DSP Blocks                            ; 0                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 3                                                                                       ;
;     -- PLLs                                 ; 3                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 33                                                                                      ;
; Total fan-out                               ; 464                                                                                     ;
; Average fan-out                             ; 1.78                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name         ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FPGAGraphics                            ; 54 (1)              ; 46 (3)                    ; 0                 ; 0          ; 79   ; 0            ; |FPGAGraphics                                                                                                   ; FPGAGraphics        ; work         ;
;    |PLL75_50:alt_clk_spd|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|PLL75_50:alt_clk_spd                                                                              ; PLL75_50            ; PLL75_50     ;
;       |PLL75_50_0002:pll75_50_inst|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst                                                  ; PLL75_50_0002       ; PLL75_50     ;
;          |altera_pll:altera_pll_i|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i                          ; altera_pll          ; work         ;
;    |Sdram_Control_4Port:u6|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|Sdram_Control_4Port:u6                                                                            ; Sdram_Control_4Port ; work         ;
;       |Sdram_PLL:sdram_pll1|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                       ; Sdram_PLL           ; Sdram_PLL    ;
;          |Sdram_PLL_0002:sdram_pll_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst                         ; Sdram_PLL_0002      ; Sdram_PLL    ;
;             |altera_pll:altera_pll_i|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i ; altera_pll          ; work         ;
;    |VGA_DRIVER:vga_inst|                 ; 53 (53)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGAGraphics|VGA_DRIVER:vga_inst                                                                               ; VGA_DRIVER          ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |FPGAGraphics|PLL75_50:alt_clk_spd                             ; PLL75_50.v                          ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1      ; Sdram_Control_4Port/Sdram_PLL.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                                  ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|CMD[0,1]                                                                                                                                    ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|ST[0..9]                                                                                                                                    ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|Pre_RD                                                                                                                                      ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|Pre_WR                                                                                                                                      ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|Read                                                                                                                                        ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|Write                                                                                                                                       ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                   ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                      ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                    ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                    ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|mWR                                                                                                                                         ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|mRD                                                                                                                                         ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|mLENGTH[0..8]                                                                                                                               ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|WR_MASK[0,1]                                                                                                                                ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                  ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|mDATAOUT[0..15]                                                                                                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[9]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[9]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[8]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[8]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[7]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[7]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[6]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[6]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[5]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[5]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[4]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[4]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[3]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[3]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[2]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[2]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[1]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[1]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0]                                             ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                         ; Stuck at VCC due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                         ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                            ; Stuck at VCC due to stuck port clock        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                 ; Stuck at GND due to stuck port clock        ;
; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                   ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                  ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                 ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                               ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                        ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                               ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                        ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                                 ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                               ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|command_delay[0..7]                                                                                                        ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|rp_shift[0..3]                                                                                                             ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                    ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                    ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                            ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                   ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                           ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                     ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                    ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[0..15]                                                                                                     ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ                                                                                                         ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                          ; Stuck at GND due to stuck port clear        ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0..15]                                                                                                ; Stuck at GND due to stuck port clear        ;
; VGA_DRIVER:vga_inst|VGA_B[3..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0..9]                                                   ; Stuck at GND due to stuck port clock_enable ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0..9]                                                   ; Stuck at GND due to stuck port clock_enable ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1]                                                     ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[8]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[9]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[6]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[7]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[4]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[5]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[2]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[3]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]    ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[1]                                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0..9]                                                  ; Stuck at GND due to stuck port clock_enable ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0..9]                                           ; Stuck at GND due to stuck port data_in      ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0..9]                                           ; Stuck at GND due to stuck port data_in      ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0..9]                                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0..9]  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0..9]  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0..9]                                                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0..9]  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0..9]  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                          ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                             ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                   ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                            ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0..9]                                                  ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0..9] ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0..9] ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                            ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                 ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                         ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                            ; Lost fanout                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                 ;
; Total Number of Removed Registers = 587                                                                                                                            ;                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal      ; Registers Removed due to This Register                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|ST[9]                                                                                                                                    ; Stuck at GND            ; Sdram_Control_4Port:u6|Read, Sdram_Control_4Port:u6|Write,                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port clear ; Sdram_Control_4Port:u6|OUT_VALID, Sdram_Control_4Port:u6|IN_REQ,                                                                                                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|mWR_DONE, Sdram_Control_4Port:u6|mRD_DONE,                                                                                                ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|mWR, Sdram_Control_4Port:u6|mRD,                                                                                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|mLENGTH[8], Sdram_Control_4Port:u6|mLENGTH[7],                                                                                            ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|mLENGTH[6], Sdram_Control_4Port:u6|mLENGTH[5],                                                                                            ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|mLENGTH[4], Sdram_Control_4Port:u6|mLENGTH[3],                                                                                            ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|mLENGTH[2], Sdram_Control_4Port:u6|mLENGTH[1],                                                                                            ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|mLENGTH[0], Sdram_Control_4Port:u6|WR_MASK[1],                                                                                            ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|WR_MASK[0], Sdram_Control_4Port:u6|RD_MASK[1],                                                                                            ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|OE,                                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[7],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[5],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[3],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[2],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[1],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[1],                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0],                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[1],                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0],                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[1],                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0]                  ;
; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                 ; due to stuck port clear ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[7],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[5],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[3],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[2],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[1],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9,                       ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[1],                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0]                  ;
; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Stuck at GND            ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH,                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port clear ; Sdram_Control_4Port:u6|command:command1|command_delay[6],                                                                                                        ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|command_delay[5],                                                                                                        ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|command_delay[4],                                                                                                        ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|command_delay[3],                                                                                                        ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|command_delay[2],                                                                                                        ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|command_delay[1],                                                                                                        ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|command_delay[0],                                                                                                        ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|READA,                                                                                                         ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|oe4, Sdram_Control_4Port:u6|PM_STOP,                                                                                     ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|CM_ACK,                                                                                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|REF_ACK,                                                                                                                 ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[15],                                                                                                     ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[14],                                                                                                     ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[13],                                                                                                     ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[12],                                                                                                     ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[11],                                                                                                     ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[10],                                                                                                     ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[9],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[8],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[7],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[6],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[5],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[4],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[3],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[2],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[1],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[0],                                                                                                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[9],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[9],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                      ; Stuck at VCC            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                 ; due to stuck port clock ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[1],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[1],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[2],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[2],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[8],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[8],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[7],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[7],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[6],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[6],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[5],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[5],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[4],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[4],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[3],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[3],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                       ;
; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; Stuck at GND            ; Sdram_Control_4Port:u6|command:command1|rp_shift[3],                                                                                                             ;
;                                                                                                                                                                 ; due to stuck port clear ; Sdram_Control_4Port:u6|command:command1|rp_shift[2],                                                                                                             ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|rp_shift[1],                                                                                                             ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|rp_shift[0],                                                                                                             ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0],                                          ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2],  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2],                                                   ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6], ;
;                                                                                                                                                                 ;                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[9]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[9]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[8]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[7]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[6]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[5]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[4]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[3]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Stuck at GND            ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port clear ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Stuck at GND            ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port clear ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Stuck at GND            ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                         ;
;                                                                                                                                                                 ; due to stuck port clear ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[2]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[1]                                                   ;
;                                                                                                                                                                 ; due to stuck port clock ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                   ;
; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Stuck at GND            ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port clear ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGAGraphics|VGA_DRIVER:vga_inst|VGA_G[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                ;
; pll_type                             ; General                ; String                                                ;
; pll_subtype                          ; General                ; String                                                ;
; number_of_clocks                     ; 2                      ; Signed Integer                                        ;
; operation_mode                       ; direct                 ; String                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                        ;
; data_rate                            ; 0                      ; Signed Integer                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                        ;
; output_clock_frequency0              ; 25.200000 MHz          ; String                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency1              ; 74.117647 MHz          ; String                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                        ;
; clock_name_0                         ;                        ; String                                                ;
; clock_name_1                         ;                        ; String                                                ;
; clock_name_2                         ;                        ; String                                                ;
; clock_name_3                         ;                        ; String                                                ;
; clock_name_4                         ;                        ; String                                                ;
; clock_name_5                         ;                        ; String                                                ;
; clock_name_6                         ;                        ; String                                                ;
; clock_name_7                         ;                        ; String                                                ;
; clock_name_8                         ;                        ; String                                                ;
; clock_name_global_0                  ; false                  ; String                                                ;
; clock_name_global_1                  ; false                  ; String                                                ;
; clock_name_global_2                  ; false                  ; String                                                ;
; clock_name_global_3                  ; false                  ; String                                                ;
; clock_name_global_4                  ; false                  ; String                                                ;
; clock_name_global_5                  ; false                  ; String                                                ;
; clock_name_global_6                  ; false                  ; String                                                ;
; clock_name_global_7                  ; false                  ; String                                                ;
; clock_name_global_8                  ; false                  ; String                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                        ;
; pll_slf_rst                          ; false                  ; String                                                ;
; pll_bw_sel                           ; low                    ; String                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_DRIVER:vga_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                          ;
; H_SYNC         ; 96    ; Signed Integer                          ;
; H_BACK         ; 48    ; Signed Integer                          ;
; H_ACT          ; 640   ; Signed Integer                          ;
; H_BLANK        ; 160   ; Signed Integer                          ;
; H_TOTAL        ; 800   ; Signed Integer                          ;
; V_FRONT        ; 10    ; Signed Integer                          ;
; V_SYNC         ; 2     ; Signed Integer                          ;
; V_BACK         ; 33    ; Signed Integer                          ;
; V_ACT          ; 480   ; Signed Integer                          ;
; V_BLANK        ; 45    ; Signed Integer                          ;
; V_TOTAL        ; 525   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                           ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
; reference_clock_frequency            ; 27.0 MHz               ; String                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                         ;
; pll_type                             ; General                ; String                                                                         ;
; pll_subtype                          ; General                ; String                                                                         ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                 ;
; operation_mode                       ; normal                 ; String                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                 ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                         ;
; phase_shift1                         ; -4027 ps               ; String                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency2              ; 18.367346 MHz          ; String                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                 ;
; clock_name_0                         ;                        ; String                                                                         ;
; clock_name_1                         ;                        ; String                                                                         ;
; clock_name_2                         ;                        ; String                                                                         ;
; clock_name_3                         ;                        ; String                                                                         ;
; clock_name_4                         ;                        ; String                                                                         ;
; clock_name_5                         ;                        ; String                                                                         ;
; clock_name_6                         ;                        ; String                                                                         ;
; clock_name_7                         ;                        ; String                                                                         ;
; clock_name_8                         ;                        ; String                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"                                                                                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RESET_N[-1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1                  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1[-1]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[24..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[15..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[24..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LOAD             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LOAD[-1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "RD1_DATA[15..1]" have no fanouts                                                      ;
; RD1_DATA             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1                  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1[-1]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[24..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[12..8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[7]          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[14..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[24..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LOAD             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LOAD[-1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_DATA             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2                  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2[-1]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[12..11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[9..7]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[24..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[14..13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[16]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[24..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LOAD             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_LOAD[-1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; DQ                   ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SA                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BA                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CS_N                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CKE                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RAS_N                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CAS_N                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WE_N                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; DQM                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDR_CLK              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL75_50:alt_clk_spd"                                                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 46                          ;
;     SCLR              ; 38                          ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 57                          ;
;     arith             ; 22                          ;
;         1 data inputs ; 22                          ;
;     normal            ; 35                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 22                          ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 79                          ;
; generic_pll           ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 12 17:18:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAGraphics -c FPGAGraphics
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v
    Info (12023): Found entity 1: Sdram_PLL File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v
    Info (12023): Found entity 1: Sdram_PLL_0002 File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v
    Info (12023): Found entity 1: control_interface File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v
    Info (12023): Found entity 1: command File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: /home/soc/Documents/Tutorial_SOC/VGA_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PLL75_50/PLL75_50_0002.v
    Info (12023): Found entity 1: PLL75_50_0002 File: /home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file PLL75_50.v
    Info (12023): Found entity 1: PLL75_50 File: /home/soc/Documents/Tutorial_SOC/PLL75_50.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file FPGAGraphics.sv
    Info (12023): Found entity 1: FPGAGraphics File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file PixelClock.sv
    Info (12023): Found entity 1: clock_480p File: /home/soc/Documents/Tutorial_SOC/PixelClock.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file VGA_DRIVER.sv
    Info (12023): Found entity 1: VGA_DRIVER File: /home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_480p.sv
    Info (12023): Found entity 1: simple_480p File: /home/soc/Documents/Tutorial_SOC/simple_480p.sv Line: 8
Warning (10236): Verilog HDL Implicit Net warning at FPGAGraphics.sv(124): created implicit net for "fb_out" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 124
Warning (10037): Verilog HDL or VHDL warning at FPGAGraphics.sv(119): conditional expression evaluates to a constant File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 119
Warning (10037): Verilog HDL or VHDL warning at FPGAGraphics.sv(126): conditional expression evaluates to a constant File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 126
Warning (10037): Verilog HDL or VHDL warning at FPGAGraphics.sv(127): conditional expression evaluates to a constant File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 127
Warning (10037): Verilog HDL or VHDL warning at FPGAGraphics.sv(134): conditional expression evaluates to a constant File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 134
Warning (10037): Verilog HDL or VHDL warning at FPGAGraphics.sv(135): conditional expression evaluates to a constant File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 135
Info (12127): Elaborating entity "FPGAGraphics" for the top level hierarchy
Warning (10034): Output port "LEDR[8..3]" at FPGAGraphics.sv(15) has no driver File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 15
Info (12128): Elaborating entity "PLL75_50" for hierarchy "PLL75_50:alt_clk_spd" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 60
Info (12128): Elaborating entity "PLL75_50_0002" for hierarchy "PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst" File: /home/soc/Documents/Tutorial_SOC/PLL75_50.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i" File: /home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i" File: /home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.200000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "74.117647 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VGA_DRIVER" for hierarchy "VGA_DRIVER:vga_inst" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 75
Warning (10036): Verilog HDL or VHDL warning at VGA_DRIVER.sv(20): object "Address" assigned a value but never read File: /home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv Line: 20
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.sv(44): truncated value with size 32 to match size of target (22) File: /home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv Line: 44
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.sv(45): truncated value with size 32 to match size of target (11) File: /home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv Line: 45
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.sv(46): truncated value with size 32 to match size of target (11) File: /home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv Line: 46
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 140
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(364): truncated value with size 32 to match size of target (10) File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 364
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 189
Info (12128): Elaborating entity "Sdram_PLL_0002" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "27.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-4027 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "18.367346 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 208
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v Line: 239
Warning (10230): Verilog HDL assignment warning at command.v(377): truncated value with size 13 to match size of target (12) File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v Line: 377
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 243
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 256
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 96
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 96
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf
    Info (12023): Found entity 1: dcfifo_bg02 File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_bg02" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated" File: /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: /home/soc/Documents/Tutorial_SOC/db/a_gray2bin_oab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: /home/soc/Documents/Tutorial_SOC/db/a_graycounter_nv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: /home/soc/Documents/Tutorial_SOC/db/a_graycounter_jdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf
    Info (12023): Found entity 1: altsyncram_d3f1 File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d3f1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: /home/soc/Documents/Tutorial_SOC/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: /home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: /home/soc/Documents/Tutorial_SOC/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: /home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: /home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: /home/soc/Documents/Tutorial_SOC/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: /home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: /home/soc/Documents/Tutorial_SOC/db/cmpr_906.tdf Line: 22
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp" File: /home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1" File: /home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 285
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[0]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[1]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[2]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[3]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[4]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[5]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[6]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[7]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[8]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[9]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[10]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[11]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[12]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[13]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[14]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[15]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[0]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[1]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[2]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[3]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[4]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[5]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[6]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[7]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[8]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[9]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[10]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[11]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[12]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[13]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[14]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[15]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[0]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[1]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[2]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[3]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[4]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[5]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[6]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[7]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[8]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[9]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[10]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[11]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[12]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[13]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[14]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[15]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[0]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[1]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[2]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[3]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[4]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[5]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[6]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[7]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[8]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[9]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[10]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[11]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[12]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[13]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[14]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[15]" File: /home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf Line: 521
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 8
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 13
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 13
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 13
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 13
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 415 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 4
    Warning (15610): No output dependent on input pin "img_Pixel_Data[0]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[1]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[2]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[3]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[4]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[5]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[6]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[7]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[8]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[9]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[10]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[11]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[12]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[13]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[14]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
    Warning (15610): No output dependent on input pin "img_Pixel_Data[15]" File: /home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv Line: 5
Info (21057): Implemented 140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 61 output pins
    Info (21061): Implemented 58 logic cells
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 1117 megabytes
    Info: Processing ended: Tue Dec 12 17:18:30 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:28


