 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
        -sort_by slack
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Sep 26 05:57:25 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[1][7]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[7] (RegFile_DEPTH16_WIDTH8)             0.00       0.48 f
  U0_ALU/B[7] (ALU_WIDTH8)                                0.00       0.48 f
  U0_ALU/U114/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_46/b[7] (ALU_WIDTH8_DW_div_uns_0)            0.00       0.71 f
  U0_ALU/div_46/U71/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_46/U68/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_46/U66/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_46/U63/Y (AND4X1M)                           0.25       1.50 r
  U0_ALU/div_46/U41/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.18 f
  U0_ALU/div_46/U64/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_46/U47/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_46/U65/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_46/U52/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_46/U67/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_46/U56/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_46/U69/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_46/U59/Y (CLKMX2X2M)                         0.25       7.63 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.09 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.41 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.07 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.38 f
  U0_ALU/div_46/U70/Y (AND2X1M)                           0.32       9.70 f
  U0_ALU/div_46/U61/Y (CLKMX2X2M)                         0.25       9.95 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.41 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.06 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.39 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.72 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.03 f
  U0_ALU/div_46/U72/Y (AND2X1M)                           0.34      12.37 f
  U0_ALU/div_46/U62/Y (CLKMX2X2M)                         0.24      12.61 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.06 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.39 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.72 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.05 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.38 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.70 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      15.02 f
  U0_ALU/div_46/quotient[0] (ALU_WIDTH8_DW_div_uns_0)     0.00      15.02 f
  U0_ALU/U53/Y (AOI222X1M)                                0.26      15.28 r
  U0_ALU/U50/Y (AOI31X2M)                                 0.14      15.42 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.42 f
  data arrival time                                                 15.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.42
  --------------------------------------------------------------------------
  slack (MET)                                                        4.21


  Startpoint: U0_RegFile/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[1][7]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[7] (RegFile_DEPTH16_WIDTH8)             0.00       0.48 f
  U0_ALU/B[7] (ALU_WIDTH8)                                0.00       0.48 f
  U0_ALU/U114/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_46/b[7] (ALU_WIDTH8_DW_div_uns_0)            0.00       0.71 f
  U0_ALU/div_46/U71/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_46/U68/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_46/U66/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_46/U63/Y (AND4X1M)                           0.25       1.50 r
  U0_ALU/div_46/U41/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.18 f
  U0_ALU/div_46/U64/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_46/U47/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_46/U65/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_46/U52/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_46/U67/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_46/U56/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_46/U69/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_46/U59/Y (CLKMX2X2M)                         0.25       7.63 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.09 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.41 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.07 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.38 f
  U0_ALU/div_46/U70/Y (AND2X1M)                           0.32       9.70 f
  U0_ALU/div_46/U61/Y (CLKMX2X2M)                         0.25       9.95 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.41 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.06 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.39 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.72 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.03 f
  U0_ALU/div_46/U72/Y (AND2X1M)                           0.34      12.37 f
  U0_ALU/div_46/quotient[1] (ALU_WIDTH8_DW_div_uns_0)     0.00      12.37 f
  U0_ALU/U57/Y (AOI222X1M)                                0.31      12.68 r
  U0_ALU/U54/Y (AOI31X2M)                                 0.14      12.82 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.82 f
  data arrival time                                                 12.82

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -12.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: U0_RegFile/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[1][7]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[7] (RegFile_DEPTH16_WIDTH8)             0.00       0.48 f
  U0_ALU/B[7] (ALU_WIDTH8)                                0.00       0.48 f
  U0_ALU/U114/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_46/b[7] (ALU_WIDTH8_DW_div_uns_0)            0.00       0.71 f
  U0_ALU/div_46/U71/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_46/U68/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_46/U66/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_46/U63/Y (AND4X1M)                           0.25       1.50 r
  U0_ALU/div_46/U41/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.18 f
  U0_ALU/div_46/U64/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_46/U47/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_46/U65/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_46/U52/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_46/U67/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_46/U56/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_46/U69/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_46/U59/Y (CLKMX2X2M)                         0.25       7.63 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.09 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.41 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.07 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.38 f
  U0_ALU/div_46/U70/Y (AND2X1M)                           0.32       9.70 f
  U0_ALU/div_46/quotient[2] (ALU_WIDTH8_DW_div_uns_0)     0.00       9.70 f
  U0_ALU/U61/Y (AOI222X1M)                                0.44      10.14 r
  U0_ALU/U58/Y (AOI31X2M)                                 0.14      10.28 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.28 f
  data arrival time                                                 10.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -10.28
  --------------------------------------------------------------------------
  slack (MET)                                                        9.35


  Startpoint: U0_RegFile/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[1][7]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[7] (RegFile_DEPTH16_WIDTH8)             0.00       0.48 f
  U0_ALU/B[7] (ALU_WIDTH8)                                0.00       0.48 f
  U0_ALU/U114/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_46/b[7] (ALU_WIDTH8_DW_div_uns_0)            0.00       0.71 f
  U0_ALU/div_46/U71/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_46/U68/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_46/U66/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_46/U63/Y (AND4X1M)                           0.25       1.50 r
  U0_ALU/div_46/U41/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.18 f
  U0_ALU/div_46/U64/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_46/U47/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_46/U65/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_46/U52/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_46/U67/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_46/U56/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_46/U69/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_46/quotient[3] (ALU_WIDTH8_DW_div_uns_0)     0.00       7.38 f
  U0_ALU/U65/Y (AOI222X1M)                                0.44       7.82 r
  U0_ALU/U62/Y (AOI31X2M)                                 0.14       7.96 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.96 f
  data arrival time                                                  7.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -7.96
  --------------------------------------------------------------------------
  slack (MET)                                                       11.67


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U3/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_45/U16/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_45/FS_1/A[7] (ALU_WIDTH8_DW01_add_1)        0.00       4.76 r
  U0_ALU/mult_45/FS_1/U4/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_45/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_45/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.47 f
  U0_ALU/mult_45/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  U0_ALU/mult_45/FS_1/U21/Y (OAI21BX1M)                   0.25       6.11 r
  U0_ALU/mult_45/FS_1/U19/Y (OAI21X1M)                    0.13       6.24 f
  U0_ALU/mult_45/FS_1/U2/Y (AOI21BX2M)                    0.17       6.41 f
  U0_ALU/mult_45/FS_1/U3/Y (XNOR2X2M)                     0.12       6.53 r
  U0_ALU/mult_45/FS_1/SUM[13] (ALU_WIDTH8_DW01_add_1)     0.00       6.53 r
  U0_ALU/mult_45/PRODUCT[15] (ALU_WIDTH8_DW02_mult_0)     0.00       6.53 r
  U0_ALU/U5/Y (OAI2BB1X2M)                                0.15       6.68 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.68 r
  data arrival time                                                  6.68

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.68
  --------------------------------------------------------------------------
  slack (MET)                                                       12.82


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U3/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_45/U16/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_45/FS_1/A[7] (ALU_WIDTH8_DW01_add_1)        0.00       4.76 r
  U0_ALU/mult_45/FS_1/U4/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_45/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_45/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.47 f
  U0_ALU/mult_45/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  U0_ALU/mult_45/FS_1/U21/Y (OAI21BX1M)                   0.25       6.11 r
  U0_ALU/mult_45/FS_1/U20/Y (XOR3XLM)                     0.16       6.27 r
  U0_ALU/mult_45/FS_1/SUM[12] (ALU_WIDTH8_DW01_add_1)     0.00       6.27 r
  U0_ALU/mult_45/PRODUCT[14] (ALU_WIDTH8_DW02_mult_0)     0.00       6.27 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.13       6.40 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.40 r
  data arrival time                                                  6.40

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                       13.10


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U3/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_45/U16/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_45/FS_1/A[7] (ALU_WIDTH8_DW01_add_1)        0.00       4.76 r
  U0_ALU/mult_45/FS_1/U4/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_45/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_45/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.47 f
  U0_ALU/mult_45/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  U0_ALU/mult_45/FS_1/U22/Y (XNOR2X1M)                    0.10       5.97 r
  U0_ALU/mult_45/FS_1/SUM[11] (ALU_WIDTH8_DW01_add_1)     0.00       5.97 r
  U0_ALU/mult_45/PRODUCT[13] (ALU_WIDTH8_DW02_mult_0)     0.00       5.97 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.15       6.12 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.12 r
  data arrival time                                                  6.12

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.12
  --------------------------------------------------------------------------
  slack (MET)                                                       13.38


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U3/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_45/U16/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_45/FS_1/A[7] (ALU_WIDTH8_DW01_add_1)        0.00       4.76 r
  U0_ALU/mult_45/FS_1/U4/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_45/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_45/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.47 f
  U0_ALU/mult_45/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.73 r
  U0_ALU/mult_45/FS_1/SUM[10] (ALU_WIDTH8_DW01_add_1)     0.00       5.73 r
  U0_ALU/mult_45/PRODUCT[12] (ALU_WIDTH8_DW02_mult_0)     0.00       5.73 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.12       5.85 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.85 r
  data arrival time                                                  5.85

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.65


  Startpoint: U0_RegFile/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[1][7]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[7] (RegFile_DEPTH16_WIDTH8)             0.00       0.48 f
  U0_ALU/B[7] (ALU_WIDTH8)                                0.00       0.48 f
  U0_ALU/U114/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_46/b[7] (ALU_WIDTH8_DW_div_uns_0)            0.00       0.71 f
  U0_ALU/div_46/U71/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_46/U68/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_46/U66/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_46/U63/Y (AND4X1M)                           0.25       1.50 r
  U0_ALU/div_46/U41/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.18 f
  U0_ALU/div_46/U64/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_46/U47/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_46/U65/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_46/U52/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_46/U67/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_46/quotient[4] (ALU_WIDTH8_DW_div_uns_0)     0.00       5.34 f
  U0_ALU/U69/Y (AOI222X1M)                                0.43       5.77 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.14       5.90 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.90 f
  data arrival time                                                  5.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.90
  --------------------------------------------------------------------------
  slack (MET)                                                       13.73


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U114/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U3/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_2/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_45/U16/Y (CLKXOR2X2M)                       0.31       4.76 r
  U0_ALU/mult_45/FS_1/A[7] (ALU_WIDTH8_DW01_add_1)        0.00       4.76 r
  U0_ALU/mult_45/FS_1/U4/Y (NAND2X2M)                     0.07       4.83 f
  U0_ALU/mult_45/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  U0_ALU/mult_45/FS_1/U15/Y (XNOR2X1M)                    0.10       5.31 r
  U0_ALU/mult_45/FS_1/SUM[9] (ALU_WIDTH8_DW01_add_1)      0.00       5.31 r
  U0_ALU/mult_45/PRODUCT[11] (ALU_WIDTH8_DW02_mult_0)     0.00       5.31 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.15       5.46 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.46 r
  data arrival time                                                  5.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                       14.04


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U113/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U2/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_3/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_3/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_3/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_3/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_3/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_3/S (ADDFX2M)                         0.58       4.45 f
  U0_ALU/mult_45/U17/Y (CLKXOR2X2M)                       0.30       4.75 r
  U0_ALU/mult_45/FS_1/A[8] (ALU_WIDTH8_DW01_add_1)        0.00       4.75 r
  U0_ALU/mult_45/FS_1/U33/Y (NOR2X1M)                     0.06       4.82 f
  U0_ALU/mult_45/FS_1/U18/Y (NAND2BX1M)                   0.20       5.02 f
  U0_ALU/mult_45/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.21 r
  U0_ALU/mult_45/FS_1/SUM[8] (ALU_WIDTH8_DW01_add_1)      0.00       5.21 r
  U0_ALU/mult_45/PRODUCT[10] (ALU_WIDTH8_DW02_mult_0)     0.00       5.21 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.12       5.33 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.33 r
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                       14.17


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U115/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U4/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_1/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_1/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_1/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_1/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_1/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_1/S (ADDFX2M)                         0.59       4.46 f
  U0_ALU/mult_45/U30/Y (INVX2M)                           0.08       4.54 r
  U0_ALU/mult_45/U29/Y (XNOR2X2M)                         0.17       4.71 r
  U0_ALU/mult_45/FS_1/A[6] (ALU_WIDTH8_DW01_add_1)        0.00       4.71 r
  U0_ALU/mult_45/FS_1/U7/Y (INVX2M)                       0.06       4.78 f
  U0_ALU/mult_45/FS_1/U8/Y (INVX2M)                       0.05       4.83 r
  U0_ALU/mult_45/FS_1/SUM[6] (ALU_WIDTH8_DW01_add_1)      0.00       4.83 r
  U0_ALU/mult_45/PRODUCT[8] (ALU_WIDTH8_DW02_mult_0)      0.00       4.83 r
  U0_ALU/U72/Y (AOI22X1M)                                 0.11       4.93 f
  U0_ALU/U70/Y (AOI31X2M)                                 0.19       5.13 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.13 r
  data arrival time                                                  5.13

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.13
  --------------------------------------------------------------------------
  slack (MET)                                                       14.36


  Startpoint: U0_RegFile/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[0] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[0] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U121/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[0] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U38/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_45/U115/Y (NOR2X1M)                         0.18       0.97 r
  U0_ALU/mult_45/U4/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_45/S2_2_1/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_45/S2_3_1/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_45/S2_4_1/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_45/S2_5_1/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_45/S2_6_1/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_1/S (ADDFX2M)                         0.59       4.46 f
  U0_ALU/mult_45/U22/Y (AND2X2M)                          0.20       4.67 f
  U0_ALU/mult_45/FS_1/B[7] (ALU_WIDTH8_DW01_add_1)        0.00       4.67 f
  U0_ALU/mult_45/FS_1/U6/Y (INVX2M)                       0.06       4.72 r
  U0_ALU/mult_45/FS_1/U5/Y (XNOR2X2M)                     0.15       4.88 r
  U0_ALU/mult_45/FS_1/SUM[7] (ALU_WIDTH8_DW01_add_1)      0.00       4.88 r
  U0_ALU/mult_45/PRODUCT[9] (ALU_WIDTH8_DW02_mult_0)      0.00       4.88 r
  U0_ALU/U13/Y (OAI2BB1X2M)                               0.15       5.02 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.02 r
  data arrival time                                                  5.02

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                       14.48


  Startpoint: U0_RegFile/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[1] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U120/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[1] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U36/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_45/U109/Y (NOR2X1M)                         0.19       0.98 r
  U0_ALU/mult_45/U5/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_45/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_45/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_45/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_45/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_45/S1_6_0/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_45/S4_0/S (ADDFX2M)                         0.56       4.44 f
  U0_ALU/mult_45/FS_1/A[5] (ALU_WIDTH8_DW01_add_1)        0.00       4.44 f
  U0_ALU/mult_45/FS_1/U14/Y (BUFX2M)                      0.15       4.59 f
  U0_ALU/mult_45/FS_1/SUM[5] (ALU_WIDTH8_DW01_add_1)      0.00       4.59 f
  U0_ALU/mult_45/PRODUCT[7] (ALU_WIDTH8_DW02_mult_0)      0.00       4.59 f
  U0_ALU/U84/Y (AOI222X1M)                                0.25       4.84 r
  U0_ALU/U81/Y (AOI31X2M)                                 0.14       4.97 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       4.97 f
  data arrival time                                                  4.97

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                       14.65


  Startpoint: U0_RegFile/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_DEPTH16_WIDTH8)             0.00       0.39 r
  U0_ALU/A[1] (ALU_WIDTH8)                                0.00       0.39 r
  U0_ALU/U120/Y (BUFX2M)                                  0.26       0.65 r
  U0_ALU/mult_45/A[1] (ALU_WIDTH8_DW02_mult_0)            0.00       0.65 r
  U0_ALU/mult_45/U36/Y (INVX2M)                           0.14       0.79 f
  U0_ALU/mult_45/U109/Y (NOR2X1M)                         0.19       0.98 r
  U0_ALU/mult_45/U5/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_45/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_45/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_45/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_45/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_45/S1_6_0/S (ADDFX2M)                       0.56       3.89 f
  U0_ALU/mult_45/FS_1/A[4] (ALU_WIDTH8_DW01_add_1)        0.00       3.89 f
  U0_ALU/mult_45/FS_1/U13/Y (BUFX2M)                      0.15       4.04 f
  U0_ALU/mult_45/FS_1/SUM[4] (ALU_WIDTH8_DW01_add_1)      0.00       4.04 f
  U0_ALU/mult_45/PRODUCT[6] (ALU_WIDTH8_DW02_mult_0)      0.00       4.04 f
  U0_ALU/U80/Y (AOI222X1M)                                0.25       4.28 r
  U0_ALU/U77/Y (AOI31X2M)                                 0.14       4.42 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.42 f
  data arrival time                                                  4.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                       15.21


  Startpoint: U0_RegFile/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[1][7]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[7] (RegFile_DEPTH16_WIDTH8)             0.00       0.48 f
  U0_ALU/B[7] (ALU_WIDTH8)                                0.00       0.48 f
  U0_ALU/U114/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_46/b[7] (ALU_WIDTH8_DW_div_uns_0)            0.00       0.71 f
  U0_ALU/div_46/U71/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_46/U68/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_46/U66/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_46/U63/Y (AND4X1M)                           0.25       1.50 r
  U0_ALU/div_46/U41/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.18 f
  U0_ALU/div_46/U64/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_46/U47/Y (CLKMX2X2M)                         0.22       2.72 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.17 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.48 f
  U0_ALU/div_46/U65/Y (AND2X1M)                           0.26       3.74 f
  U0_ALU/div_46/quotient[5] (ALU_WIDTH8_DW_div_uns_0)     0.00       3.74 f
  U0_ALU/U76/Y (AOI222X1M)                                0.42       4.16 r
  U0_ALU/U73/Y (AOI31X2M)                                 0.14       4.30 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.30 f
  data arrival time                                                  4.30

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.33


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U15/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U230/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U190/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U189/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U15/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U236/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U218/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U217/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U15/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U235/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U214/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U213/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U15/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U234/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U210/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U209/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U13/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U233/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U206/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U205/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U13/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U232/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U202/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U201/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U13/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U231/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U198/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U197/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U57/Y (INVX2M)                              0.10       0.57 f
  U0_SYS_CTRL/U24/Y (NOR3X2M)                             0.19       0.76 r
  U0_SYS_CTRL/U23/Y (BUFX2M)                              0.23       0.99 r
  U0_SYS_CTRL/U12/Y (INVX2M)                              0.15       1.14 f
  U0_SYS_CTRL/U20/Y (NOR2X2M)                             0.23       1.38 r
  U0_SYS_CTRL/U11/Y (INVX2M)                              0.09       1.46 f
  U0_SYS_CTRL/U63/Y (OAI221X1M)                           0.08       1.54 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.54 r
  U4/Y (BUFX2M)                                           0.39       1.93 r
  U0_RegFile/Address[0] (RegFile_DEPTH16_WIDTH8)          0.00       1.93 r
  U0_RegFile/U237/Y (INVX2M)                              0.10       2.03 f
  U0_RegFile/U16/Y (BUFX2M)                               0.16       2.20 f
  U0_RegFile/U13/Y (INVX2M)                               0.77       2.97 r
  U0_RegFile/U196/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U194/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U193/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.12 f
  data arrival time                                                  4.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U177/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][7]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U176/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][6]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U175/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][5]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U174/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][4]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U173/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][3]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U172/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][2]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U171/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][1]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U28/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U170/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[6][0]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[6][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U185/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][7]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U184/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][6]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U183/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][5]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U182/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][4]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U181/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][3]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U180/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][2]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U179/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][1]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U29/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U178/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[7][0]/D (DFFRQX2M)              0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[7][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U153/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][7]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U152/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][6]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U151/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][5]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U150/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][4]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U149/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][3]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U148/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][2]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U147/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][1]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U146/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[15][0]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[15][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U145/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][7]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U144/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][6]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U143/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][5]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U142/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][4]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U141/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][3]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U140/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][2]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U139/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][1]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U55/Y (AND2X2M)                              0.26       2.83 r
  U0_RegFile/U32/Y (NAND2X2M)                             0.20       3.03 f
  U0_RegFile/U138/Y (OAI2BB2X1M)                          0.18       3.21 r
  U0_RegFile/REG_FILE_reg[14][0]/D (DFFRQX2M)             0.00       3.21 r
  data arrival time                                                  3.21

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[14][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U105/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U104/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U103/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U102/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U101/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U100/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U99/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U98/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[9][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[9][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U97/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U96/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U95/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U94/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U93/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U92/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U91/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U20/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U90/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[8][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[8][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U89/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U88/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U87/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U86/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U83/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U85/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U84/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U82/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[1][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[1][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U62/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U61/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U63/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U64/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U65/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U66/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U68/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U17/Y (BUFX2M)                               0.17       2.20 f
  U0_RegFile/U14/Y (INVX2M)                               0.38       2.57 r
  U0_RegFile/U4/Y (NOR2X2M)                               0.16       2.73 f
  U0_RegFile/U34/Y (NAND2X2M)                             0.27       3.00 r
  U0_RegFile/U67/Y (OAI2BB2X1M)                           0.19       3.19 r
  U0_RegFile/REG_FILE_reg[0][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[0][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U188/Y (OAI2BB2X1M)                          0.28       2.79 f
  U0_RegFile/REG_FILE_reg[3][5]/D (DFFSQX2M)              0.00       2.79 f
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][5]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U24/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U186/Y (OAI2BB2X1M)                          0.28       2.79 f
  U0_RegFile/REG_FILE_reg[2][0]/D (DFFSQX2M)              0.00       2.79 f
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[2][0]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U24/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U187/Y (OAI2BB2X1M)                          0.28       2.79 f
  U0_RegFile/REG_FILE_reg[2][7]/D (DFFSQX2M)              0.00       2.79 f
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[2][7]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U75/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[3][0]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U77/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[3][2]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U78/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[3][3]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U79/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[3][4]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U81/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[3][7]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U80/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[3][6]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U24/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U69/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[2][1]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[2][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U25/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U76/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[3][1]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[3][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.48       0.48 r
  U0_SYS_CTRL/U55/Y (INVX2M)                              0.12       0.60 f
  U0_SYS_CTRL/U42/Y (NOR2X2M)                             0.20       0.80 r
  U0_SYS_CTRL/U22/Y (NAND3X2M)                            0.13       0.93 f
  U0_SYS_CTRL/U13/Y (BUFX2M)                              0.20       1.13 f
  U0_SYS_CTRL/U64/Y (OAI22X1M)                            0.14       1.27 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.27 r
  U5/Y (BUFX2M)                                           0.62       1.89 r
  U0_RegFile/Address[1] (RegFile_DEPTH16_WIDTH8)          0.00       1.89 r
  U0_RegFile/U238/Y (INVX2M)                              0.14       2.03 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.24       2.26 r
  U0_RegFile/U24/Y (NAND2X2M)                             0.25       2.51 f
  U0_RegFile/U72/Y (OAI2BB2X1M)                           0.18       2.69 r
  U0_RegFile/REG_FILE_reg[2][4]/D (DFFRQX2M)              0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/REG_FILE_reg[2][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


1
