[    8.228699] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228732] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228764] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228797] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228839] RTW: hal_com_config_channel_plan chplan:0x20
[    8.312740] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.312754] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.312761] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.312768] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.312775] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.312782] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.312789] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.312795] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.312801] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.314013] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.334018] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.347364] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.362940] RTW: module init ret=0
[    8.991767] RTW: txpath=0x1, rxpath=0x1
[    8.991779] RTW: txpath_1ss:0x1, num:1
[    9.077643] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.763139] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   11.038854] RTW: start auth
[   11.043487] RTW: auth success, start assoc
[   11.048700] RTW: assoc success
[   11.048791] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.050352] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.050363] RTW: mac_id : 0
[   11.050369] RTW: wireless_mode : 0x0b
[   11.050374] RTW: mimo_type : 0
[   11.050380] RTW: static smps : N
[   11.050386] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.050392] RTW: rate_id : 3
[   11.050398] RTW: rssi : -1 (%), rssi_level : 0
[   11.050404] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.050410] RTW: disable_ra : N, disable_pt : N
[   11.050415] RTW: is_noisy : N
[   11.050420] RTW: txrx_state : 0
[   11.050426] RTW: curr_tx_rate : CCK_1M (L)
[   11.050432] RTW: curr_tx_bw : 20MHz
[   11.050438] RTW: curr_retry_ratio : 0
[   11.050443] RTW: ra_mask : 0x00000000000fffff
[   11.050443] 
[   11.054230] RTW: recv eapol packet 1/4
[   11.055396] RTW: send eapol packet 2/4
[   11.060731] RTW: recv eapol packet 3/4
[   11.061173] RTW: send eapol packet 4/4
[   11.062363] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.062659] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.857903] codec_codec_ctl: set repaly channel...
[   13.857941] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.857948] codec_codec_ctl: set sample rate...
[   13.858032] codec_codec_ctl: set device...
[   14.089195] codec_set_device: set device: speaker...
[   78.151304] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   78.153763] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   78.153782] *** PROBE: ISP device allocated successfully: 85f38000 ***
[   78.153798] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   78.153804] *** PROBE: ISP device mutex and spinlock initialized ***
[   78.153811] *** PROBE: Event callback structure initialized at 0x8114e680 (offset 0xc from isp_dev) ***
[   78.153821] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   78.153829] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   78.153835] *** PROBE: Platform data: c06b77e0 ***
[   78.153840] *** PROBE: Platform data validation passed ***
[   78.153846] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   78.153852] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   78.153857] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   78.153863] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   78.153869] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   78.174933] All ISP subdev platform drivers registered successfully
[   78.178514] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   78.178528] *** Registering platform device 0 from platform data ***
[   78.184889] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   78.184904] *** tx_isp_subdev_init: pdev=c06b74c8, sd=85217400, ops=c06b7ae0 ***
[   78.184910] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.184918] *** tx_isp_subdev_init: ops=c06b7ae0, ops->core=c06b7b14 ***
[   78.184924] *** tx_isp_subdev_init: ops->core->init=c066d1a8 ***
[   78.184930] *** tx_isp_subdev_init: Set sd->dev=c06b74d8, sd->pdev=c06b74c8 ***
[   78.184937] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   78.184943] tx_isp_module_init: Module initialized for isp-w01
[   78.184949] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.184955] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   78.184962] tx_isp_subdev_init: platform_get_resource returned c06b75b8 for device isp-w01
[   78.184970] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   78.184980] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   78.184986] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   78.184994] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b74c8, sd=85217400, ourISPdev=85f38000 ***
[   78.185001] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f38000 ***
[   78.185007] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   78.185012] *** DEBUG: About to check device name matches ***
[   78.185018] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   78.185025] *** LINKED CSI device: 85217400, regs: b0022000 ***
[   78.185032] *** CSI PROBE: Set dev_priv to csi_dev 85217400 AFTER subdev_init ***
[   78.185038] *** CSI PROBE: Set host_priv to csi_dev 85217400 AFTER subdev_init ***
[   78.185044] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   78.185050] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   78.185068] *** Platform device 0 (isp-w01) registered successfully ***
[   78.185075] *** Registering platform device 1 from platform data ***
[   78.187716] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   78.187730] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   78.187737] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   78.187743] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   78.187750] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   78.187756] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   78.187762] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   78.187767] *** VIC will operate in FULL mode with complete buffer operations ***
[   78.187773] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   78.187780] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   78.187786] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   78.187792] *** VIC PROBE: Stored vic_dev pointer 85e4a000 in subdev dev_priv ***
[   78.187798] *** VIC PROBE: Set host_priv to vic_dev 85e4a000 for Binary Ninja compatibility ***
[   78.187804] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   78.187812] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   78.187819] *** tx_isp_subdev_init: pdev=c06b75d8, sd=85e4a000, ops=c06b7a60 ***
[   78.187826] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.187832] *** tx_isp_subdev_init: ops=c06b7a60, ops->core=c06b7a7c ***
[   78.187838] *** tx_isp_subdev_init: ops->core->init=c0682c50 ***
[   78.187846] *** tx_isp_subdev_init: Set sd->dev=c06b75e8, sd->pdev=c06b75d8 ***
[   78.187852] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   78.187858] tx_isp_module_init: Module initialized for isp-w02
[   78.187864] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.187872] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   78.187899] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   78.187910] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06757c0, thread=c0668584, flags=0x80, name=isp-w02, dev_id=85f38000) ***
[   78.187918] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06757c0, thread=c0668584 ***
[   78.197520] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   78.197532] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   78.197538] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   78.197547] tx_isp_subdev_init: platform_get_resource returned c06b76d0 for device isp-w02
[   78.197555] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   78.197564] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   78.197570] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   78.197578] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b75d8, sd=85e4a000, ourISPdev=85f38000 ***
[   78.197586] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f38000 ***
[   78.197591] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   78.197596] *** DEBUG: About to check device name matches ***
[   78.197602] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   78.197608] *** DEBUG: Retrieved vic_dev from subdev data: 85e4a000 ***
[   78.197614] *** DEBUG: About to set ourISPdev->vic_dev = 85e4a000 ***
[   78.197620] *** DEBUG: ourISPdev before linking: 85f38000 ***
[   78.197626] *** DEBUG: ourISPdev->vic_dev set to: 85e4a000 ***
[   78.197632] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   78.197638] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   78.197644] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   78.197650] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   78.197656] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   78.197662] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   78.197668] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   78.197689] *** Platform device 1 (isp-w02) registered successfully ***
[   78.197696] *** Registering platform device 2 from platform data ***
[   78.198022] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   78.198058] *** tx_isp_subdev_init: pdev=c06b73f0, sd=84cdc000, ops=c06b8944 ***
[   78.198065] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.198072] *** tx_isp_subdev_init: ops=c06b8944, ops->core=c06b8964 ***
[   78.198078] *** tx_isp_subdev_init: ops->core->init=c068f214 ***
[   78.198085] *** tx_isp_subdev_init: Set sd->dev=c06b7400, sd->pdev=c06b73f0 ***
[   78.198092] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8944 ***
[   78.198099] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7ae0 ***
[   78.198105] tx_isp_module_init: Module initialized for isp-w00
[   78.198110] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.198119] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b73f0, sd=84cdc000, ourISPdev=85f38000 ***
[   78.198126] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85f38000 ***
[   78.198132] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   78.198137] *** DEBUG: About to check device name matches ***
[   78.198145] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   78.198152] *** VIN PROBE: Set dev_priv to vin_dev 84cdc000 AFTER subdev_init ***
[   78.198158] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   78.198177] *** Platform device 2 (isp-w00) registered successfully ***
[   78.198184] *** Registering platform device 3 from platform data ***
[   78.200718] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   78.200734] *** tx_isp_subdev_init: pdev=c06b72b0, sd=84cdba00, ops=c06b7b94 ***
[   78.200741] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.200748] *** tx_isp_subdev_init: ops=c06b7b94, ops->core=c06bea1c ***
[   78.200754] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   78.200760] *** tx_isp_subdev_init: Set sd->dev=c06b72c0, sd->pdev=c06b72b0 ***
[   78.200767] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7b94 ***
[   78.200774] *** tx_isp_subdev_init: ops->sensor=c06bea10, csi_subdev_ops=c06b7ae0 ***
[   78.200780] tx_isp_module_init: Module initialized for isp-fs
[   78.200786] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.200792] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   78.200799] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   78.200805] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   78.200812] *** FS PROBE: Set dev_priv to fs_dev 84cdba00 AFTER subdev_init ***
[   78.200819] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   78.200838] *** Platform device 3 (isp-fs) registered successfully ***
[   78.200844] *** Registering platform device 4 from platform data ***
[   78.203329] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   78.203343] *** tx_isp_create_core_device: Creating ISP core device ***
[   78.203353] *** tx_isp_create_core_device: Core device created successfully: 85e4a400 ***
[   78.203360] *** CORE PROBE: Set dev_priv to core_dev 85e4a400 ***
[   78.203366] *** CORE PROBE: Set host_priv to core_dev 85e4a400 - PREVENTS BadVA CRASH ***
[   78.203372] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   78.203380] *** tx_isp_subdev_init: pdev=c06b7190, sd=85e4a400, ops=c06b7898 ***
[   78.203386] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.203393] *** tx_isp_subdev_init: ops=c06b7898, ops->core=c06b78c4 ***
[   78.203399] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   78.203406] *** tx_isp_subdev_init: Set sd->dev=c06b71a0, sd->pdev=c06b7190 ***
[   78.203412] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   78.203418] tx_isp_module_init: Module initialized for isp-m0
[   78.203424] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.203432] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   78.203439] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   78.203449] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06757c0, thread=c0668584, flags=0x80, name=isp-m0, dev_id=85f38000) ***
[   78.203457] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06757c0, thread=c0668584 ***
[   78.205764] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   78.205776] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   78.205783] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   78.205792] tx_isp_subdev_init: platform_get_resource returned c06b7278 for device isp-m0
[   78.205800] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   78.205810] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   78.205816] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   78.205824] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7190, sd=85e4a400, ourISPdev=85f38000 ***
[   78.205832] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85f38000 ***
[   78.205838] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   78.205842] *** DEBUG: About to check device name matches ***
[   78.205849] *** DEBUG: CORE device name matched! Setting up Core device ***
[   78.205855] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   78.205863] *** tx_isp_link_core_device: Linking core device 85e4a400 to ISP device 85f38000 ***
[   78.205869] *** tx_isp_link_core_device: Core device linked successfully ***
[   78.205876] *** Core subdev already registered at slot 2: 85e4a400 ***
[   78.205882] *** LINKED CORE device: 85e4a400 ***
[   78.205886] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   78.205892] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   78.205899] *** tx_isp_core_device_init: Initializing core device: 85e4a400 ***
[   78.205910] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   78.205916] *** tx_isp_core_device_init: Core device initialized successfully ***
[   78.205921] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   78.205929] *** tx_isp_link_core_device: Linking core device 85e4a400 to ISP device 85f38000 ***
[   78.205934] *** tx_isp_link_core_device: Core device linked successfully ***
[   78.205941] *** Core subdev already registered at slot 2: 85e4a400 ***
[   78.205954] *** tx_isp_core_probe: Assigned frame_channels=85e4a800 to core_dev ***
[   78.205960] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   78.205966] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   78.205971] *** tx_isp_core_probe: Calling sensor_early_init ***
[   78.205976] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   78.205982] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   78.205988] *** tx_isp_core_probe: Core device setup complete ***
[   78.205994] ***   - Core device: 85e4a400 ***
[   78.205999] ***   - Channel count: 6 ***
[   78.206004] ***   - Linked to ISP device: 85f38000 ***
[   78.206010] *** tx_isp_core_probe: Initializing core tuning system ***
[   78.206016] isp_core_tuning_init: Initializing tuning data structure
[   78.206028] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   78.206034] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   78.206040] *** SAFE: mode_flag properly initialized using struct member access ***
[   78.206045] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   78.206050] *** tx_isp_core_probe: Set platform driver data ***
[   78.206056] *** tx_isp_core_probe: Set global core device reference ***
[   78.206061] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   78.206066] ***   - Core device: 85e4a400 ***
[   78.206072] ***   - Tuning device: 84d56000 ***
[   78.206077] *** tx_isp_core_probe: Creating frame channel devices ***
[   78.206083] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   78.207646] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   78.216161] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   78.218703] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   78.221516] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   78.221526] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   78.221532] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   78.221538] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   78.221544] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.221552] tisp_code_create_tuning_node: Allocated dynamic major 251
[   78.229829] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   78.229840] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   78.229846] *** tx_isp_core_probe: Core probe completed successfully ***
[   78.229866] *** Platform device 4 (isp-m0) registered successfully ***
[   78.229873] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   78.229896] *** Created /proc/jz/isp directory ***
[   78.229904] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   78.229913] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   78.229920] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   78.229927] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684ca0 ***
[   78.229934] *** PROC ENTRY FIX: Using ISP device 85f38000 instead of VIC device 85e4a000 for isp-w02 ***
[   78.229943] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   78.229950] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   78.229958] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   78.229968] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   78.229977] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   78.229982] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   78.229988] *** Misc device registration handled via main tx-isp device ***
[   78.229994] *** Misc device registration handled via main tx-isp device ***
[   78.229999] *** Misc device registration handled via main tx-isp device ***
[   78.230004] *** Misc device registration handled via main tx-isp device ***
[   78.230010] *** Misc device registration handled via main tx-isp device ***
[   78.230015] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   78.230024] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   78.230032] *** Frame channel 1 initialized: 640x360, state=2 ***
[   78.230038] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   78.230044] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85e4a000 ***
[   78.230050] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   78.230055] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   78.230062] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   78.230069] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   78.230074] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   78.230080] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   78.230086] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   78.230091] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   78.230096] *** PROBE: Binary Ninja reference implementation complete ***
[   78.232570] *** tx_isp_init: Platform device and driver registered successfully ***
[   79.894449] === gc2053 SENSOR MODULE INIT ===
[   79.897001] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[    0.000000] Initializing cgroup subsys cpu
[    0.000000] Initializing cgroup subsys cpuacct
[    0.000000] Linux version 3.10.14__isvp_swan_1.0__ (buildroot@buildroot) (buildroot-gcc-14.3.0) #1 PREEMPT Thu Aug 28 05:46:40 UTC 2025
[    0.000000] CPU0 RESET ERROR PC:801ADC80
[    0.000000] [<801adc80>] 0x801adc80
[    0.000000] CPU0 revision is: 00d00100 (Ingenic Xburst)
[    0.000000] FPU revision is: 00b70000
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] CCLK:1392MHz L2CLK:696Mhz H0CLK:200MHz H2CLK:200Mhz PCLK:100Mhz
[    0.000000] Determined physical RAM map:
[    0.000000]  memory: 0046a000 @ 00010000 (usable)
[    0.000000]  memory: 00036000 @ 0047a000 (usable after init)
[    0.000000] User-defined physical RAM map:
[    0.000000]  memory: 06300000 @ 00000000 (usable)
[    0.000000] Zone ranges:
[    0.000000]   Normal   [mem 0x00000000-0x062fffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x00000000-0x062fffff]
[    0.000000] On node 0 totalpages: 25344
[    0.000000] free_area_init_node: node 0, pgdat 80472c40, node_mem_map 81000000
[    0.000000]   Normal zone: 198 pages used for memmap
[    0.000000]   Normal zone: 0 pages reserved
[    0.000000]   Normal zone: 25344 pages, LIFO batch:7
[    0.000000] Primary instruction cache 32kB, 8-way, VIPT, linesize 32 bytes.
[    0.000000] Primary data cache 32kB, 8-way, VIPT, no aliases, linesize 32 bytes
[    0.000000] pls check processor_id[0x00d00100],sc_jz not support!
[    0.000000] MIPS secondary cache 128kB, 8-way, linesize 32 bytes.
[    0.000000] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
[    0.000000] pcpu-alloc: [0] 0 
[    0.000000] Built 1 zonelists in Zone order, mobility grouping off.  Total pages: 25146
[    0.000000] Kernel command line: mem=99M@0x0 rmem=29M@0x6300000 console=ttyS1,115200n8 panic=10 root=/dev/mtdblock4 rootfstype=squashfs init=/init mtdparts=jz_sfc:256k(boot),32k(env),224k(config),1504k(kernel),6304k(rootfs),-(rootfs_data),15872k@0x80000(upgrade),16384k@0(all)
[    0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[    0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[    0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Memory: 95008k/101376k available (3766k kernel code, 6368k reserved, 752k data, 216k init, 0k highmem)
[    0.000000] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] NR_IRQS:358
[    0.000000] clockevents_config_and_register success.
[    0.000012] Calibrating delay loop... 1391.00 BogoMIPS (lpj=6955008)
[    0.090038] pid_max: default: 32768 minimum: 301
[    0.090196] Mount-cache hash table entries: 512
[    0.090582] Initializing cgroup subsys debug
[    0.090600] Initializing cgroup subsys freezer
[    0.092106] devtmpfs: initialized
[    0.093570] regulator-dummy: no parameters
[    0.093833] NET: Registered protocol family 16
[    0.097231] set gpio strength: 32-2
[    0.097242] set gpio strength: 33-2
[    0.097248] set gpio strength: 34-2
[    0.097254] set gpio strength: 35-2
[    0.097260] set gpio strength: 36-2
[    0.097266] set gpio strength: 37-2
[    0.108147] bio: create slab <bio-0> at 0
[    0.113690] jz-dma jz-dma: JZ SoC DMA initialized
[    0.114829] usbcore: registered new interface driver usbfs
[    0.114990] usbcore: registered new interface driver hub
[    0.115191] usbcore: registered new device driver usb
[    0.115524]  (null): set:249  hold:250 dev=100000000 h=500 l=500
[    0.115851] media: Linux media interface: v0.10
[    0.115998] Linux video capture interface: v2.00
[    0.118014] cfg80211: Calling CRDA to update world regulatory domain
[    0.119098] Switching to clocksource jz_clocksource
[    0.121573] dwc2 otg probe start
[    0.121601] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121624] DWC IN OTG MODE
[    0.122389] dwc2 dwc2: Keep PHY ON
[    0.122400] dwc2 dwc2: Using Buffer DMA mode
[    0.122409] dwc2 dwc2: Core Release: 3.00a
[    0.122450] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122480] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123477] hub 1-0:1.0: USB hub found
[    0.123509] hub 1-0:1.0: 1 port detected
[    0.123612] dwc2 dwc2: DWC2 Host Initialized
[    0.123954] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123971] dwc2 otg probe success
[    0.124224] NET: Registered protocol family 2
[    0.124572] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124602] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124621] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124666] TCP: reno registered
[    0.124677] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124694] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124870] NET: Registered protocol family 1
[    0.125154] RPC: Registered named UNIX socket transport module.
[    0.125165] RPC: Registered udp transport module.
[    0.125170] RPC: Registered tcp transport module.
[    0.125175] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125726] freq_udelay_jiffys[0].max_num = 10
[    0.125734] cpufreq 	udelay 	loops_per_jiffy	
[    0.125740] 12000	 59956	 59956	
[    0.125746] 24000	 119913	 119913	
[    0.125752] 60000	 299784	 299784	
[    0.125757] 120000	 599569	 599569	
[    0.125762] 200000	 999282	 999282	
[    0.125768] 300000	 1498924	 1498924	
[    0.125773] 600000	 2997848	 2997848	
[    0.125779] 792000	 3957159	 3957159	
[    0.125784] 1008000	 5036385	 5036385	
[    0.125790] 1200000	 5995696	 5995696	
[    0.136518] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137724] jffs2: version 2.2. Â© 2001-2006 Red Hat, Inc.
[    0.138296] msgmni has been set to 185
[    0.139686] io scheduler noop registered
[    0.139720] io scheduler cfq registered (default)
[    0.146346] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224876] dwc2 dwc2: ID PIN CHANGED!
[    0.641768] console [ttyS1] enabled
[    0.646051] logger: created 256K log 'log_main'
[    0.652570] jz TCU driver register completed
[    0.657872] the id code = b4018, the flash name is XT25F128B
[    0.663794] JZ SFC Controller for SFC channel 0 driver register
[    0.669945] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676046] Creating 8 MTD partitions on "jz_sfc":
[    0.681139] 0x000000000000-0x000000040000 : "boot"
[    0.687095] 0x000000040000-0x000000048000 : "env"
[    0.693043] 0x000000048000-0x000000080000 : "config"
[    0.699241] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705407] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711735] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718307] 0x000000080000-0x000001000000 : "upgrade"
[    0.724669] 0x000000000000-0x000001000000 : "all"
[    0.730661] SPI NOR MTD LOAD OK
[    0.734231] usbcore: registered new interface driver asix
[    0.740088] usbcore: registered new interface driver cdc_ether
[    0.746298] usbcore: registered new interface driver cdc_ncm
[    0.752252] i2c /dev entries driver
[    0.756711] jz-wdt: watchdog initialized
[    0.761443] TCP: cubic registered
[    0.765863] NET: Registered protocol family 10
[    0.771257] NET: Registered protocol family 17
[    0.777038] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787923] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798291] devtmpfs: mounted
[    0.801755] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.206593] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    2.078430] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    6.604272] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    6.606812] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    6.606869] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    6.609517] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.726414] exFAT: Version 1.2.9
[    6.767381] usbcore: registered new interface driver usbserial
[    6.787258] usbcore: registered new interface driver ch341
[    6.789831] usbserial: USB Serial support registered for ch341-uart
[    6.804304] usbcore: registered new interface driver cp210x
[    6.806701] usbserial: USB Serial support registered for cp210x
[    6.832268] request spk en gpio 63 ok!
[    6.832279] jz_codec_register: probe() successful!
[    6.832354] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.832364] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.832380] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.832388] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    7.239344] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48d8000)
[    7.239634] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a488d000)
[    7.239952] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48bd000)
[    7.269720] @@@@ avpu driver ok(version H20220825a) @@@@@
[    7.306930] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    7.309364] Additional GPIO keys device registered with 1 buttons
[    7.319412] The version of PWM driver is H20210412a
[    7.330203] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.808369] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.921571] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.980025] mmc1: new SDIO card at address 0001
[    8.198133] RTW: module init start
[    8.198147] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    8.198154] RTW: build time: Aug 28 2025 05:46:40
[    8.198378] RTW: == SDIO Card Info ==
[    8.198388] RTW:   card: 84299c00
[    8.198394] RTW:   clock: 24000000 Hz
[    8.198399] RTW:   timing spec: legacy
[    8.198406] RTW:   sd3_bus_mode: FALSE
[    8.198412] RTW:   func num: 1
[    8.198418] RTW:   func1: 848f8300 (*)
[    8.198423] RTW: ================
[    8.227776] RTW: HW EFUSE
[    8.227789] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    8.227822] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.227854] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227887] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227920] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227952] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227985] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228018] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228050] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228083] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228116] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228148] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.228180] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.228213] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.228245] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.228277] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.228309] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.228340] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.228372] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228405] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228438] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228470] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228503] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228536] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228568] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228601] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228634] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228666] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228699] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228732] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228764] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228797] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228839] RTW: hal_com_config_channel_plan chplan:0x20
[    8.312740] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.312754] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.312761] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.312768] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.312775] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.312782] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.312789] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.312795] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.312801] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.314013] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.334018] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.347364] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.362940] RTW: module init ret=0
[    8.991767] RTW: txpath=0x1, rxpath=0x1
[    8.991779] RTW: txpath_1ss:0x1, num:1
[    9.077643] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.763139] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   11.038854] RTW: start auth
[   11.043487] RTW: auth success, start assoc
[   11.048700] RTW: assoc success
[   11.048791] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.050352] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.050363] RTW: mac_id : 0
[   11.050369] RTW: wireless_mode : 0x0b
[   11.050374] RTW: mimo_type : 0
[   11.050380] RTW: static smps : N
[   11.050386] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.050392] RTW: rate_id : 3
[   11.050398] RTW: rssi : -1 (%), rssi_level : 0
[   11.050404] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.050410] RTW: disable_ra : N, disable_pt : N
[   11.050415] RTW: is_noisy : N
[   11.050420] RTW: txrx_state : 0
[   11.050426] RTW: curr_tx_rate : CCK_1M (L)
[   11.050432] RTW: curr_tx_bw : 20MHz
[   11.050438] RTW: curr_retry_ratio : 0
[   11.050443] RTW: ra_mask : 0x00000000000fffff
[   11.050443] 
[   11.054230] RTW: recv eapol packet 1/4
[   11.055396] RTW: send eapol packet 2/4
[   11.060731] RTW: recv eapol packet 3/4
[   11.061173] RTW: send eapol packet 4/4
[   11.062363] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.062659] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.857903] codec_codec_ctl: set repaly channel...
[   13.857941] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.857948] codec_codec_ctl: set sample rate...
[   13.858032] codec_codec_ctl: set device...
[   14.089195] codec_set_device: set device: speaker...
[   78.151304] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   78.153763] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   78.153782] *** PROBE: ISP device allocated successfully: 85f38000 ***
[   78.153798] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   78.153804] *** PROBE: ISP device mutex and spinlock initialized ***
[   78.153811] *** PROBE: Event callback structure initialized at 0x8114e680 (offset 0xc from isp_dev) ***
[   78.153821] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   78.153829] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   78.153835] *** PROBE: Platform data: c06b77e0 ***
[   78.153840] *** PROBE: Platform data validation passed ***
[   78.153846] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   78.153852] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   78.153857] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   78.153863] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   78.153869] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   78.174933] All ISP subdev platform drivers registered successfully
[   78.178514] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   78.178528] *** Registering platform device 0 from platform data ***
[   78.184889] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   78.184904] *** tx_isp_subdev_init: pdev=c06b74c8, sd=85217400, ops=c06b7ae0 ***
[   78.184910] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.184918] *** tx_isp_subdev_init: ops=c06b7ae0, ops->core=c06b7b14 ***
[   78.184924] *** tx_isp_subdev_init: ops->core->init=c066d1a8 ***
[   78.184930] *** tx_isp_subdev_init: Set sd->dev=c06b74d8, sd->pdev=c06b74c8 ***
[   78.184937] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   78.184943] tx_isp_module_init: Module initialized for isp-w01
[   78.184949] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.184955] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   78.184962] tx_isp_subdev_init: platform_get_resource returned c06b75b8 for device isp-w01
[   78.184970] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   78.184980] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   78.184986] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   78.184994] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b74c8, sd=85217400, ourISPdev=85f38000 ***
[   78.185001] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f38000 ***
[   78.185007] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   78.185012] *** DEBUG: About to check device name matches ***
[   78.185018] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   78.185025] *** LINKED CSI device: 85217400, regs: b0022000 ***
[   78.185032] *** CSI PROBE: Set dev_priv to csi_dev 85217400 AFTER subdev_init ***
[   78.185038] *** CSI PROBE: Set host_priv to csi_dev 85217400 AFTER subdev_init ***
[   78.185044] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   78.185050] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   78.185068] *** Platform device 0 (isp-w01) registered successfully ***
[   78.185075] *** Registering platform device 1 from platform data ***
[   78.187716] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   78.187730] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   78.187737] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   78.187743] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   78.187750] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   78.187756] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   78.187762] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   78.187767] *** VIC will operate in FULL mode with complete buffer operations ***
[   78.187773] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   78.187780] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   78.187786] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   78.187792] *** VIC PROBE: Stored vic_dev pointer 85e4a000 in subdev dev_priv ***
[   78.187798] *** VIC PROBE: Set host_priv to vic_dev 85e4a000 for Binary Ninja compatibility ***
[   78.187804] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   78.187812] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   78.187819] *** tx_isp_subdev_init: pdev=c06b75d8, sd=85e4a000, ops=c06b7a60 ***
[   78.187826] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.187832] *** tx_isp_subdev_init: ops=c06b7a60, ops->core=c06b7a7c ***
[   78.187838] *** tx_isp_subdev_init: ops->core->init=c0682c50 ***
[   78.187846] *** tx_isp_subdev_init: Set sd->dev=c06b75e8, sd->pdev=c06b75d8 ***
[   78.187852] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   78.187858] tx_isp_module_init: Module initialized for isp-w02
[   78.187864] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.187872] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   78.187899] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   78.187910] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06757c0, thread=c0668584, flags=0x80, name=isp-w02, dev_id=85f38000) ***
[   78.187918] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06757c0, thread=c0668584 ***
[   78.197520] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   78.197532] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   78.197538] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   78.197547] tx_isp_subdev_init: platform_get_resource returned c06b76d0 for device isp-w02
[   78.197555] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   78.197564] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   78.197570] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   78.197578] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b75d8, sd=85e4a000, ourISPdev=85f38000 ***
[   78.197586] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f38000 ***
[   78.197591] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   78.197596] *** DEBUG: About to check device name matches ***
[   78.197602] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   78.197608] *** DEBUG: Retrieved vic_dev from subdev data: 85e4a000 ***
[   78.197614] *** DEBUG: About to set ourISPdev->vic_dev = 85e4a000 ***
[   78.197620] *** DEBUG: ourISPdev before linking: 85f38000 ***
[   78.197626] *** DEBUG: ourISPdev->vic_dev set to: 85e4a000 ***
[   78.197632] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   78.197638] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   78.197644] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   78.197650] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   78.197656] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   78.197662] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   78.197668] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   78.197689] *** Platform device 1 (isp-w02) registered successfully ***
[   78.197696] *** Registering platform device 2 from platform data ***
[   78.198022] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   78.198058] *** tx_isp_subdev_init: pdev=c06b73f0, sd=84cdc000, ops=c06b8944 ***
[   78.198065] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.198072] *** tx_isp_subdev_init: ops=c06b8944, ops->core=c06b8964 ***
[   78.198078] *** tx_isp_subdev_init: ops->core->init=c068f214 ***
[   78.198085] *** tx_isp_subdev_init: Set sd->dev=c06b7400, sd->pdev=c06b73f0 ***
[   78.198092] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8944 ***
[   78.198099] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7ae0 ***
[   78.198105] tx_isp_module_init: Module initialized for isp-w00
[   78.198110] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.198119] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b73f0, sd=84cdc000, ourISPdev=85f38000 ***
[   78.198126] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85f38000 ***
[   78.198132] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   78.198137] *** DEBUG: About to check device name matches ***
[   78.198145] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   78.198152] *** VIN PROBE: Set dev_priv to vin_dev 84cdc000 AFTER subdev_init ***
[   78.198158] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   78.198177] *** Platform device 2 (isp-w00) registered successfully ***
[   78.198184] *** Registering platform device 3 from platform data ***
[   78.200718] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   78.200734] *** tx_isp_subdev_init: pdev=c06b72b0, sd=84cdba00, ops=c06b7b94 ***
[   78.200741] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.200748] *** tx_isp_subdev_init: ops=c06b7b94, ops->core=c06bea1c ***
[   78.200754] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   78.200760] *** tx_isp_subdev_init: Set sd->dev=c06b72c0, sd->pdev=c06b72b0 ***
[   78.200767] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7b94 ***
[   78.200774] *** tx_isp_subdev_init: ops->sensor=c06bea10, csi_subdev_ops=c06b7ae0 ***
[   78.200780] tx_isp_module_init: Module initialized for isp-fs
[   78.200786] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.200792] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   78.200799] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   78.200805] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   78.200812] *** FS PROBE: Set dev_priv to fs_dev 84cdba00 AFTER subdev_init ***
[   78.200819] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   78.200838] *** Platform device 3 (isp-fs) registered successfully ***
[   78.200844] *** Registering platform device 4 from platform data ***
[   78.203329] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   78.203343] *** tx_isp_create_core_device: Creating ISP core device ***
[   78.203353] *** tx_isp_create_core_device: Core device created successfully: 85e4a400 ***
[   78.203360] *** CORE PROBE: Set dev_priv to core_dev 85e4a400 ***
[   78.203366] *** CORE PROBE: Set host_priv to core_dev 85e4a400 - PREVENTS BadVA CRASH ***
[   78.203372] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   78.203380] *** tx_isp_subdev_init: pdev=c06b7190, sd=85e4a400, ops=c06b7898 ***
[   78.203386] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   78.203393] *** tx_isp_subdev_init: ops=c06b7898, ops->core=c06b78c4 ***
[   78.203399] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   78.203406] *** tx_isp_subdev_init: Set sd->dev=c06b71a0, sd->pdev=c06b7190 ***
[   78.203412] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   78.203418] tx_isp_module_init: Module initialized for isp-m0
[   78.203424] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.203432] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   78.203439] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   78.203449] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06757c0, thread=c0668584, flags=0x80, name=isp-m0, dev_id=85f38000) ***
[   78.203457] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06757c0, thread=c0668584 ***
[   78.205764] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   78.205776] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   78.205783] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   78.205792] tx_isp_subdev_init: platform_get_resource returned c06b7278 for device isp-m0
[   78.205800] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   78.205810] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   78.205816] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   78.205824] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7190, sd=85e4a400, ourISPdev=85f38000 ***
[   78.205832] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85f38000 ***
[   78.205838] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   78.205842] *** DEBUG: About to check device name matches ***
[   78.205849] *** DEBUG: CORE device name matched! Setting up Core device ***
[   78.205855] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   78.205863] *** tx_isp_link_core_device: Linking core device 85e4a400 to ISP device 85f38000 ***
[   78.205869] *** tx_isp_link_core_device: Core device linked successfully ***
[   78.205876] *** Core subdev already registered at slot 2: 85e4a400 ***
[   78.205882] *** LINKED CORE device: 85e4a400 ***
[   78.205886] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   78.205892] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   78.205899] *** tx_isp_core_device_init: Initializing core device: 85e4a400 ***
[   78.205910] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   78.205916] *** tx_isp_core_device_init: Core device initialized successfully ***
[   78.205921] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   78.205929] *** tx_isp_link_core_device: Linking core device 85e4a400 to ISP device 85f38000 ***
[   78.205934] *** tx_isp_link_core_device: Core device linked successfully ***
[   78.205941] *** Core subdev already registered at slot 2: 85e4a400 ***
[   78.205954] *** tx_isp_core_probe: Assigned frame_channels=85e4a800 to core_dev ***
[   78.205960] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   78.205966] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   78.205971] *** tx_isp_core_probe: Calling sensor_early_init ***
[   78.205976] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   78.205982] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   78.205988] *** tx_isp_core_probe: Core device setup complete ***
[   78.205994] ***   - Core device: 85e4a400 ***
[   78.205999] ***   - Channel count: 6 ***
[   78.206004] ***   - Linked to ISP device: 85f38000 ***
[   78.206010] *** tx_isp_core_probe: Initializing core tuning system ***
[   78.206016] isp_core_tuning_init: Initializing tuning data structure
[   78.206028] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   78.206034] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   78.206040] *** SAFE: mode_flag properly initialized using struct member access ***
[   78.206045] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   78.206050] *** tx_isp_core_probe: Set platform driver data ***
[   78.206056] *** tx_isp_core_probe: Set global core device reference ***
[   78.206061] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   78.206066] ***   - Core device: 85e4a400 ***
[   78.206072] ***   - Tuning device: 84d56000 ***
[   78.206077] *** tx_isp_core_probe: Creating frame channel devices ***
[   78.206083] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   78.207646] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   78.216161] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   78.218703] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   78.221516] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   78.221526] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   78.221532] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   78.221538] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   78.221544] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.221552] tisp_code_create_tuning_node: Allocated dynamic major 251
[   78.229829] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   78.229840] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   78.229846] *** tx_isp_core_probe: Core probe completed successfully ***
[   78.229866] *** Platform device 4 (isp-m0) registered successfully ***
[   78.229873] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   78.229896] *** Created /proc/jz/isp directory ***
[   78.229904] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   78.229913] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   78.229920] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   78.229927] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684ca0 ***
[   78.229934] *** PROC ENTRY FIX: Using ISP device 85f38000 instead of VIC device 85e4a000 for isp-w02 ***
[   78.229943] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   78.229950] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   78.229958] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   78.229968] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   78.229977] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   78.229982] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   78.229988] *** Misc device registration handled via main tx-isp device ***
[   78.229994] *** Misc device registration handled via main tx-isp device ***
[   78.229999] *** Misc device registration handled via main tx-isp device ***
[   78.230004] *** Misc device registration handled via main tx-isp device ***
[   78.230010] *** Misc device registration handled via main tx-isp device ***
[   78.230015] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   78.230024] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   78.230032] *** Frame channel 1 initialized: 640x360, state=2 ***
[   78.230038] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   78.230044] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85e4a000 ***
[   78.230050] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   78.230055] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   78.230062] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   78.230069] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   78.230074] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   78.230080] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   78.230086] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   78.230091] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   78.230096] *** PROBE: Binary Ninja reference implementation complete ***
[   78.232570] *** tx_isp_init: Platform device and driver registered successfully ***
[   79.894449] === gc2053 SENSOR MODULE INIT ===
[   79.897001] gc2053 I2C driver registered, waiting for device creation by ISP
[   82.523109] ISP opened successfully
[   82.523470] ISP IOCTL: cmd=0x805056c1 arg=0x77c52d60
[   82.523484] subdev_sensor_ops_ioctl: cmd=0x2000000
[   82.523490] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   82.523497] *** Creating I2C sensor device on adapter 0 ***
[   82.523505] *** Creating I2C device: gc2053 at 0x37 ***
[   82.523511] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   82.523518] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   82.523524] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   82.530084] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   82.537077] === GC2053 SENSOR PROBE START ===
[   82.537094] sensor_probe: client=85499d00, addr=0x37, adapter=84074c10 (i2c0)
[   82.537100] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   82.537106] Requesting reset GPIO 18
[   82.537114] GPIO reset sequence: HIGH -> LOW -> HIGH
[   82.757333] GPIO reset sequence completed successfully
[   82.757346] === GPIO INITIALIZATION COMPLETE ===
[   82.757357] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   82.757371] sensor_probe: data_interface=1, sensor_max_fps=30
[   82.757377] sensor_probe: MIPI 30fps
[   82.757384] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   82.757392] *** tx_isp_subdev_init: pdev=c06e1168, sd=85c01400, ops=c06e1248 ***
[   82.757398] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   82.757405] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   82.757411] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   82.757418] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   82.757425] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   82.757431] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   82.757438] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85c01400 ***
[   82.757445] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   82.757450] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   82.757457] tx_isp_module_init: Module initialized for (null)
[   82.757462] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   82.757471] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85c01400, ourISPdev=85f38000 ***
[   82.757477] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85f38000 ***
[   82.757483] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   82.757489] *** DEBUG: About to check device name matches ***
[   82.757495] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   82.757502] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   82.757509] *** SENSOR subdev: 85c01400, ops: c06e1248 ***
[   82.757515] *** SENSOR ops->sensor: c06e125c ***
[   82.757520] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   82.757525] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   82.757600] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   82.757608] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   82.757615] sensor_probe: I2C client association complete
[   82.757623]   sd=85c01400, client=85499d00, addr=0x37, adapter=i2c0
[   82.757628] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   82.757637] sensor_read: reg=0xf0, client=85499d00, adapter=i2c0, addr=0x37
[   82.758047] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   82.758055] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   82.758060] *** SUCCESS: I2C communication working after GPIO reset! ***
[   82.758069] sensor_read: reg=0xf1, client=85499d00, adapter=i2c0, addr=0x37
[   82.758557] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   82.758565] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   82.758570] === I2C COMMUNICATION TEST COMPLETE ===
[   82.758577] Registering gc2053 with ISP framework (sd=85c01400, sensor=85c01400)
[   82.758583] gc2053 registered with ISP framework successfully
[   82.758603] *** MIPS-SAFE: I2C device created successfully at 0x85499d00 ***
[   82.758611] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   82.758617] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   82.758624] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   82.758631] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   82.758667] ISP IOCTL: cmd=0xc050561a arg=0x7fa12528
[   82.758674] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   82.758681] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   82.758689] ISP IOCTL: cmd=0xc050561a arg=0x7fa12528
[   82.758695] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   82.758701] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   82.758709] ISP IOCTL: cmd=0xc0045627 arg=0x7fa12580
[   82.758719] ISP IOCTL: cmd=0x800856d5 arg=0x7fa12578
[   82.758725] TX_ISP_GET_BUF: IOCTL handler called
[   82.758732] TX_ISP_GET_BUF: core_dev=85e4a400, isp_dev=85f38000
[   82.758739] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   82.758745] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   82.840485] ISP IOCTL: cmd=0x800856d4 arg=0x7fa12578
[   82.840499] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   82.840733] ISP IOCTL: cmd=0x40045626 arg=0x7fa12590
[   82.840746] subdev_sensor_ops_ioctl: cmd=0x2000003
[   82.840752] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   82.840759] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   82.840765] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   82.840774] ISP IOCTL: cmd=0x80045612 arg=0x0
[   82.840781] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   82.840786] === ISP Subdevice Array Status ===
[   82.840794]   [0]: isp-w01 (sd=85217400)
[   82.840801]   [1]: isp-w02 (sd=85e4a000)
[   82.840808]   [2]: isp-m0 (sd=85e4a400)
[   82.840815]   [3]: gc2053 (sd=85c01400)
[   82.840819]   [4]: (empty)
[   82.840826]   [5]: gc2053 (sd=85c01400)
[   82.840831]   [6]: (empty)
[   82.840836]   [7]: (empty)
[   82.840841]   [8]: (empty)
[   82.840846]   [9]: (empty)
[   82.840851]   [10]: (empty)
[   82.840856]   [11]: (empty)
[   82.840861]   [12]: (empty)
[   82.840866]   [13]: (empty)
[   82.840871]   [14]: (empty)
[   82.840877]   [15]: (empty)
[   82.840881] === End Subdevice Array ===
[   82.840886] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   82.840892] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   82.840898] *** ispcore_activate_module: Fixed for our struct layouts ***
[   82.840903] *** VIC device in state 1, proceeding with activation ***
[   82.840910] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   82.840915] *** SUBDEVICE VALIDATION SECTION ***
[   82.840920] VIC device state set to 2 (activated)
[   82.840925] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   82.840930] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   82.840935] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   82.840941] *** SUBDEVICE INITIALIZATION LOOP ***
[   82.840946] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   82.840953] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   82.840960] *** SENSOR_INIT: gc2053 enable=1 ***
[   82.840969] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   82.840975] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   82.840985] sensor_write: reg=0xfe val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.841310] sensor_write: reg=0xfe val=0x80 SUCCESS
[   82.841318] sensor_write_array: reg[1] 0xfe=0x80 OK
[   82.841327] sensor_write: reg=0xfe val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.841646] sensor_write: reg=0xfe val=0x80 SUCCESS
[   82.841654] sensor_write_array: reg[2] 0xfe=0x80 OK
[   82.841662] sensor_write: reg=0xfe val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.841974] sensor_write: reg=0xfe val=0x80 SUCCESS
[   82.841981] sensor_write_array: reg[3] 0xfe=0x80 OK
[   82.841989] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.842303] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.842309] sensor_write_array: reg[4] 0xfe=0x00 OK
[   82.842318] sensor_write: reg=0xf2 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.842631] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   82.842637] sensor_write_array: reg[5] 0xf2=0x00 OK
[   82.842646] sensor_write: reg=0xf3 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.842959] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   82.842966] sensor_write_array: reg[6] 0xf3=0x00 OK
[   82.842975] sensor_write: reg=0xf4 val=0x36, client=85499d00, adapter=i2c0, addr=0x37
[   82.843287] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   82.843294] sensor_write_array: reg[7] 0xf4=0x36 OK
[   82.843303] sensor_write: reg=0xf5 val=0xc0, client=85499d00, adapter=i2c0, addr=0x37
[   82.843616] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   82.843623] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   82.843631] sensor_write: reg=0xf6 val=0x44, client=85499d00, adapter=i2c0, addr=0x37
[   82.843944] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   82.843951] sensor_write_array: reg[9] 0xf6=0x44 OK
[   82.843959] sensor_write: reg=0xf7 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.844272] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   82.844279] sensor_write_array: reg[10] 0xf7=0x01 OK
[   82.844287] sensor_write: reg=0xf8 val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.844601] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   82.844609] sensor_write: reg=0xf9 val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.844922] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   82.844930] sensor_write: reg=0xfc val=0x8e, client=85499d00, adapter=i2c0, addr=0x37
[   82.845248] sensor_write: reg=0xfc val=0x8e SUCCESS
[   82.845257] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.845569] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.845578] sensor_write: reg=0x87 val=0x18, client=85499d00, adapter=i2c0, addr=0x37
[   82.848361] sensor_write: reg=0x87 val=0x18 SUCCESS
[   82.848377] sensor_write: reg=0xee val=0x30, client=85499d00, adapter=i2c0, addr=0x37
[   82.848696] sensor_write: reg=0xee val=0x30 SUCCESS
[   82.848705] sensor_write: reg=0xd0 val=0xb7, client=85499d00, adapter=i2c0, addr=0x37
[   82.849021] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   82.849030] sensor_write: reg=0x03 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.849342] sensor_write: reg=0x03 val=0x04 SUCCESS
[   82.849350] sensor_write: reg=0x04 val=0x60, client=85499d00, adapter=i2c0, addr=0x37
[   82.849663] sensor_write: reg=0x04 val=0x60 SUCCESS
[   82.849672] sensor_write: reg=0x05 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.849985] sensor_write: reg=0x05 val=0x04 SUCCESS
[   82.849993] sensor_write: reg=0x06 val=0x4c, client=85499d00, adapter=i2c0, addr=0x37
[   82.850307] sensor_write: reg=0x06 val=0x4c SUCCESS
[   82.850315] sensor_write: reg=0x07 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.850627] sensor_write: reg=0x07 val=0x00 SUCCESS
[   82.850636] sensor_write: reg=0x08 val=0x11, client=85499d00, adapter=i2c0, addr=0x37
[   82.853623] sensor_write: reg=0x08 val=0x11 SUCCESS
[   82.853638] sensor_write: reg=0x09 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.853957] sensor_write: reg=0x09 val=0x00 SUCCESS
[   82.853966] sensor_write: reg=0x0a val=0x02, client=85499d00, adapter=i2c0, addr=0x37
[   82.854285] sensor_write: reg=0x0a val=0x02 SUCCESS
[   82.854294] sensor_write: reg=0x0b val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.854608] sensor_write: reg=0x0b val=0x00 SUCCESS
[   82.854617] sensor_write: reg=0x0c val=0x02, client=85499d00, adapter=i2c0, addr=0x37
[   82.854930] sensor_write: reg=0x0c val=0x02 SUCCESS
[   82.854939] sensor_write: reg=0x0d val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.855251] sensor_write: reg=0x0d val=0x04 SUCCESS
[   82.855260] sensor_write: reg=0x0e val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.855573] sensor_write: reg=0x0e val=0x40 SUCCESS
[   82.855581] sensor_write: reg=0x12 val=0xe2, client=85499d00, adapter=i2c0, addr=0x37
[   82.855895] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   82.855903] sensor_write: reg=0x13 val=0x16, client=85499d00, adapter=i2c0, addr=0x37
[   82.856523] sensor_write: reg=0x13 val=0x16 SUCCESS
[   82.856539] sensor_write: reg=0x19 val=0x0a, client=85499d00, adapter=i2c0, addr=0x37
[   82.856855] sensor_write: reg=0x19 val=0x0a SUCCESS
[   82.856863] sensor_write: reg=0x21 val=0x1c, client=85499d00, adapter=i2c0, addr=0x37
[   82.857175] sensor_write: reg=0x21 val=0x1c SUCCESS
[   82.857183] sensor_write: reg=0x28 val=0x0a, client=85499d00, adapter=i2c0, addr=0x37
[   82.858527] sensor_write: reg=0x28 val=0x0a SUCCESS
[   82.858541] sensor_write: reg=0x29 val=0x24, client=85499d00, adapter=i2c0, addr=0x37
[   82.860475] sensor_write: reg=0x29 val=0x24 SUCCESS
[   82.860855] sensor_write: reg=0x2b val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.861177] sensor_write: reg=0x2b val=0x04 SUCCESS
[   82.861187] sensor_write: reg=0x32 val=0xf8, client=85499d00, adapter=i2c0, addr=0x37
[   82.861503] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   82.861512] sensor_write: reg=0x37 val=0x03, client=85499d00, adapter=i2c0, addr=0x37
[   82.861825] sensor_write: reg=0x37 val=0x03 SUCCESS
[   82.861834] sensor_write: reg=0x39 val=0x15, client=85499d00, adapter=i2c0, addr=0x37
[   82.867346] sensor_write: reg=0x39 val=0x15 SUCCESS
[   82.867362] sensor_write: reg=0x43 val=0x07, client=85499d00, adapter=i2c0, addr=0x37
[   82.867679] sensor_write: reg=0x43 val=0x07 SUCCESS
[   82.867687] sensor_write: reg=0x44 val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.868005] sensor_write: reg=0x44 val=0x40 SUCCESS
[   82.868014] sensor_write: reg=0x46 val=0x0b, client=85499d00, adapter=i2c0, addr=0x37
[   82.868328] sensor_write: reg=0x46 val=0x0b SUCCESS
[   82.868337] sensor_write: reg=0x4b val=0x20, client=85499d00, adapter=i2c0, addr=0x37
[   82.868704] sensor_write: reg=0x4b val=0x20 SUCCESS
[   82.868714] sensor_write: reg=0x4e val=0x08, client=85499d00, adapter=i2c0, addr=0x37
[   82.869026] sensor_write: reg=0x4e val=0x08 SUCCESS
[   82.869035] sensor_write: reg=0x55 val=0x20, client=85499d00, adapter=i2c0, addr=0x37
[   82.869349] sensor_write: reg=0x55 val=0x20 SUCCESS
[   82.869358] sensor_write: reg=0x66 val=0x05, client=85499d00, adapter=i2c0, addr=0x37
[   82.869671] sensor_write: reg=0x66 val=0x05 SUCCESS
[   82.869679] sensor_write: reg=0x67 val=0x05, client=85499d00, adapter=i2c0, addr=0x37
[   82.869993] sensor_write: reg=0x67 val=0x05 SUCCESS
[   82.870001] sensor_write: reg=0x77 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.870314] sensor_write: reg=0x77 val=0x01 SUCCESS
[   82.870322] sensor_write: reg=0x78 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.870635] sensor_write: reg=0x78 val=0x00 SUCCESS
[   82.870643] sensor_write: reg=0x7c val=0x93, client=85499d00, adapter=i2c0, addr=0x37
[   82.870957] sensor_write: reg=0x7c val=0x93 SUCCESS
[   82.870964] sensor_write_array: reg[50] 0x7c=0x93 OK
[   82.870972] sensor_write: reg=0x8c val=0x12, client=85499d00, adapter=i2c0, addr=0x37
[   82.871285] sensor_write: reg=0x8c val=0x12 SUCCESS
[   82.871294] sensor_write: reg=0x8d val=0x92, client=85499d00, adapter=i2c0, addr=0x37
[   82.871607] sensor_write: reg=0x8d val=0x92 SUCCESS
[   82.871615] sensor_write: reg=0x90 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.871928] sensor_write: reg=0x90 val=0x00 SUCCESS
[   82.871937] sensor_write: reg=0x41 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.872249] sensor_write: reg=0x41 val=0x04 SUCCESS
[   82.872258] sensor_write: reg=0x42 val=0x9d, client=85499d00, adapter=i2c0, addr=0x37
[   82.877342] sensor_write: reg=0x42 val=0x9d SUCCESS
[   82.877357] sensor_write: reg=0x9d val=0x10, client=85499d00, adapter=i2c0, addr=0x37
[   82.877677] sensor_write: reg=0x9d val=0x10 SUCCESS
[   82.877686] sensor_write: reg=0xce val=0x7c, client=85499d00, adapter=i2c0, addr=0x37
[   82.878004] sensor_write: reg=0xce val=0x7c SUCCESS
[   82.878013] sensor_write: reg=0xd2 val=0x41, client=85499d00, adapter=i2c0, addr=0x37
[   82.878327] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   82.878335] sensor_write: reg=0xd3 val=0xdc, client=85499d00, adapter=i2c0, addr=0x37
[   82.878705] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   82.878715] sensor_write: reg=0xe6 val=0x50, client=85499d00, adapter=i2c0, addr=0x37
[   82.879027] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   82.879036] sensor_write: reg=0xb6 val=0xc0, client=85499d00, adapter=i2c0, addr=0x37
[   82.879356] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   82.879365] sensor_write: reg=0xb0 val=0x70, client=85499d00, adapter=i2c0, addr=0x37
[   82.879679] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   82.879687] sensor_write: reg=0xb1 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.880001] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   82.880009] sensor_write: reg=0xb2 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.880322] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   82.880331] sensor_write: reg=0xb3 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.880643] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   82.880651] sensor_write: reg=0xb4 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.880965] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   82.880973] sensor_write: reg=0xb8 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.881286] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   82.881294] sensor_write: reg=0xb9 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.881607] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   82.881615] sensor_write: reg=0x26 val=0x30, client=85499d00, adapter=i2c0, addr=0x37
[   82.881929] sensor_write: reg=0x26 val=0x30 SUCCESS
[   82.881937] sensor_write: reg=0xfe val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.887327] sensor_write: reg=0xfe val=0x01 SUCCESS
[   82.887342] sensor_write: reg=0x40 val=0x23, client=85499d00, adapter=i2c0, addr=0x37
[   82.887659] sensor_write: reg=0x40 val=0x23 SUCCESS
[   82.887669] sensor_write: reg=0x55 val=0x07, client=85499d00, adapter=i2c0, addr=0x37
[   82.887987] sensor_write: reg=0x55 val=0x07 SUCCESS
[   82.887996] sensor_write: reg=0x60 val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.888308] sensor_write: reg=0x60 val=0x40 SUCCESS
[   82.888316] sensor_write: reg=0xfe val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.888630] sensor_write: reg=0xfe val=0x04 SUCCESS
[   82.888639] sensor_write: reg=0x14 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.888941] sensor_write: reg=0x14 val=0x78 SUCCESS
[   82.888951] sensor_write: reg=0x15 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.889264] sensor_write: reg=0x15 val=0x78 SUCCESS
[   82.889273] sensor_write: reg=0x16 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.889586] sensor_write: reg=0x16 val=0x78 SUCCESS
[   82.889595] sensor_write: reg=0x17 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.889909] sensor_write: reg=0x17 val=0x78 SUCCESS
[   82.889917] sensor_write: reg=0xfe val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.890230] sensor_write: reg=0xfe val=0x01 SUCCESS
[   82.890238] sensor_write: reg=0x92 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.890551] sensor_write: reg=0x92 val=0x00 SUCCESS
[   82.890560] sensor_write: reg=0x94 val=0x03, client=85499d00, adapter=i2c0, addr=0x37
[   82.890873] sensor_write: reg=0x94 val=0x03 SUCCESS
[   82.890881] sensor_write: reg=0x95 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.891194] sensor_write: reg=0x95 val=0x04 SUCCESS
[   82.891203] sensor_write: reg=0x96 val=0x38, client=85499d00, adapter=i2c0, addr=0x37
[   82.891515] sensor_write: reg=0x96 val=0x38 SUCCESS
[   82.891524] sensor_write: reg=0x97 val=0x07, client=85499d00, adapter=i2c0, addr=0x37
[   82.891837] sensor_write: reg=0x97 val=0x07 SUCCESS
[   82.891845] sensor_write: reg=0x98 val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.897341] sensor_write: reg=0x98 val=0x80 SUCCESS
[   82.897357] sensor_write: reg=0xfe val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.897674] sensor_write: reg=0xfe val=0x01 SUCCESS
[   82.897683] sensor_write: reg=0x01 val=0x05, client=85499d00, adapter=i2c0, addr=0x37
[   82.897999] sensor_write: reg=0x01 val=0x05 SUCCESS
[   82.898009] sensor_write: reg=0x02 val=0x89, client=85499d00, adapter=i2c0, addr=0x37
[   82.898322] sensor_write: reg=0x02 val=0x89 SUCCESS
[   82.898331] sensor_write: reg=0x04 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.898643] sensor_write: reg=0x04 val=0x01 SUCCESS
[   82.898652] sensor_write: reg=0x07 val=0xa6, client=85499d00, adapter=i2c0, addr=0x37
[   82.898953] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   82.898963] sensor_write: reg=0x08 val=0xa9, client=85499d00, adapter=i2c0, addr=0x37
[   82.899276] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   82.899285] sensor_write: reg=0x09 val=0xa8, client=85499d00, adapter=i2c0, addr=0x37
[   82.899599] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   82.899607] sensor_write: reg=0x0a val=0xa7, client=85499d00, adapter=i2c0, addr=0x37
[   82.899920] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   82.899929] sensor_write: reg=0x0b val=0xff, client=85499d00, adapter=i2c0, addr=0x37
[   82.900242] sensor_write: reg=0x0b val=0xff SUCCESS
[   82.900250] sensor_write: reg=0x0c val=0xff, client=85499d00, adapter=i2c0, addr=0x37
[   82.900563] sensor_write: reg=0x0c val=0xff SUCCESS
[   82.900572] sensor_write: reg=0x0f val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.900885] sensor_write: reg=0x0f val=0x00 SUCCESS
[   82.900893] sensor_write: reg=0x50 val=0x1c, client=85499d00, adapter=i2c0, addr=0x37
[   82.901206] sensor_write: reg=0x50 val=0x1c SUCCESS
[   82.901215] sensor_write: reg=0x89 val=0x03, client=85499d00, adapter=i2c0, addr=0x37
[   82.901705] sensor_write: reg=0x89 val=0x03 SUCCESS
[   82.901718] sensor_write: reg=0xfe val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.902031] sensor_write: reg=0xfe val=0x04 SUCCESS
[   82.902041] sensor_write: reg=0x28 val=0x86, client=85499d00, adapter=i2c0, addr=0x37
[   82.902650] sensor_write: reg=0x28 val=0x86 SUCCESS
[   82.902659] sensor_write_array: reg[100] 0x28=0x86 OK
[   82.902669] sensor_write: reg=0x29 val=0x86, client=85499d00, adapter=i2c0, addr=0x37
[   82.907339] sensor_write: reg=0x29 val=0x86 SUCCESS
[   82.907355] sensor_write: reg=0x2a val=0x86, client=85499d00, adapter=i2c0, addr=0x37
[   82.907673] sensor_write: reg=0x2a val=0x86 SUCCESS
[   82.907681] sensor_write: reg=0x2b val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.907993] sensor_write: reg=0x2b val=0x68 SUCCESS
[   82.908001] sensor_write: reg=0x2c val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.908320] sensor_write: reg=0x2c val=0x68 SUCCESS
[   82.908329] sensor_write: reg=0x2d val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.908983] sensor_write: reg=0x2d val=0x68 SUCCESS
[   82.908998] sensor_write: reg=0x2e val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.909315] sensor_write: reg=0x2e val=0x68 SUCCESS
[   82.909323] sensor_write: reg=0x2f val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.909635] sensor_write: reg=0x2f val=0x68 SUCCESS
[   82.909643] sensor_write: reg=0x30 val=0x4f, client=85499d00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[   79.897001] gc2053 I2C driver registered, waiting for device creation by ISP
[   82.523109] ISP opened successfully
[   82.523470] ISP IOCTL: cmd=0x805056c1 arg=0x77c52d60
[   82.523484] subdev_sensor_ops_ioctl: cmd=0x2000000
[   82.523490] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   82.523497] *** Creating I2C sensor device on adapter 0 ***
[   82.523505] *** Creating I2C device: gc2053 at 0x37 ***
[   82.523511] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   82.523518] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   82.523524] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   82.530084] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   82.537077] === GC2053 SENSOR PROBE START ===
[   82.537094] sensor_probe: client=85499d00, addr=0x37, adapter=84074c10 (i2c0)
[   82.537100] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   82.537106] Requesting reset GPIO 18
[   82.537114] GPIO reset sequence: HIGH -> LOW -> HIGH
[   82.757333] GPIO reset sequence completed successfully
[   82.757346] === GPIO INITIALIZATION COMPLETE ===
[   82.757357] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   82.757371] sensor_probe: data_interface=1, sensor_max_fps=30
[   82.757377] sensor_probe: MIPI 30fps
[   82.757384] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   82.757392] *** tx_isp_subdev_init: pdev=c06e1168, sd=85c01400, ops=c06e1248 ***
[   82.757398] *** tx_isp_subdev_init: ourISPdev=85f38000 ***
[   82.757405] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   82.757411] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   82.757418] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   82.757425] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   82.757431] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   82.757438] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85c01400 ***
[   82.757445] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   82.757450] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   82.757457] tx_isp_module_init: Module initialized for (null)
[   82.757462] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   82.757471] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85c01400, ourISPdev=85f38000 ***
[   82.757477] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85f38000 ***
[   82.757483] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   82.757489] *** DEBUG: About to check device name matches ***
[   82.757495] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   82.757502] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   82.757509] *** SENSOR subdev: 85c01400, ops: c06e1248 ***
[   82.757515] *** SENSOR ops->sensor: c06e125c ***
[   82.757520] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   82.757525] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   82.757600] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   82.757608] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   82.757615] sensor_probe: I2C client association complete
[   82.757623]   sd=85c01400, client=85499d00, addr=0x37, adapter=i2c0
[   82.757628] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   82.757637] sensor_read: reg=0xf0, client=85499d00, adapter=i2c0, addr=0x37
[   82.758047] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   82.758055] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   82.758060] *** SUCCESS: I2C communication working after GPIO reset! ***
[   82.758069] sensor_read: reg=0xf1, client=85499d00, adapter=i2c0, addr=0x37
[   82.758557] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   82.758565] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   82.758570] === I2C COMMUNICATION TEST COMPLETE ===
[   82.758577] Registering gc2053 with ISP framework (sd=85c01400, sensor=85c01400)
[   82.758583] gc2053 registered with ISP framework successfully
[   82.758603] *** MIPS-SAFE: I2C device created successfully at 0x85499d00 ***
[   82.758611] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   82.758617] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   82.758624] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   82.758631] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   82.758667] ISP IOCTL: cmd=0xc050561a arg=0x7fa12528
[   82.758674] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   82.758681] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   82.758689] ISP IOCTL: cmd=0xc050561a arg=0x7fa12528
[   82.758695] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   82.758701] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   82.758709] ISP IOCTL: cmd=0xc0045627 arg=0x7fa12580
[   82.758719] ISP IOCTL: cmd=0x800856d5 arg=0x7fa12578
[   82.758725] TX_ISP_GET_BUF: IOCTL handler called
[   82.758732] TX_ISP_GET_BUF: core_dev=85e4a400, isp_dev=85f38000
[   82.758739] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   82.758745] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   82.840485] ISP IOCTL: cmd=0x800856d4 arg=0x7fa12578
[   82.840499] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   82.840733] ISP IOCTL: cmd=0x40045626 arg=0x7fa12590
[   82.840746] subdev_sensor_ops_ioctl: cmd=0x2000003
[   82.840752] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   82.840759] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   82.840765] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   82.840774] ISP IOCTL: cmd=0x80045612 arg=0x0
[   82.840781] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   82.840786] === ISP Subdevice Array Status ===
[   82.840794]   [0]: isp-w01 (sd=85217400)
[   82.840801]   [1]: isp-w02 (sd=85e4a000)
[   82.840808]   [2]: isp-m0 (sd=85e4a400)
[   82.840815]   [3]: gc2053 (sd=85c01400)
[   82.840819]   [4]: (empty)
[   82.840826]   [5]: gc2053 (sd=85c01400)
[   82.840831]   [6]: (empty)
[   82.840836]   [7]: (empty)
[   82.840841]   [8]: (empty)
[   82.840846]   [9]: (empty)
[   82.840851]   [10]: (empty)
[   82.840856]   [11]: (empty)
[   82.840861]   [12]: (empty)
[   82.840866]   [13]: (empty)
[   82.840871]   [14]: (empty)
[   82.840877]   [15]: (empty)
[   82.840881] === End Subdevice Array ===
[   82.840886] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   82.840892] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   82.840898] *** ispcore_activate_module: Fixed for our struct layouts ***
[   82.840903] *** VIC device in state 1, proceeding with activation ***
[   82.840910] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   82.840915] *** SUBDEVICE VALIDATION SECTION ***
[   82.840920] VIC device state set to 2 (activated)
[   82.840925] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   82.840930] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   82.840935] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   82.840941] *** SUBDEVICE INITIALIZATION LOOP ***
[   82.840946] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   82.840953] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   82.840960] *** SENSOR_INIT: gc2053 enable=1 ***
[   82.840969] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   82.840975] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   82.840985] sensor_write: reg=0xfe val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.841310] sensor_write: reg=0xfe val=0x80 SUCCESS
[   82.841318] sensor_write_array: reg[1] 0xfe=0x80 OK
[   82.841327] sensor_write: reg=0xfe val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.841646] sensor_write: reg=0xfe val=0x80 SUCCESS
[   82.841654] sensor_write_array: reg[2] 0xfe=0x80 OK
[   82.841662] sensor_write: reg=0xfe val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.841974] sensor_write: reg=0xfe val=0x80 SUCCESS
[   82.841981] sensor_write_array: reg[3] 0xfe=0x80 OK
[   82.841989] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.842303] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.842309] sensor_write_array: reg[4] 0xfe=0x00 OK
[   82.842318] sensor_write: reg=0xf2 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.842631] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   82.842637] sensor_write_array: reg[5] 0xf2=0x00 OK
[   82.842646] sensor_write: reg=0xf3 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.842959] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   82.842966] sensor_write_array: reg[6] 0xf3=0x00 OK
[   82.842975] sensor_write: reg=0xf4 val=0x36, client=85499d00, adapter=i2c0, addr=0x37
[   82.843287] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   82.843294] sensor_write_array: reg[7] 0xf4=0x36 OK
[   82.843303] sensor_write: reg=0xf5 val=0xc0, client=85499d00, adapter=i2c0, addr=0x37
[   82.843616] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   82.843623] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   82.843631] sensor_write: reg=0xf6 val=0x44, client=85499d00, adapter=i2c0, addr=0x37
[   82.843944] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   82.843951] sensor_write_array: reg[9] 0xf6=0x44 OK
[   82.843959] sensor_write: reg=0xf7 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.844272] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   82.844279] sensor_write_array: reg[10] 0xf7=0x01 OK
[   82.844287] sensor_write: reg=0xf8 val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.844601] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   82.844609] sensor_write: reg=0xf9 val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.844922] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   82.844930] sensor_write: reg=0xfc val=0x8e, client=85499d00, adapter=i2c0, addr=0x37
[   82.845248] sensor_write: reg=0xfc val=0x8e SUCCESS
[   82.845257] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.845569] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.845578] sensor_write: reg=0x87 val=0x18, client=85499d00, adapter=i2c0, addr=0x37
[   82.848361] sensor_write: reg=0x87 val=0x18 SUCCESS
[   82.848377] sensor_write: reg=0xee val=0x30, client=85499d00, adapter=i2c0, addr=0x37
[   82.848696] sensor_write: reg=0xee val=0x30 SUCCESS
[   82.848705] sensor_write: reg=0xd0 val=0xb7, client=85499d00, adapter=i2c0, addr=0x37
[   82.849021] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   82.849030] sensor_write: reg=0x03 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.849342] sensor_write: reg=0x03 val=0x04 SUCCESS
[   82.849350] sensor_write: reg=0x04 val=0x60, client=85499d00, adapter=i2c0, addr=0x37
[   82.849663] sensor_write: reg=0x04 val=0x60 SUCCESS
[   82.849672] sensor_write: reg=0x05 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.849985] sensor_write: reg=0x05 val=0x04 SUCCESS
[   82.849993] sensor_write: reg=0x06 val=0x4c, client=85499d00, adapter=i2c0, addr=0x37
[   82.850307] sensor_write: reg=0x06 val=0x4c SUCCESS
[   82.850315] sensor_write: reg=0x07 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.850627] sensor_write: reg=0x07 val=0x00 SUCCESS
[   82.850636] sensor_write: reg=0x08 val=0x11, client=85499d00, adapter=i2c0, addr=0x37
[   82.853623] sensor_write: reg=0x08 val=0x11 SUCCESS
[   82.853638] sensor_write: reg=0x09 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.853957] sensor_write: reg=0x09 val=0x00 SUCCESS
[   82.853966] sensor_write: reg=0x0a val=0x02, client=85499d00, adapter=i2c0, addr=0x37
[   82.854285] sensor_write: reg=0x0a val=0x02 SUCCESS
[   82.854294] sensor_write: reg=0x0b val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.854608] sensor_write: reg=0x0b val=0x00 SUCCESS
[   82.854617] sensor_write: reg=0x0c val=0x02, client=85499d00, adapter=i2c0, addr=0x37
[   82.854930] sensor_write: reg=0x0c val=0x02 SUCCESS
[   82.854939] sensor_write: reg=0x0d val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.855251] sensor_write: reg=0x0d val=0x04 SUCCESS
[   82.855260] sensor_write: reg=0x0e val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.855573] sensor_write: reg=0x0e val=0x40 SUCCESS
[   82.855581] sensor_write: reg=0x12 val=0xe2, client=85499d00, adapter=i2c0, addr=0x37
[   82.855895] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   82.855903] sensor_write: reg=0x13 val=0x16, client=85499d00, adapter=i2c0, addr=0x37
[   82.856523] sensor_write: reg=0x13 val=0x16 SUCCESS
[   82.856539] sensor_write: reg=0x19 val=0x0a, client=85499d00, adapter=i2c0, addr=0x37
[   82.856855] sensor_write: reg=0x19 val=0x0a SUCCESS
[   82.856863] sensor_write: reg=0x21 val=0x1c, client=85499d00, adapter=i2c0, addr=0x37
[   82.857175] sensor_write: reg=0x21 val=0x1c SUCCESS
[   82.857183] sensor_write: reg=0x28 val=0x0a, client=85499d00, adapter=i2c0, addr=0x37
[   82.858527] sensor_write: reg=0x28 val=0x0a SUCCESS
[   82.858541] sensor_write: reg=0x29 val=0x24, client=85499d00, adapter=i2c0, addr=0x37
[   82.860475] sensor_write: reg=0x29 val=0x24 SUCCESS
[   82.860855] sensor_write: reg=0x2b val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.861177] sensor_write: reg=0x2b val=0x04 SUCCESS
[   82.861187] sensor_write: reg=0x32 val=0xf8, client=85499d00, adapter=i2c0, addr=0x37
[   82.861503] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   82.861512] sensor_write: reg=0x37 val=0x03, client=85499d00, adapter=i2c0, addr=0x37
[   82.861825] sensor_write: reg=0x37 val=0x03 SUCCESS
[   82.861834] sensor_write: reg=0x39 val=0x15, client=85499d00, adapter=i2c0, addr=0x37
[   82.867346] sensor_write: reg=0x39 val=0x15 SUCCESS
[   82.867362] sensor_write: reg=0x43 val=0x07, client=85499d00, adapter=i2c0, addr=0x37
[   82.867679] sensor_write: reg=0x43 val=0x07 SUCCESS
[   82.867687] sensor_write: reg=0x44 val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.868005] sensor_write: reg=0x44 val=0x40 SUCCESS
[   82.868014] sensor_write: reg=0x46 val=0x0b, client=85499d00, adapter=i2c0, addr=0x37
[   82.868328] sensor_write: reg=0x46 val=0x0b SUCCESS
[   82.868337] sensor_write: reg=0x4b val=0x20, client=85499d00, adapter=i2c0, addr=0x37
[   82.868704] sensor_write: reg=0x4b val=0x20 SUCCESS
[   82.868714] sensor_write: reg=0x4e val=0x08, client=85499d00, adapter=i2c0, addr=0x37
[   82.869026] sensor_write: reg=0x4e val=0x08 SUCCESS
[   82.869035] sensor_write: reg=0x55 val=0x20, client=85499d00, adapter=i2c0, addr=0x37
[   82.869349] sensor_write: reg=0x55 val=0x20 SUCCESS
[   82.869358] sensor_write: reg=0x66 val=0x05, client=85499d00, adapter=i2c0, addr=0x37
[   82.869671] sensor_write: reg=0x66 val=0x05 SUCCESS
[   82.869679] sensor_write: reg=0x67 val=0x05, client=85499d00, adapter=i2c0, addr=0x37
[   82.869993] sensor_write: reg=0x67 val=0x05 SUCCESS
[   82.870001] sensor_write: reg=0x77 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.870314] sensor_write: reg=0x77 val=0x01 SUCCESS
[   82.870322] sensor_write: reg=0x78 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.870635] sensor_write: reg=0x78 val=0x00 SUCCESS
[   82.870643] sensor_write: reg=0x7c val=0x93, client=85499d00, adapter=i2c0, addr=0x37
[   82.870957] sensor_write: reg=0x7c val=0x93 SUCCESS
[   82.870964] sensor_write_array: reg[50] 0x7c=0x93 OK
[   82.870972] sensor_write: reg=0x8c val=0x12, client=85499d00, adapter=i2c0, addr=0x37
[   82.871285] sensor_write: reg=0x8c val=0x12 SUCCESS
[   82.871294] sensor_write: reg=0x8d val=0x92, client=85499d00, adapter=i2c0, addr=0x37
[   82.871607] sensor_write: reg=0x8d val=0x92 SUCCESS
[   82.871615] sensor_write: reg=0x90 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.871928] sensor_write: reg=0x90 val=0x00 SUCCESS
[   82.871937] sensor_write: reg=0x41 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.872249] sensor_write: reg=0x41 val=0x04 SUCCESS
[   82.872258] sensor_write: reg=0x42 val=0x9d, client=85499d00, adapter=i2c0, addr=0x37
[   82.877342] sensor_write: reg=0x42 val=0x9d SUCCESS
[   82.877357] sensor_write: reg=0x9d val=0x10, client=85499d00, adapter=i2c0, addr=0x37
[   82.877677] sensor_write: reg=0x9d val=0x10 SUCCESS
[   82.877686] sensor_write: reg=0xce val=0x7c, client=85499d00, adapter=i2c0, addr=0x37
[   82.878004] sensor_write: reg=0xce val=0x7c SUCCESS
[   82.878013] sensor_write: reg=0xd2 val=0x41, client=85499d00, adapter=i2c0, addr=0x37
[   82.878327] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   82.878335] sensor_write: reg=0xd3 val=0xdc, client=85499d00, adapter=i2c0, addr=0x37
[   82.878705] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   82.878715] sensor_write: reg=0xe6 val=0x50, client=85499d00, adapter=i2c0, addr=0x37
[   82.879027] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   82.879036] sensor_write: reg=0xb6 val=0xc0, client=85499d00, adapter=i2c0, addr=0x37
[   82.879356] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   82.879365] sensor_write: reg=0xb0 val=0x70, client=85499d00, adapter=i2c0, addr=0x37
[   82.879679] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   82.879687] sensor_write: reg=0xb1 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.880001] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   82.880009] sensor_write: reg=0xb2 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.880322] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   82.880331] sensor_write: reg=0xb3 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.880643] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   82.880651] sensor_write: reg=0xb4 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.880965] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   82.880973] sensor_write: reg=0xb8 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.881286] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   82.881294] sensor_write: reg=0xb9 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.881607] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   82.881615] sensor_write: reg=0x26 val=0x30, client=85499d00, adapter=i2c0, addr=0x37
[   82.881929] sensor_write: reg=0x26 val=0x30 SUCCESS
[   82.881937] sensor_write: reg=0xfe val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.887327] sensor_write: reg=0xfe val=0x01 SUCCESS
[   82.887342] sensor_write: reg=0x40 val=0x23, client=85499d00, adapter=i2c0, addr=0x37
[   82.887659] sensor_write: reg=0x40 val=0x23 SUCCESS
[   82.887669] sensor_write: reg=0x55 val=0x07, client=85499d00, adapter=i2c0, addr=0x37
[   82.887987] sensor_write: reg=0x55 val=0x07 SUCCESS
[   82.887996] sensor_write: reg=0x60 val=0x40, client=85499d00, adapter=i2c0, addr=0x37
[   82.888308] sensor_write: reg=0x60 val=0x40 SUCCESS
[   82.888316] sensor_write: reg=0xfe val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.888630] sensor_write: reg=0xfe val=0x04 SUCCESS
[   82.888639] sensor_write: reg=0x14 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.888941] sensor_write: reg=0x14 val=0x78 SUCCESS
[   82.888951] sensor_write: reg=0x15 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.889264] sensor_write: reg=0x15 val=0x78 SUCCESS
[   82.889273] sensor_write: reg=0x16 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.889586] sensor_write: reg=0x16 val=0x78 SUCCESS
[   82.889595] sensor_write: reg=0x17 val=0x78, client=85499d00, adapter=i2c0, addr=0x37
[   82.889909] sensor_write: reg=0x17 val=0x78 SUCCESS
[   82.889917] sensor_write: reg=0xfe val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.890230] sensor_write: reg=0xfe val=0x01 SUCCESS
[   82.890238] sensor_write: reg=0x92 val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.890551] sensor_write: reg=0x92 val=0x00 SUCCESS
[   82.890560] sensor_write: reg=0x94 val=0x03, client=85499d00, adapter=i2c0, addr=0x37
[   82.890873] sensor_write: reg=0x94 val=0x03 SUCCESS
[   82.890881] sensor_write: reg=0x95 val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.891194] sensor_write: reg=0x95 val=0x04 SUCCESS
[   82.891203] sensor_write: reg=0x96 val=0x38, client=85499d00, adapter=i2c0, addr=0x37
[   82.891515] sensor_write: reg=0x96 val=0x38 SUCCESS
[   82.891524] sensor_write: reg=0x97 val=0x07, client=85499d00, adapter=i2c0, addr=0x37
[   82.891837] sensor_write: reg=0x97 val=0x07 SUCCESS
[   82.891845] sensor_write: reg=0x98 val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.897341] sensor_write: reg=0x98 val=0x80 SUCCESS
[   82.897357] sensor_write: reg=0xfe val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.897674] sensor_write: reg=0xfe val=0x01 SUCCESS
[   82.897683] sensor_write: reg=0x01 val=0x05, client=85499d00, adapter=i2c0, addr=0x37
[   82.897999] sensor_write: reg=0x01 val=0x05 SUCCESS
[   82.898009] sensor_write: reg=0x02 val=0x89, client=85499d00, adapter=i2c0, addr=0x37
[   82.898322] sensor_write: reg=0x02 val=0x89 SUCCESS
[   82.898331] sensor_write: reg=0x04 val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.898643] sensor_write: reg=0x04 val=0x01 SUCCESS
[   82.898652] sensor_write: reg=0x07 val=0xa6, client=85499d00, adapter=i2c0, addr=0x37
[   82.898953] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   82.898963] sensor_write: reg=0x08 val=0xa9, client=85499d00, adapter=i2c0, addr=0x37
[   82.899276] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   82.899285] sensor_write: reg=0x09 val=0xa8, client=85499d00, adapter=i2c0, addr=0x37
[   82.899599] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   82.899607] sensor_write: reg=0x0a val=0xa7, client=85499d00, adapter=i2c0, addr=0x37
[   82.899920] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   82.899929] sensor_write: reg=0x0b val=0xff, client=85499d00, adapter=i2c0, addr=0x37
[   82.900242] sensor_write: reg=0x0b val=0xff SUCCESS
[   82.900250] sensor_write: reg=0x0c val=0xff, client=85499d00, adapter=i2c0, addr=0x37
[   82.900563] sensor_write: reg=0x0c val=0xff SUCCESS
[   82.900572] sensor_write: reg=0x0f val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.900885] sensor_write: reg=0x0f val=0x00 SUCCESS
[   82.900893] sensor_write: reg=0x50 val=0x1c, client=85499d00, adapter=i2c0, addr=0x37
[   82.901206] sensor_write: reg=0x50 val=0x1c SUCCESS
[   82.901215] sensor_write: reg=0x89 val=0x03, client=85499d00, adapter=i2c0, addr=0x37
[   82.901705] sensor_write: reg=0x89 val=0x03 SUCCESS
[   82.901718] sensor_write: reg=0xfe val=0x04, client=85499d00, adapter=i2c0, addr=0x37
[   82.902031] sensor_write: reg=0xfe val=0x04 SUCCESS
[   82.902041] sensor_write: reg=0x28 val=0x86, client=85499d00, adapter=i2c0, addr=0x37
[   82.902650] sensor_write: reg=0x28 val=0x86 SUCCESS
[   82.902659] sensor_write_array: reg[100] 0x28=0x86 OK
[   82.902669] sensor_write: reg=0x29 val=0x86, client=85499d00, adapter=i2c0, addr=0x37
[   82.907339] sensor_write: reg=0x29 val=0x86 SUCCESS
[   82.907355] sensor_write: reg=0x2a val=0x86, client=85499d00, adapter=i2c0, addr=0x37
[   82.907673] sensor_write: reg=0x2a val=0x86 SUCCESS
[   82.907681] sensor_write: reg=0x2b val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.907993] sensor_write: reg=0x2b val=0x68 SUCCESS
[   82.908001] sensor_write: reg=0x2c val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.908320] sensor_write: reg=0x2c val=0x68 SUCCESS
[   82.908329] sensor_write: reg=0x2d val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.908983] sensor_write: reg=0x2d val=0x68 SUCCESS
[   82.908998] sensor_write: reg=0x2e val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.909315] sensor_write: reg=0x2e val=0x68 SUCCESS
[   82.909323] sensor_write: reg=0x2f val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.909635] sensor_write: reg=0x2f val=0x68 SUCCESS
[   82.909643] sensor_write: reg=0x30 val=0x4f, client=85499d00, adapter=i2c0, addr=0x37
[   82.916923] sensor_write: reg=0x30 val=0x4f SUCCESS
[   82.916938] sensor_write: reg=0x31 val=0x68, client=85499d00, adapter=i2c0, addr=0x37
[   82.917260] sensor_write: reg=0x31 val=0x68 SUCCESS
[   82.917269] sensor_write: reg=0x32 val=0x67, client=85499d00, adapter=i2c0, addr=0x37
[   82.919086] sensor_write: reg=0x32 val=0x67 SUCCESS
[   82.919102] sensor_write: reg=0x33 val=0x66, client=85499d00, adapter=i2c0, addr=0x37
[   82.919419] sensor_write: reg=0x33 val=0x66 SUCCESS
[   82.919429] sensor_write: reg=0x34 val=0x66, client=85499d00, adapter=i2c0, addr=0x37
[   82.919747] sensor_write: reg=0x34 val=0x66 SUCCESS
[   82.919756] sensor_write: reg=0x35 val=0x66, client=85499d00, adapter=i2c0, addr=0x37
[   82.920069] sensor_write: reg=0x35 val=0x66 SUCCESS
[   82.920078] sensor_write: reg=0x36 val=0x66, client=85499d00, adapter=i2c0, addr=0x37
[   82.920391] sensor_write: reg=0x36 val=0x66 SUCCESS
[   82.920399] sensor_write: reg=0x37 val=0x66, client=85499d00, adapter=i2c0, addr=0x37
[   82.920713] sensor_write: reg=0x37 val=0x66 SUCCESS
[   82.920721] sensor_write: reg=0x38 val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.921034] sensor_write: reg=0x38 val=0x62 SUCCESS
[   82.921043] sensor_write: reg=0x39 val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.925124] sensor_write: reg=0x39 val=0x62 SUCCESS
[   82.925139] sensor_write: reg=0x3a val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.925447] sensor_write: reg=0x3a val=0x62 SUCCESS
[   82.925459] sensor_write: reg=0x3b val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.925772] sensor_write: reg=0x3b val=0x62 SUCCESS
[   82.925781] sensor_write: reg=0x3c val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.926095] sensor_write: reg=0x3c val=0x62 SUCCESS
[   82.926105] sensor_write: reg=0x3d val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.926418] sensor_write: reg=0x3d val=0x62 SUCCESS
[   82.926427] sensor_write: reg=0x3e val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.926754] sensor_write: reg=0x3e val=0x62 SUCCESS
[   82.926763] sensor_write: reg=0x3f val=0x62, client=85499d00, adapter=i2c0, addr=0x37
[   82.927075] sensor_write: reg=0x3f val=0x62 SUCCESS
[   82.927083] sensor_write: reg=0xfe val=0x01, client=85499d00, adapter=i2c0, addr=0x37
[   82.927435] sensor_write: reg=0xfe val=0x01 SUCCESS
[   82.927445] sensor_write: reg=0x9a val=0x06, client=85499d00, adapter=i2c0, addr=0x37
[   82.927757] sensor_write: reg=0x9a val=0x06 SUCCESS
[   82.927766] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.928081] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.928089] sensor_write: reg=0x7b val=0x2a, client=85499d00, adapter=i2c0, addr=0x37
[   82.928403] sensor_write: reg=0x7b val=0x2a SUCCESS
[   82.928411] sensor_write: reg=0x23 val=0x2d, client=85499d00, adapter=i2c0, addr=0x37
[   82.929177] sensor_write: reg=0x23 val=0x2d SUCCESS
[   82.929189] sensor_write: reg=0xfe val=0x03, client=85499d00, adapter=i2c0, addr=0x37
[   82.929503] sensor_write: reg=0xfe val=0x03 SUCCESS
[   82.929512] sensor_write: reg=0x01 val=0x27, client=85499d00, adapter=i2c0, addr=0x37
[   82.937344] sensor_write: reg=0x01 val=0x27 SUCCESS
[   82.937359] sensor_write: reg=0x02 val=0x56, client=85499d00, adapter=i2c0, addr=0x37
[   82.937677] sensor_write: reg=0x02 val=0x56 SUCCESS
[   82.937685] sensor_write: reg=0x03 val=0x8e, client=85499d00, adapter=i2c0, addr=0x37
[   82.938003] sensor_write: reg=0x03 val=0x8e SUCCESS
[   82.938012] sensor_write: reg=0x12 val=0x80, client=85499d00, adapter=i2c0, addr=0x37
[   82.938326] sensor_write: reg=0x12 val=0x80 SUCCESS
[   82.938335] sensor_write: reg=0x13 val=0x07, client=85499d00, adapter=i2c0, addr=0x37
[   82.938648] sensor_write: reg=0x13 val=0x07 SUCCESS
[   82.938657] sensor_write: reg=0x15 val=0x12, client=85499d00, adapter=i2c0, addr=0x37
[   82.938975] sensor_write: reg=0x15 val=0x12 SUCCESS
[   82.938984] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   82.939354] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.939364] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   82.939680] sensor_write: reg=0x3e val=0x91 SUCCESS
[   82.939687] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   82.939694] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   82.939700] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   82.939707] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   82.939714] *** SENSOR_INIT: gc2053 enable=1 ***
[   82.939721] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   82.939727] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   82.939733] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   82.939740] *** vic_core_ops_init: ENTRY - sd=85e4a000, enable=1 ***
[   82.939747] *** vic_core_ops_init: vic_dev=85e4a000, current state check ***
[   82.939753] *** vic_core_ops_init: current_state=2, enable=1 ***
[   82.939759] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   82.939765] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   82.939770] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   82.939776] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   82.939782] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   82.939789] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   82.939795] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   82.939801] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   82.939807] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   82.939813] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   82.939818] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   82.939825] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   82.939832] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   82.939837] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   82.939843] *** tx_vic_enable_irq: completed successfully ***
[   82.939849] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   82.939857] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   82.939863] *** VIC device final state set to 2 (fully activated) ***
[   82.939868] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   82.939874] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   82.939879] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   82.939886] *** vic_core_ops_init: ENTRY - sd=85e4a000, enable=1 ***
[   82.939892] *** vic_core_ops_init: vic_dev=85e4a000, current state check ***
[   82.939899] *** vic_core_ops_init: current_state=2, enable=1 ***
[   82.939904] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   82.939909] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   82.939915] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   82.939921] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   82.939927] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   82.939934] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   82.939939] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   82.939945] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   82.939951] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   82.939957] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   82.939963] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   82.939969] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   82.939975] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   82.939981] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   82.939986] *** tx_vic_enable_irq: completed successfully ***
[   82.939991] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   82.939997] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   82.940003] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   82.940012] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   82.940019] tx_isp_csi_activate_subdev: Initializing 1 clocks for CSI before enabling
[   82.940025] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   82.940032] isp_subdev_init_clks: Using platform data clock arrays: c06b75b0
[   82.940039] isp_subdev_init_clks: Using platform data clock configs
[   82.940046] Platform data clock[0]: name=csi, rate=65535
[   82.940056] Clock csi enabled successfully
[   82.967321] CPM clock gates configured
[   82.967335] isp_subdev_init_clks: Successfully initialized 1 clocks
[   82.967344] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   82.967351] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   82.967358] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   82.967363] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   82.967373] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   82.967379] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.967388] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   82.967395] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   82.967401] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   82.967407] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   83.047331] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   83.047345] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   83.047353] *** vic_core_ops_init: ENTRY - sd=85e4a000, enable=1 ***
[   83.047360] *** vic_core_ops_init: vic_dev=85e4a000, current state check ***
[   83.047367] *** vic_core_ops_init: current_state=3, enable=1 ***
[   83.047372] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   83.047378] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   83.047386] *** SENSOR_INIT: gc2053 enable=1 ***
[   83.047393] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   83.047399] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   83.047405] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   83.047410] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   83.047417] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   83.047423] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   83.047429] csi_video_s_stream: sd=85217400, enable=1
[   83.047436] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   83.047442] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   83.047448] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   83.047455] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85e4a000, enable=1 ***
[   83.047461] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   83.047467] *** vic_core_s_stream: STREAM ON ***
[   83.047472] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   83.047478] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   83.047485] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.047493] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   83.047499] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   83.047505] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   83.047511] *** STREAMING: Configuring CPM registers for VIC access ***
[   83.077351] STREAMING: CPM clocks configured for VIC access
[   83.077366] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   83.077372] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   83.077379] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   83.077385] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   83.077391] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   83.077397] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   83.077403] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   83.077410] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   83.077417] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   83.077423] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   83.077428] *** VIC unlock: Commands written, checking VIC status register ***
[   83.077435] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   83.077440] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   83.077446] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   83.077451] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   83.077457] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   83.077463] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   83.077537] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   83.077545] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   83.077552] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   83.077559] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   83.077567] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   83.077573] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   83.077580] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   83.077586] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   83.077592] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   83.077597] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   83.077603] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   83.077610] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   83.077615] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   83.077621] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   83.077628] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   83.077633] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   83.077639] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   83.077645] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   83.077651] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   83.077657] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   83.077663] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   83.077670] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   83.077675] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   83.077685] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   83.077691] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   83.077697] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   83.077705] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   83.077710] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   83.077716] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   83.077722] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   83.077727] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   83.077734] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   83.077740] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   83.077748] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   83.077755] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   83.077761] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   83.077767] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   83.077773] ispvic_frame_channel_s_stream: arg1=85e4a000, arg2=1
[   83.077779] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85e4a000
[   83.077787] ispvic_frame_channel_s_stream[2471]: streamon
[   83.077793] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   83.077799] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   83.077805] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   83.077811] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   83.077816] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   83.077823] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   83.077829] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   83.077836] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   83.077842] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   83.077847] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   83.077853] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   83.077859] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   83.077865] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   83.077873] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   83.077881] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   83.077888] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   83.077895] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   83.077903] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   83.077909] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   83.077915] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   83.077921] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   83.077927] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   83.077933] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   83.077939] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   83.077945] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   83.077951] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   83.077957] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   83.077968] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   83.077976] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   83.078040] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   83.078050] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   83.078057] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   83.078065] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   83.078072] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   83.078077] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   83.078084] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   83.078091] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   83.079097] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   83.079103] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   83.079108] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   83.079215] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   83.079323] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   83.079330] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   83.079335] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   83.079341] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   83.079347] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   83.079353] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   83.079361] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   83.079366] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   83.079372] *** tx_vic_enable_irq: completed successfully ***
[   83.564714] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   83.564726] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[   83.564732] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   83.564739] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   83.564746] ispcore_slake_module: VIC device=85e4a000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   83.564754] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.564764] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   83.564771] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   83.564776] ispcore_slake_module: Using sensor attributes from connected sensor
[   83.564782] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=85f38000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   83.564791] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   83.564800] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   83.564806] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   83.564813] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   83.564820] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   83.564826] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   83.564832] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   83.564837] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   83.564843] tisp_event_init: Initializing ISP event system
[   83.564850] tisp_event_init: SAFE event system initialized with 20 nodes
[   83.564856] tisp_event_set_cb: Setting callback for event 4
[   83.564862] tisp_event_set_cb: Event 4 callback set to c06858c8
[   83.564868] tisp_event_set_cb: Setting callback for event 5
[   83.564874] tisp_event_set_cb: Event 5 callback set to c0685d90
[   83.564880] tisp_event_set_cb: Setting callback for event 7
[   83.564886] tisp_event_set_cb: Event 7 callback set to c068595c
[   83.564892] tisp_event_set_cb: Setting callback for event 9
[   83.564898] tisp_event_set_cb: Event 9 callback set to c06859e4
[   83.564904] tisp_event_set_cb: Setting callback for event 8
[   83.564910] tisp_event_set_cb: Event 8 callback set to c0685aa8
[   83.564918] *** system_irq_func_set: Registered handler c067e834 at index 13 ***
[   83.587346] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   83.587362] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   83.587370] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   83.587376] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   83.587384] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   83.587390] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   83.587398] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   83.587406] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   83.587413] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   83.587420] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   83.587428] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   83.587434] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   83.587441] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   83.587448] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   83.587455] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   83.587462] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   83.587468] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   83.587474] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   83.587480] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   83.587488] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   83.587494] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   83.587501] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   83.587506] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   83.587512] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   83.587519] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   83.587526] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   83.587533] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   83.587540] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   83.587546] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   83.587553] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   83.587560] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   83.587567] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   83.587572] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   83.587579] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   83.587586] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   83.587593] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   83.587600] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   83.587606] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   83.587613] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   83.587620] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   83.587626] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   83.587633] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   83.587640] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   83.587645] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   83.587654] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   83.587660] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   83.587667] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   83.587674] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   83.587679] *** tisp_init: ISP control register set to enable processing pipeline ***
[   83.587686] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   83.587692] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   83.587698] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   83.587704] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   83.587710] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   83.587717] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   83.587723] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   83.587730] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   83.587735] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   83.587741] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   83.587748] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   83.587755] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   83.587762] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   83.587769] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   83.587775] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   83.587782] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   83.587788] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   83.587794] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   83.587801] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   83.587808] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   83.587814] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   83.587820] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   83.587828] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   83.587834] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   83.587843] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   83.587850] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   83.587857] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   83.587864] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   83.587870] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   83.587877] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   83.587882] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   83.587888] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   83.587894] *** This should eliminate green frames by enabling proper color processing ***
[   83.587900] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   83.587907] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   83.587914] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   83.587920] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   83.587927] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   83.587934] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   83.587940] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   83.587947] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   83.587954] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   83.587959] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   83.587964] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   83.587970] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   83.587975] *** tisp_init: Standard tuning parameters loaded successfully ***
[   83.587980] *** tisp_init: Custom tuning parameters loaded successfully ***
[   83.587987] tisp_set_csc_version: Setting CSC version 0
[   83.587993] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   83.588000] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   83.588006] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   83.588012] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   83.588019] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   83.588025] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   83.588030] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   83.588037] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   83.588044] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   83.588049] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   83.588055] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   83.588062] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   83.588067] *** tisp_init: ISP processing pipeline fully enabled ***
[   83.588074] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   83.588080] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   83.588086] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   83.588093] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   83.588100] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   83.588105] tisp_init: ISP memory buffers configured
[   83.588110] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   83.588117] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   83.588126] tiziano_ae_params_refresh: Refreshing AE parameters
[   83.588137] tiziano_ae_params_refresh: AE parameters refreshed
[   83.588142] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   83.588148] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   83.588154] tiziano_ae_para_addr: Setting up AE parameter addresses
[   83.588159] tiziano_ae_para_addr: AE parameter addresses configured
[   83.588166] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   83.588172] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   83.588180] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   83.588186] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   83.588194] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   83.588200] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   83.588207] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   83.588214] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b88a814 (Binary Ninja EXACT) ***
[   83.588221] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   83.588228] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   83.588234] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   83.588241] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   83.588247] tiziano_ae_set_hardware_param: Parameters written to AE0
[   83.588254] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   83.588260] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   83.588266] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   83.588273] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   83.588280] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   83.588286] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   83.588293] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   83.588300] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   83.588306] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   83.588312] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   83.588319] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   83.588326] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   83.588332] tiziano_ae_set_hardware_param: Parameters written to AE1
[   83.588337] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   83.588345] *** system_irq_func_set: Registered handler c0686aa0 at index 10 ***
[   83.606162] *** system_irq_func_set: Registered handler c0686b94 at index 27 ***
[   83.626380] *** system_irq_func_set: Registered handler c0686aa0 at index 26 ***
[   83.634118] *** system_irq_func_set: Registered handler c0686c7c at index 29 ***
[   83.651917] *** system_irq_func_set: Registered handler c0686c08 at index 28 ***
[   83.666053] *** system_irq_func_set: Registered handler c0686cf0 at index 30 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   83.077573] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   83.077580] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   83.077586] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   83.077592] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   83.077597] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   83.077603] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   83.077610] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   83.077615] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   83.077621] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   83.077628] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   83.077633] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   83.077639] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   83.077645] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   83.077651] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   83.077657] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   83.077663] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   83.077670] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   83.077675] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   83.077685] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   83.077691] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   83.077697] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   83.077705] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   83.077710] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   83.077716] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   83.077722] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   83.077727] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   83.077734] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   83.077740] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   83.077748] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   83.077755] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   83.077761] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   83.077767] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   83.077773] ispvic_frame_channel_s_stream: arg1=85e4a000, arg2=1
[   83.077779] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85e4a000
[   83.077787] ispvic_frame_channel_s_stream[2471]: streamon
[   83.077793] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   83.077799] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   83.077805] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   83.077811] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   83.077816] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   83.077823] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   83.077829] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   83.077836] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   83.077842] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   83.077847] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   83.077853] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   83.077859] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   83.077865] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   83.077873] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   83.077881] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   83.077888] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   83.077895] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   83.077903] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   83.077909] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   83.077915] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   83.077921] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   83.077927] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   83.077933] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   83.077939] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   83.077945] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   83.077951] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   83.077957] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   83.077968] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   83.077976] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   83.078040] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   83.078050] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   83.078057] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   83.078065] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   83.078072] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   83.078077] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   83.078084] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   83.078091] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   83.079097] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   83.079103] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   83.079108] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   83.079215] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   83.079323] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   83.079330] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   83.079335] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   83.079341] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   83.079347] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   83.079353] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   83.079361] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   83.079366] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   83.079372] *** tx_vic_enable_irq: completed successfully ***
[   83.564714] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   83.564726] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[   83.564732] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   83.564739] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   83.564746] ispcore_slake_module: VIC device=85e4a000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   83.564754] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.564764] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   83.564771] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   83.564776] ispcore_slake_module: Using sensor attributes from connected sensor
[   83.564782] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=85f38000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   83.564791] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   83.564800] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   83.564806] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   83.564813] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   83.564820] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   83.564826] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   83.564832] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   83.564837] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   83.564843] tisp_event_init: Initializing ISP event system
[   83.564850] tisp_event_init: SAFE event system initialized with 20 nodes
[   83.564856] tisp_event_set_cb: Setting callback for event 4
[   83.564862] tisp_event_set_cb: Event 4 callback set to c06858c8
[   83.564868] tisp_event_set_cb: Setting callback for event 5
[   83.564874] tisp_event_set_cb: Event 5 callback set to c0685d90
[   83.564880] tisp_event_set_cb: Setting callback for event 7
[   83.564886] tisp_event_set_cb: Event 7 callback set to c068595c
[   83.564892] tisp_event_set_cb: Setting callback for event 9
[   83.564898] tisp_event_set_cb: Event 9 callback set to c06859e4
[   83.564904] tisp_event_set_cb: Setting callback for event 8
[   83.564910] tisp_event_set_cb: Event 8 callback set to c0685aa8
[   83.564918] *** system_irq_func_set: Registered handler c067e834 at index 13 ***
[   83.587346] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   83.587362] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   83.587370] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   83.587376] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   83.587384] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   83.587390] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   83.587398] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   83.587406] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   83.587413] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   83.587420] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   83.587428] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   83.587434] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   83.587441] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   83.587448] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   83.587455] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   83.587462] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   83.587468] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   83.587474] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   83.587480] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   83.587488] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   83.587494] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   83.587501] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   83.587506] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   83.587512] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   83.587519] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   83.587526] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   83.587533] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   83.587540] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   83.587546] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   83.587553] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   83.587560] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   83.587567] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   83.587572] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   83.587579] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   83.587586] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   83.587593] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   83.587600] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   83.587606] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   83.587613] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   83.587620] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   83.587626] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   83.587633] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   83.587640] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   83.587645] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   83.587654] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   83.587660] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   83.587667] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   83.587674] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   83.587679] *** tisp_init: ISP control register set to enable processing pipeline ***
[   83.587686] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   83.587692] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   83.587698] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   83.587704] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   83.587710] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   83.587717] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   83.587723] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   83.587730] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   83.587735] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   83.587741] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   83.587748] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   83.587755] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   83.587762] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   83.587769] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   83.587775] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   83.587782] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   83.587788] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   83.587794] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   83.587801] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   83.587808] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   83.587814] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   83.587820] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   83.587828] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   83.587834] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   83.587843] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   83.587850] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   83.587857] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   83.587864] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   83.587870] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   83.587877] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   83.587882] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   83.587888] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   83.587894] *** This should eliminate green frames by enabling proper color processing ***
[   83.587900] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   83.587907] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   83.587914] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   83.587920] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   83.587927] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   83.587934] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   83.587940] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   83.587947] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   83.587954] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   83.587959] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   83.587964] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   83.587970] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   83.587975] *** tisp_init: Standard tuning parameters loaded successfully ***
[   83.587980] *** tisp_init: Custom tuning parameters loaded successfully ***
[   83.587987] tisp_set_csc_version: Setting CSC version 0
[   83.587993] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   83.588000] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   83.588006] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   83.588012] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   83.588019] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   83.588025] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   83.588030] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   83.588037] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   83.588044] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   83.588049] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   83.588055] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   83.588062] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   83.588067] *** tisp_init: ISP processing pipeline fully enabled ***
[   83.588074] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   83.588080] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   83.588086] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   83.588093] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   83.588100] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   83.588105] tisp_init: ISP memory buffers configured
[   83.588110] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   83.588117] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   83.588126] tiziano_ae_params_refresh: Refreshing AE parameters
[   83.588137] tiziano_ae_params_refresh: AE parameters refreshed
[   83.588142] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   83.588148] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   83.588154] tiziano_ae_para_addr: Setting up AE parameter addresses
[   83.588159] tiziano_ae_para_addr: AE parameter addresses configured
[   83.588166] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   83.588172] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   83.588180] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   83.588186] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   83.588194] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   83.588200] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   83.588207] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   83.588214] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b88a814 (Binary Ninja EXACT) ***
[   83.588221] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   83.588228] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   83.588234] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   83.588241] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   83.588247] tiziano_ae_set_hardware_param: Parameters written to AE0
[   83.588254] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   83.588260] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   83.588266] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   83.588273] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   83.588280] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   83.588286] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   83.588293] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   83.588300] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   83.588306] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   83.588312] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   83.588319] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   83.588326] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   83.588332] tiziano_ae_set_hardware_param: Parameters written to AE1
[   83.588337] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   83.588345] *** system_irq_func_set: Registered handler c0686aa0 at index 10 ***
[   83.606162] *** system_irq_func_set: Registered handler c0686b94 at index 27 ***
[   83.626380] *** system_irq_func_set: Registered handler c0686aa0 at index 26 ***
[   83.634118] *** system_irq_func_set: Registered handler c0686c7c at index 29 ***
[   83.651917] *** system_irq_func_set: Registered handler c0686c08 at index 28 ***
[   83.666053] *** system_irq_func_set: Registered handler c0686cf0 at index 30 ***
[   83.694006] *** system_irq_func_set: Registered handler c0686d44 at index 20 ***
[   83.704110] *** system_irq_func_set: Registered handler c0686d98 at index 18 ***
[   83.720022] *** system_irq_func_set: Registered handler c0686dec at index 31 ***
[   83.737857] *** system_irq_func_set: Registered handler c0686e40 at index 11 ***
[   83.757338] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   83.757360] tiziano_deflicker_expt: Generated 119 LUT entries
[   83.757367] tisp_event_set_cb: Setting callback for event 1
[   83.757374] tisp_event_set_cb: Event 1 callback set to c06866a0
[   83.757380] tisp_event_set_cb: Setting callback for event 6
[   83.757386] tisp_event_set_cb: Event 6 callback set to c0685c00
[   83.757392] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   83.757398] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   83.757406] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   83.757413] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   83.757420] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   83.757425] tiziano_awb_init: AWB hardware blocks enabled
[   83.757430] tiziano_gamma_init: Initializing Gamma processing
[   83.757436] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   83.757461] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   83.757466] tiziano_gib_init: Initializing GIB processing
[   83.757472] tiziano_lsc_init: Initializing LSC processing
[   83.757477] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   83.757484] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   83.757490] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   83.757497] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   83.757502] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   83.757538] tiziano_ccm_init: Initializing Color Correction Matrix
[   83.757543] tiziano_ccm_init: Using linear CCM parameters
[   83.757549] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   83.757556] jz_isp_ccm: EV=64, CT=9984
[   83.757562] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   83.757568] cm_control: saturation=128
[   83.757573] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   83.757579] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   83.757584] tiziano_ccm_init: CCM initialized successfully
[   83.757589] tiziano_dmsc_init: Initializing DMSC processing
[   83.757594] tiziano_sharpen_init: Initializing Sharpening
[   83.757600] tiziano_sharpen_init: Using linear sharpening parameters
[   83.757605] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   83.757612] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   83.757618] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   83.757632] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   83.757638] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   83.757644] tiziano_sharpen_init: Sharpening initialized successfully
[   83.757649] tiziano_sdns_init: Initializing SDNS processing
[   83.757658] tiziano_sdns_init: Using linear SDNS parameters
[   83.757663] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   83.757670] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   83.757676] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   83.757692] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   83.757698] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   83.757704] tiziano_sdns_init: SDNS processing initialized successfully
[   83.757710] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   83.757716] tiziano_mdns_init: Using linear MDNS parameters
[   83.757723] tiziano_mdns_init: MDNS processing initialized successfully
[   83.757728] tiziano_clm_init: Initializing CLM processing
[   83.757734] tiziano_dpc_init: Initializing DPC processing
[   83.757739] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   83.757745] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   83.757752] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   83.757757] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   83.757766] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   83.757772] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   83.757778] tiziano_hldc_init: Initializing HLDC processing
[   83.757785] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   83.757791] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   83.757798] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   83.757805] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   83.757812] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   83.757819] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   83.757826] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   83.757832] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   83.757840] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   83.757846] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   83.757853] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   83.757860] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   83.757867] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   83.757872] tiziano_adr_params_refresh: Refreshing ADR parameters
[   83.757878] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   83.757884] tiziano_adr_params_init: Initializing ADR parameter arrays
[   83.757890] tisp_adr_set_params: Writing ADR parameters to registers
[   83.757905] tisp_adr_set_params: ADR parameters written to hardware
[   83.757911] tisp_event_set_cb: Setting callback for event 18
[   83.757918] tisp_event_set_cb: Event 18 callback set to c0686d98
[   83.757924] tisp_event_set_cb: Setting callback for event 2
[   83.757930] tisp_event_set_cb: Event 2 callback set to c068589c
[   83.757935] tiziano_adr_init: ADR processing initialized successfully
[   83.757942] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   83.757947] tiziano_bcsh_init: Initializing BCSH processing
[   83.757952] tiziano_ydns_init: Initializing YDNS processing
[   83.757958] tiziano_rdns_init: Initializing RDNS processing
[   83.757963] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   83.757976] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1178000 (Binary Ninja EXACT) ***
[   83.757983] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1179000 (Binary Ninja EXACT) ***
[   83.757990] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x117a000 (Binary Ninja EXACT) ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   83.758062] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x117b000 (Binary Ninja EXACT) ***
[   83.758070] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x117c000 (Binary Ninja EXACT) ***
[   83.758077] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x117c800 (Binary Ninja EXACT) ***
[   83.758084] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x117d000 (Binary Ninja EXACT) ***
[   83.758090] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x117d800 (Binary Ninja EXACT) ***
[   83.758097] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   83.758104] *** tisp_init: AE0 buffer allocated at 0x01178000 ***
[   83.758110] *** CRITICAL FIX: data_b2f3c initialized to 0x81178000 (prevents stack corruption) ***
[   83.758119] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x550000 (Binary Ninja EXACT) ***
[   83.758126] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x551000 (Binary Ninja EXACT) ***
[   83.758133] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x552000 (Binary Ninja EXACT) ***
[   83.758140] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x553000 (Binary Ninja EXACT) ***
[   83.758147] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x554000 (Binary Ninja EXACT) ***
[   83.758154] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x554800 (Binary Ninja EXACT) ***
[   83.758160] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x555000 (Binary Ninja EXACT) ***
[   83.758167] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x555800 (Binary Ninja EXACT) ***
[   83.758174] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   83.758180] *** tisp_init: AE1 buffer allocated at 0x00550000 ***
[   83.758186] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   83.758192] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   83.758198] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   83.758204] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   83.758210] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   83.758217] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   83.758225] tiziano_ae_params_refresh: Refreshing AE parameters
[   83.758236] tiziano_ae_params_refresh: AE parameters refreshed
[   83.758242] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   83.758248] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   83.758253] tiziano_ae_para_addr: Setting up AE parameter addresses
[   83.758258] tiziano_ae_para_addr: AE parameter addresses configured
[   83.758265] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   83.758272] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   83.758279] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   83.758286] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   83.758293] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   83.758300] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   83.758306] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   83.758314] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b88a814 (Binary Ninja EXACT) ***
[   83.758320] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   83.758327] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   83.758334] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   83.758341] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   83.758347] tiziano_ae_set_hardware_param: Parameters written to AE0
[   83.758353] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   83.758360] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   83.758366] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   83.758372] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   83.758379] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   83.758386] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   83.758392] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   83.758399] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   83.758406] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   83.758412] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   83.758419] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   83.758426] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   83.758431] tiziano_ae_set_hardware_param: Parameters written to AE1
[   83.758437] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   83.758444] *** system_irq_func_set: Registered handler c0686aa0 at index 10 ***
[   83.766074] *** system_irq_func_set: Registered handler c0686b94 at index 27 ***
[   83.793998] *** system_irq_func_set: Registered handler c0686aa0 at index 26 ***
[   83.804106] *** system_irq_func_set: Registered handler c0686c7c at index 29 ***
[   83.819876] *** system_irq_func_set: Registered handler c0686c08 at index 28 ***
[   83.837340] *** system_irq_func_set: Registered handler c0686cf0 at index 30 ***
[   83.855153] *** system_irq_func_set: Registered handler c0686d44 at index 20 ***
[   83.869163] *** system_irq_func_set: Registered handler c0686d98 at index 18 ***
[   83.887011] *** system_irq_func_set: Registered handler c0686dec at index 31 ***
[   83.907741] *** system_irq_func_set: Registered handler c0686e40 at index 11 ***
[   83.918512] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   83.918534] tiziano_deflicker_expt: Generated 119 LUT entries
[   83.918540] tisp_event_set_cb: Setting callback for event 1
[   83.918548] tisp_event_set_cb: Event 1 callback set to c06866a0
[   83.918554] tisp_event_set_cb: Setting callback for event 6
[   83.918560] tisp_event_set_cb: Event 6 callback set to c0685c00
[   83.918566] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   83.918572] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   83.918579] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   83.918587] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   83.918594] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   83.918599] tiziano_awb_init: AWB hardware blocks enabled
[   83.918604] tiziano_gamma_init: Initializing Gamma processing
[   83.918610] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   83.918635] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   83.918640] tiziano_gib_init: Initializing GIB processing
[   83.918646] tiziano_lsc_init: Initializing LSC processing
[   83.918651] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   83.918658] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   83.918664] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   83.918671] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   83.918677] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   83.918715] tiziano_ccm_init: Initializing Color Correction Matrix
[   83.918720] tiziano_ccm_init: Using linear CCM parameters
[   83.918726] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   83.918732] jz_isp_ccm: EV=64, CT=9984
[   83.918739] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   83.918745] cm_control: saturation=128
[   83.918750] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   83.918756] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   83.918762] tiziano_ccm_init: CCM initialized successfully
[   83.918766] tiziano_dmsc_init: Initializing DMSC processing
[   83.918772] tiziano_sharpen_init: Initializing Sharpening
[   83.918777] tiziano_sharpen_init: Using linear sharpening parameters
[   83.918783] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   83.918790] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   83.918796] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   83.918809] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   83.918816] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   83.918822] tiziano_sharpen_init: Sharpening initialized successfully
[   83.918827] tiziano_sdns_init: Initializing SDNS processing
[   83.918835] tiziano_sdns_init: Using linear SDNS parameters
[   83.918841] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   83.918848] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   83.918854] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   83.918870] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   83.918877] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   83.918916] tiziano_sdns_init: SDNS processing initialized successfully
[   83.918924] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   83.918929] tiziano_mdns_init: Using linear MDNS parameters
[   83.918936] tiziano_mdns_init: MDNS processing initialized successfully
[   83.918942] tiziano_clm_init: Initializing CLM processing
[   83.918947] tiziano_dpc_init: Initializing DPC processing
[   83.918952] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   83.918958] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   83.918965] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   83.918971] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   83.918980] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   83.918987] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   83.918992] tiziano_hldc_init: Initializing HLDC processing
[   83.918999] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   83.919006] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   83.919012] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   83.919019] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   83.919026] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   83.919033] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   83.919040] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   83.919047] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   83.919054] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   83.919061] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   83.919068] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   83.919074] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   83.919082] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   83.919087] tiziano_adr_params_refresh: Refreshing ADR parameters
[   83.919093] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   83.919098] tiziano_adr_params_init: Initializing ADR parameter arrays
[   83.919105] tisp_adr_set_params: Writing ADR parameters to registers
[   83.919120] tisp_adr_set_params: ADR parameters written to hardware
[   83.919126] tisp_event_set_cb: Setting callback for event 18
[   83.919133] tisp_event_set_cb: Event 18 callback set to c0686d98
[   83.919139] tisp_event_set_cb: Setting callback for event 2
[   83.919145] tisp_event_set_cb: Event 2 callback set to c068589c
[   83.919150] tiziano_adr_init: ADR processing initialized successfully
[   83.919157] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   83.919162] tiziano_bcsh_init: Initializing BCSH processing
[   83.919167] tiziano_ydns_init: Initializing YDNS processing
[   83.919172] tiziano_rdns_init: Initializing RDNS processing
[   83.919178] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   83.919183] tisp_event_init: Initializing ISP event system
[   83.919190] tisp_event_init: SAFE event system initialized with 20 nodes
[   83.919196] tisp_event_set_cb: Setting callback for event 4
[   83.919202] tisp_event_set_cb: Event 4 callback set to c06858c8
[   83.919208] tisp_event_set_cb: Setting callback for event 5
d[   83.919214] tisp_event_set_cb: Event 5 callback set to c0685d90
[   83.919220] tisp_event_set_cb: Setting callback for event 7
[   83.919226] tisp_event_set_cb: Event 7 callback set to c068595c
[   83.919232] tisp_event_set_cb: Setting callback for event 9
[   83.919238] tisp_event_set_cb: Event 9 callback set to c06859e4
[   83.919244] tisp_event_set_cb: Setting callback for event 8
[   83.919250] tisp_event_set_cb: Event 8 callback set to c0685aa8
[   83.919256] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   83.919262] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   83.919268] tisp_param_operate_init: Initializing parameter operations
[   83.919275] tisp_netlink_init: Initializing netlink communication
[   83.919280] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   83.919310] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   83.919321] tisp_netlink_init: Netlink socket created successfully
[   83.919327] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   83.919333] tisp_code_create_tuning_node: Device already created, skipping
[   83.919339] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   83.919345] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   83.919352] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   83.919358] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   83.919367] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   83.919375] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   83.919383] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   83.919391] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   83.919398] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   83.919406] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85f38000, isp_dev->subdevs=85f3b274 ***
[   83.919420] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   83.919426] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   83.919432] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   83.919437] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   83.919444] csi_video_s_stream: sd=85217400, enable=0
[   83.919450] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   83.919456] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   83.919464] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=0
[   83.919471] tx_isp_csi_slake_subdev: CSI state 2->1, though skipping disabling clocks
[   83.919477] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   83.919482] ispcore_slake_module: CSI slake success
[   83.919487] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   83.919494] *** tx_isp_vic_slake_subdev: ENTRY - sd=85e4a000 ***
[   83.919500] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85e4a000, current state=1 ***
[   83.919507] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   83.919512] ispcore_slake_module: VIC slake success
[   83.919517] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   83.919523] ispcore_slake_module: Skipping Disabling ISP clocks
[   83.919527] ispcore_slake_module: Complete, result=0<6>[   83.919533] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   83.919540] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   83.919546] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   83.919553] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   83.919561] gc2053: s_stream called with enable=1
[   83.919568] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.919574] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   83.919581] gc2053: About to write streaming registers for interface 1
[   83.919587] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.919597] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   83.919918] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.919926] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.919936] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   83.922720] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.922734] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.922740] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.922748] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.922754] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.922760] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.922766] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   83.922774] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   83.922780] gc2053: s_stream called with enable=1
[   83.922787] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.922793] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   83.922800] gc2053: About to write streaming registers for interface 1
[   83.922806] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.922815] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   83.923134] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.923141] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.923150] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   83.923466] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.923474] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.923480] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.923486] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.923492] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.923499] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.923505] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   83.923512] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   83.937350] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   83.937362] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   83.975249] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   83.975295] ISP IOCTL: cmd=0x800456d0 arg=0x7fa12590
[   83.975303] TX_ISP_VIDEO_LINK_SETUP: config=0
[   83.975309] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   83.975316] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   83.975323] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   83.975329] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   83.975335] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   83.975343] VIC activated: state 1 -> 2 (READY)
[   83.975349] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   83.975355] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   83.975362] isp_subdev_init_clks: Using platform data clock arrays: c06b76c0
[   83.975370] isp_subdev_init_clks: Using platform data clock configs
[   83.975378] Platform data clock[0]: name=cgu_isp, rate=100000000
[   83.975390] Clock cgu_isp: set rate 100000000 Hz, result=0
[   83.975397] Clock cgu_isp enabled successfully
[   83.975404] Platform data clock[1]: name=isp, rate=65535
[   83.975412] Clock isp enabled successfully
[   83.997341] CPM clock gates configured
[   83.997354] isp_subdev_init_clks: Successfully initialized 2 clocks
[   83.997362] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   83.997369] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   83.997374] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   83.997381] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   83.997388] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   83.997394] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   83.997401] csi_video_s_stream: sd=85217400, enable=1
[   83.997408] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   83.997416] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85e4a000, enable=1 ***
[   83.997422] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   83.997427] *** vic_core_s_stream: STREAM ON ***
[   83.997433] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   83.997439] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   83.997445] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.997454] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   83.997461] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   83.997467] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   83.997473] *** STREAMING: Configuring CPM registers for VIC access ***
[   84.027357] STREAMING: CPM clocks configured for VIC access
[   84.027373] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   84.027379] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   84.027386] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   84.027392] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   84.027398] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   84.027404] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   84.027413] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   84.027420] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   84.027427] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   84.027433] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   84.027439] *** VIC unlock: Commands written, checking VIC status register ***
[   84.027445] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   84.027451] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   84.027457] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   84.027463] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   84.027469] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   84.027475] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   84.027557] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   84.027565] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   84.027571] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   84.027579] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   84.027585] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   84.027593] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   84.027599] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   84.027605] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   84.027611] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   84.027617] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   84.027624] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   84.027629] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   84.027635] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   84.027642] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   84.027648] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   84.027653] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   84.027660] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   84.027666] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   84.027672] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   84.027677] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   84.027685] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   84.027691] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   84.027700] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   84.027707] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   84.027713] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   84.027720] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   84.027726] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   84.027731] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   84.027737] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   84.027743] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   84.027750] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   84.027756] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.027764] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.027771] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   84.027777] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   84.027783] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   84.027790] ispvic_frame_channel_s_stream: arg1=85e4a000, arg2=1
[   84.027796] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85e4a000
[   84.027803] ispvic_frame_channel_s_stream[2471]: streamon
[   84.027809] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   84.027815] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   84.027821] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   84.027827] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   84.027833] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   84.027840] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   84.027845] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   84.027853] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   84.027859] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   84.027865] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   84.027870] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   84.027876] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   84.027883] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   84.027891] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   84.027898] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   84.027906] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   84.027913] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   84.027921] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   84.027927] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   84.027933] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   84.027939] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   84.027946] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   84.027952] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   84.027958] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   84.027963] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.027970] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.027975] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   84.027989] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   84.027997] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   84.028061] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   84.028073] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   84.028079] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   84.028089] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   84.028095] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   84.028101] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   84.028107] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   84.028114] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   84.029123] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   84.029128] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   84.029133] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   84.029241] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.029349] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.029356] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   84.029362] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   84.029367] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   84.029373] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   84.029379] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   84.029387] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   84.029393] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   84.029398] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   83.757785] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   83.757791] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   83.757798] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   83.757805] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   83.757812] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   83.757819] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   83.757826] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   83.757832] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   83.757840] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   83.757846] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   83.757853] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   83.757860] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   83.757867] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   83.757872] tiziano_adr_params_refresh: Refreshing ADR parameters
[   83.757878] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   83.757884] tiziano_adr_params_init: Initializing ADR parameter arrays
[   83.757890] tisp_adr_set_params: Writing ADR parameters to registers
[   83.757905] tisp_adr_set_params: ADR parameters written to hardware
[   83.757911] tisp_event_set_cb: Setting callback for event 18
[   83.757918] tisp_event_set_cb: Event 18 callback set to c0686d98
[   83.757924] tisp_event_set_cb: Setting callback for event 2
[   83.757930] tisp_event_set_cb: Event 2 callback set to c068589c
[   83.757935] tiziano_adr_init: ADR processing initialized successfully
[   83.757942] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   83.757947] tiziano_bcsh_init: Initializing BCSH processing
[   83.757952] tiziano_ydns_init: Initializing YDNS processing
[   83.757958] tiziano_rdns_init: Initializing RDNS processing
[   83.757963] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   83.757976] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1178000 (Binary Ninja EXACT) ***
[   83.757983] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1179000 (Binary Ninja EXACT) ***
[   83.757990] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x117a000 (Binary Ninja EXACT) ***
[   83.758062] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x117b000 (Binary Ninja EXACT) ***
[   83.758070] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x117c000 (Binary Ninja EXACT) ***
[   83.758077] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x117c800 (Binary Ninja EXACT) ***
[   83.758084] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x117d000 (Binary Ninja EXACT) ***
[   83.758090] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x117d800 (Binary Ninja EXACT) ***
[   83.758097] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   83.758104] *** tisp_init: AE0 buffer allocated at 0x01178000 ***
[   83.758110] *** CRITICAL FIX: data_b2f3c initialized to 0x81178000 (prevents stack corruption) ***
[   83.758119] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x550000 (Binary Ninja EXACT) ***
[   83.758126] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x551000 (Binary Ninja EXACT) ***
[   83.758133] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x552000 (Binary Ninja EXACT) ***
[   83.758140] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x553000 (Binary Ninja EXACT) ***
[   83.758147] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x554000 (Binary Ninja EXACT) ***
[   83.758154] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x554800 (Binary Ninja EXACT) ***
[   83.758160] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x555000 (Binary Ninja EXACT) ***
[   83.758167] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x555800 (Binary Ninja EXACT) ***
[   83.758174] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   83.758180] *** tisp_init: AE1 buffer allocated at 0x00550000 ***
[   83.758186] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   83.758192] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   83.758198] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   83.758204] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   83.758210] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   83.758217] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   83.758225] tiziano_ae_params_refresh: Refreshing AE parameters
[   83.758236] tiziano_ae_params_refresh: AE parameters refreshed
[   83.758242] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   83.758248] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   83.758253] tiziano_ae_para_addr: Setting up AE parameter addresses
[   83.758258] tiziano_ae_para_addr: AE parameter addresses configured
[   83.758265] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   83.758272] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   83.758279] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   83.758286] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   83.758293] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   83.758300] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   83.758306] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   83.758314] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b88a814 (Binary Ninja EXACT) ***
[   83.758320] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   83.758327] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   83.758334] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   83.758341] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   83.758347] tiziano_ae_set_hardware_param: Parameters written to AE0
[   83.758353] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   83.758360] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   83.758366] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   83.758372] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   83.758379] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   83.758386] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   83.758392] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   83.758399] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   83.758406] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   83.758412] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   83.758419] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   83.758426] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   83.758431] tiziano_ae_set_hardware_param: Parameters written to AE1
[   83.758437] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   83.758444] *** system_irq_func_set: Registered handler c0686aa0 at index 10 ***
[   83.766074] *** system_irq_func_set: Registered handler c0686b94 at index 27 ***
[   83.793998] *** system_irq_func_set: Registered handler c0686aa0 at index 26 ***
[   83.804106] *** system_irq_func_set: Registered handler c0686c7c at index 29 ***
[   83.819876] *** system_irq_func_set: Registered handler c0686c08 at index 28 ***
[   83.837340] *** system_irq_func_set: Registered handler c0686cf0 at index 30 ***
[   83.855153] *** system_irq_func_set: Registered handler c0686d44 at index 20 ***
[   83.869163] *** system_irq_func_set: Registered handler c0686d98 at index 18 ***
[   83.887011] *** system_irq_func_set: Registered handler c0686dec at index 31 ***
[   83.907741] *** system_irq_func_set: Registered handler c0686e40 at index 11 ***
[   83.918512] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   83.918534] tiziano_deflicker_expt: Generated 119 LUT entries
[   83.918540] tisp_event_set_cb: Setting callback for event 1
[   83.918548] tisp_event_set_cb: Event 1 callback set to c06866a0
[   83.918554] tisp_event_set_cb: Setting callback for event 6
[   83.918560] tisp_event_set_cb: Event 6 callback set to c0685c00
[   83.918566] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   83.918572] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   83.918579] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   83.918587] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   83.918594] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   83.918599] tiziano_awb_init: AWB hardware blocks enabled
[   83.918604] tiziano_gamma_init: Initializing Gamma processing
[   83.918610] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   83.918635] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   83.918640] tiziano_gib_init: Initializing GIB processing
[   83.918646] tiziano_lsc_init: Initializing LSC processing
[   83.918651] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   83.918658] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   83.918664] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   83.918671] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   83.918677] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   83.918715] tiziano_ccm_init: Initializing Color Correction Matrix
[   83.918720] tiziano_ccm_init: Using linear CCM parameters
[   83.918726] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   83.918732] jz_isp_ccm: EV=64, CT=9984
[   83.918739] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   83.918745] cm_control: saturation=128
[   83.918750] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   83.918756] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   83.918762] tiziano_ccm_init: CCM initialized successfully
[   83.918766] tiziano_dmsc_init: Initializing DMSC processing
[   83.918772] tiziano_sharpen_init: Initializing Sharpening
[   83.918777] tiziano_sharpen_init: Using linear sharpening parameters
[   83.918783] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   83.918790] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   83.918796] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   83.918809] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   83.918816] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   83.918822] tiziano_sharpen_init: Sharpening initialized successfully
[   83.918827] tiziano_sdns_init: Initializing SDNS processing
[   83.918835] tiziano_sdns_init: Using linear SDNS parameters
[   83.918841] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   83.918848] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   83.918854] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   83.918870] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   83.918877] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   83.918916] tiziano_sdns_init: SDNS processing initialized successfully
[   83.918924] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   83.918929] tiziano_mdns_init: Using linear MDNS parameters
[   83.918936] tiziano_mdns_init: MDNS processing initialized successfully
[   83.918942] tiziano_clm_init: Initializing CLM processing
[   83.918947] tiziano_dpc_init: Initializing DPC processing
[   83.918952] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   83.918958] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   83.918965] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   83.918971] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   83.918980] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   83.918987] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   83.918992] tiziano_hldc_init: Initializing HLDC processing
[   83.918999] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   83.919006] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   83.919012] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   83.919019] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   83.919026] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   83.919033] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   83.919040] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   83.919047] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   83.919054] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   83.919061] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   83.919068] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   83.919074] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   83.919082] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   83.919087] tiziano_adr_params_refresh: Refreshing ADR parameters
[   83.919093] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   83.919098] tiziano_adr_params_init: Initializing ADR parameter arrays
[   83.919105] tisp_adr_set_params: Writing ADR parameters to registers
[   83.919120] tisp_adr_set_params: ADR parameters written to hardware
[   83.919126] tisp_event_set_cb: Setting callback for event 18
[   83.919133] tisp_event_set_cb: Event 18 callback set to c0686d98
[   83.919139] tisp_event_set_cb: Setting callback for event 2
[   83.919145] tisp_event_set_cb: Event 2 callback set to c068589c
[   83.919150] tiziano_adr_init: ADR processing initialized successfully
[   83.919157] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   83.919162] tiziano_bcsh_init: Initializing BCSH processing
[   83.919167] tiziano_ydns_init: Initializing YDNS processing
[   83.919172] tiziano_rdns_init: Initializing RDNS processing
[   83.919178] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   83.919183] tisp_event_init: Initializing ISP event system
[   83.919190] tisp_event_init: SAFE event system initialized with 20 nodes
[   83.919196] tisp_event_set_cb: Setting callback for event 4
[   83.919202] tisp_event_set_cb: Event 4 callback set to c06858c8
[   83.919208] tisp_event_set_cb: Setting callback for event 5
[   83.919214] tisp_event_set_cb: Event 5 callback set to c0685d90
[   83.919220] tisp_event_set_cb: Setting callback for event 7
[   83.919226] tisp_event_set_cb: Event 7 callback set to c068595c
[   83.919232] tisp_event_set_cb: Setting callback for event 9
[   83.919238] tisp_event_set_cb: Event 9 callback set to c06859e4
[   83.919244] tisp_event_set_cb: Setting callback for event 8
[   83.919250] tisp_event_set_cb: Event 8 callback set to c0685aa8
[   83.919256] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   83.919262] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   83.919268] tisp_param_operate_init: Initializing parameter operations
[   83.919275] tisp_netlink_init: Initializing netlink communication
[   83.919280] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   83.919310] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   83.919321] tisp_netlink_init: Netlink socket created successfully
[   83.919327] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   83.919333] tisp_code_create_tuning_node: Device already created, skipping
[   83.919339] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   83.919345] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   83.919352] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   83.919358] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   83.919367] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   83.919375] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   83.919383] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   83.919391] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   83.919398] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   83.919406] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85f38000, isp_dev->subdevs=85f3b274 ***
[   83.919420] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   83.919426] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   83.919432] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   83.919437] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   83.919444] csi_video_s_stream: sd=85217400, enable=0
[   83.919450] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   83.919456] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   83.919464] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=0
[   83.919471] tx_isp_csi_slake_subdev: CSI state 2->1, though skipping disabling clocks
[   83.919477] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   83.919482] ispcore_slake_module: CSI slake success
[   83.919487] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   83.919494] *** tx_isp_vic_slake_subdev: ENTRY - sd=85e4a000 ***
[   83.919500] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85e4a000, current state=1 ***
[   83.919507] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   83.919512] ispcore_slake_module: VIC slake success
[   83.919517] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   83.919523] ispcore_slake_module: Skipping Disabling ISP clocks
[   83.919527] ispcore_slake_module: Complete, result=0<6>[   83.919533] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   83.919540] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   83.919546] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   83.919553] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   83.919561] gc2053: s_stream called with enable=1
[   83.919568] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.919574] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   83.919581] gc2053: About to write streaming registers for interface 1
[   83.919587] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.919597] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   83.919918] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.919926] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.919936] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   83.922720] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.922734] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.922740] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.922748] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.922754] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.922760] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.922766] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   83.922774] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   83.922780] gc2053: s_stream called with enable=1
[   83.922787] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.922793] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   83.922800] gc2053: About to write streaming registers for interface 1
[   83.922806] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.922815] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   83.923134] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.923141] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.923150] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   83.923466] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.923474] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.923480] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.923486] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.923492] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.923499] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.923505] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   83.923512] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   83.937350] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   83.937362] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   83.975249] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   83.975295] ISP IOCTL: cmd=0x800456d0 arg=0x7fa12590
[   83.975303] TX_ISP_VIDEO_LINK_SETUP: config=0
[   83.975309] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   83.975316] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   83.975323] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   83.975329] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   83.975335] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   83.975343] VIC activated: state 1 -> 2 (READY)
[   83.975349] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   83.975355] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   83.975362] isp_subdev_init_clks: Using platform data clock arrays: c06b76c0
[   83.975370] isp_subdev_init_clks: Using platform data clock configs
[   83.975378] Platform data clock[0]: name=cgu_isp, rate=100000000
[   83.975390] Clock cgu_isp: set rate 100000000 Hz, result=0
[   83.975397] Clock cgu_isp enabled successfully
[   83.975404] Platform data clock[1]: name=isp, rate=65535
[   83.975412] Clock isp enabled successfully
[   83.997341] CPM clock gates configured
[   83.997354] isp_subdev_init_clks: Successfully initialized 2 clocks
[   83.997362] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   83.997369] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   83.997374] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   83.997381] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   83.997388] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   83.997394] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   83.997401] csi_video_s_stream: sd=85217400, enable=1
[   83.997408] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   83.997416] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85e4a000, enable=1 ***
[   83.997422] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   83.997427] *** vic_core_s_stream: STREAM ON ***
[   83.997433] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   83.997439] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   83.997445] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.997454] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   83.997461] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   83.997467] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   83.997473] *** STREAMING: Configuring CPM registers for VIC access ***
[   84.027357] STREAMING: CPM clocks configured for VIC access
[   84.027373] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   84.027379] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   84.027386] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   84.027392] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   84.027398] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   84.027404] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   84.027413] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   84.027420] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   84.027427] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   84.027433] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   84.027439] *** VIC unlock: Commands written, checking VIC status register ***
[   84.027445] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   84.027451] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   84.027457] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   84.027463] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   84.027469] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   84.027475] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   84.027557] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   84.027565] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   84.027571] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   84.027579] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   84.027585] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   84.027593] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   84.027599] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   84.027605] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   84.027611] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   84.027617] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   84.027624] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   84.027629] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   84.027635] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   84.027642] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   84.027648] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   84.027653] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   84.027660] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   84.027666] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   84.027672] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   84.027677] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   84.027685] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   84.027691] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   84.027700] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   84.027707] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   84.027713] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   84.027720] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   84.027726] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   84.027731] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   84.027737] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   84.027743] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   84.027750] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   84.027756] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.027764] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.027771] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   84.027777] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   84.027783] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   84.027790] ispvic_frame_channel_s_stream: arg1=85e4a000, arg2=1
[   84.027796] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85e4a000
[   84.027803] ispvic_frame_channel_s_stream[2471]: streamon
[   84.027809] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   84.027815] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   84.027821] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   84.027827] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   84.027833] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   84.027840] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   84.027845] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   84.027853] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   84.027859] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   84.027865] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   84.027870] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   84.027876] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   84.027883] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   84.027891] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   84.027898] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   84.027906] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   84.027913] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   84.027921] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   84.027927] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   84.027933] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   84.027939] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   84.027946] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   84.027952] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   84.027958] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   84.027963] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.027970] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.027975] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   84.027989] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   84.027997] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   84.028061] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   84.028073] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   84.028079] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   84.028089] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   84.028095] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   84.028101] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   84.028107] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   84.028114] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   84.029123] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   84.029128] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   84.029133] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   84.029241] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.029349] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.029356] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   84.029362] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   84.029367] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   84.029373] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   84.029379] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   84.029387] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   84.029393] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   84.029398] *** tx_vic_enable_irq: completed successfully ***
[   84.480145] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   84.480159] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   84.480165] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   84.480177] gc2053: s_stream called with enable=1
[   84.480183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.480190] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   84.480196] gc2053: About to write streaming registers for interface 1
[   84.480202] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   84.480212] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.480531] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.480539] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.480547] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   84.480865] sensor_write: reg=0x3e val=0x91 SUCCESS
[   84.480873] sensor_write_array: reg[2] 0x3e=0x91 OK
[   84.480879] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.480885] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   84.480892] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   84.480898] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   84.480904] gc2053: s_stream called with enable=1
[   84.480911] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.480917] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   84.480923] gc2053: About to write streaming registers for interface 1
[   84.480929] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   84.480937] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.481249] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.481256] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.481264] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   84.481578] sensor_write: reg=0x3e val=0x91 SUCCESS
[   84.481585] sensor_write_array: reg[2] 0x3e=0x91 OK
[   84.481591] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.481597] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   84.481603] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   84.481609] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   84.658621] ISP M0 device open called from pid 2523
[   84.659110] *** REFERENCE DRIVER IMPLEMENTATION ***
[   84.659125] ISP M0 tuning buffer allocated: 81198000 (size=0x500c, aligned)
[   84.659131] tisp_par_ioctl global variable set: 81198000
[   84.659211] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   84.659220] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   84.659226] isp_core_tuning_init: Initializing tuning data structure
[   84.659246] isp_core_tuning_init: Tuning data structure initialized at 811a0000
[   84.659252] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   84.659258] *** SAFE: mode_flag properly initialized using struct member access ***
[   84.659264] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a0000
[   84.659270] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   84.659276] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   84.659282] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.659290] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.659296] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.659302] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.659307] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.659332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   84.659339] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   84.659345] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   84.659354] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   84.659360] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   84.659367] CRITICAL: Cannot access saturation field at 811a0024 - PREVENTING BadVA CRASH
[   84.659760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.659773] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   84.659780] Set control: cmd=0x980901 value=128
[   84.659848] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.659856] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   84.659862] Set control: cmd=0x98091b value=128
[   84.659923] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.659931] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   84.659938] Set control: cmd=0x980902 value=128
[   84.659944] tisp_bcsh_saturation: saturation=128
[   84.659949] tiziano_bcsh_update: Updating BCSH parameters
[   84.659956]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   84.659962] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   84.660022] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660030] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   84.660036] Set control: cmd=0x980900 value=128
[   84.660113] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660121] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   84.660128] Set control: cmd=0x980901 value=128
[   84.660188] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660196] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   84.660202] Set control: cmd=0x98091b value=128
[   84.660262] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660270] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   84.660276] Set control: cmd=0x980902 value=128
[   84.660282] tisp_bcsh_saturation: saturation=128
[   84.660287] tiziano_bcsh_update: Updating BCSH parameters
[   84.660294]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   84.660300] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   84.660360] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660368] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   84.660375] Set control: cmd=0x980900 value=128
[   84.660442] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.660450] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   84.660456] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   84.660522] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.660529] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   84.660535] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   84.660602] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660610] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   84.660616] Set control: cmd=0x980914 value=0
[   84.661650] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.661662] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   84.661669] Set control: cmd=0x980915 value=0
[   84.661848] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.661858] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   84.661864] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   84.662016] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   84.662027] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   84.662034] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   84.662042] csi_video_s_stream: sd=85217400, enable=0
[   84.662048] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   84.662056] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85e4a000, enable=0 ***
[   84.662062] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   84.662068] *** vic_core_s_stream: STREAM OFF ***
[   84.662076] gc2053: s_stream called with enable=0
[   84.662084] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.662090] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   84.662096] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   84.662105] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.662430] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.662437] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.662446] sensor_write: reg=0x3e val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.665395] sensor_write: reg=0x3e val=0x00 SUCCESS
[   84.665407] sensor_write_array: reg[2] 0x3e=0x00 OK
[   84.665414] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.665421] gc2053: Sensor hardware streaming stopped
[   84.665428] gc2053: s_stream called with enable=0
[   84.665435] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.665441] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   84.665447] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   84.665456] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.666018] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.666028] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.666038] sensor_write: reg=0x3e val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.666350] sensor_write: reg=0x3e val=0x00 SUCCESS
[   84.666357] sensor_write_array: reg[2] 0x3e=0x00 OK
[   84.666364] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.666370] gc2053: Sensor hardware streaming stopped
[   84.666385] ISP IOCTL: cmd=0x800456d1 arg=0x7fa12590
[   84.666393] tx_isp_video_link_destroy: Destroying links for config 0
[   84.666450] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   84.666544] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.666554] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   84.666561] Set control: cmd=0x8000164 value=1
[   84.666569] ISP IOCTL: cmd=0x800456d0 arg=0x7fa12590
[   84.666575] TX_ISP_VIDEO_LINK_SETUP: config=0
[   84.666582] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   84.666587] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   84.666594] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   84.666600] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   84.666606] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   84.666613] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   84.666620] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   84.666626] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   84.666632] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   84.666639] csi_video_s_stream: sd=85217400, enable=1
[   84.666646] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   84.666654] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85e4a000, enable=1 ***
[   84.666660] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   84.666665] *** vic_core_s_stream: STREAM ON ***
[   84.666670] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   84.666676] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   84.666682] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.666691] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   84.666698] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   84.666704] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   84.666710] *** STREAMING: Configuring CPM registers for VIC access ***
[   84.666824] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.666835] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.666842] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.666847] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.666852] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.687354] STREAMING: CPM clocks configured for VIC access
[   84.687369] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   84.687375] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   84.687382] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   84.687388] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   84.687394] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   84.687400] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   84.687408] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   84.687415] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   84.687422] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   84.687428] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   84.687434] *** VIC unlock: Commands written, checking VIC status register ***
[   84.687440] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   84.687446] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   84.687452] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   84.687458] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   84.687463] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   84.687469] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   84.687544] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   84.687552] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   84.687559] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   84.687566] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[INFO:WS.cpp]: Server started on port 8089
[   84.687572] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   84.687580] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   84.687586] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   84.687592] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   84.687598] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   84.687604] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   84.687610] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   84.687616] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   84.687622] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   84.687628] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   84.687634] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   84.687640] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   84.687646] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   84.687652] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   84.687658] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   84.687663] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   84.687670] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   84.687676] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   84.687686] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   84.687692] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   84.687698] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   84.687706] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   84.687711] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   84.687717] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   84.687722] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   84.687728] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   84.687735] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   84.687741] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.687749] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.687755] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   84.687761] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   84.687767] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   84.687774] ispvic_frame_channel_s_stream: arg1=85e4a000, arg2=1
[   84.687780] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85e4a000
[   84.687786] ispvic_frame_channel_s_stream[2471]: streamon
[   84.687793] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   84.687799] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   84.687804] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   84.687810] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   84.687816] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   84.687823] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   84.687828] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   84.687836] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   84.687842] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   84.687848] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   84.687853] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   84.687859] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   84.687866] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   84.687873] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   84.687881] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   84.687888] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   84.687896] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   84.687904] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   84.687910] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   84.687915] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   84.687921] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   84.687928] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   84.687934] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   84.687940] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   84.687946] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.687952] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.687958] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   84.687970] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   84.687979] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   84.688060] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   84.688072] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   84.688079] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   84.688088] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   84.688095] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   84.688100] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   84.688106] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   84.688114] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   84.689122] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   84.689128] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   84.689133] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   84.689241] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.689348] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.689356] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   84.689362] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   84.689367] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   84.689373] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   84.689379] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   84.689386] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   84.689392] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   84.689398] *** tx_vic_enable_irq: completed successfully ***
[   85.104842] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   85.104858] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   85.104864] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   85.104875] gc2053: s_stream called with enable=1
[   85.104882] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   85.104888] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   85.104894] gc2053: About to write streaming registers for interface 1
[   85.104900] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   85.104911] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   85.105236] sensor_write: reg=0xfe val=0x00 SUCCESS
[   85.105244] sensor_write_array: reg[1] 0xfe=0x00 OK
[   85.105252] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   85.111656] sensor_write: reg=0x3e val=0x91 SUCCESS
[   85.111669] sensor_write_array: reg[2] 0x3e=0x91 OK
[   85.111676] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   85.111684] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   85.111690] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   85.111696] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   85.111703] gc2053: s_stream called with enable=1
[   85.111710] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   85.111716] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   85.111722] gc2053: About to write streaming registers for interface 1
[   85.111728] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   85.111738] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   85.112056] sensor_write: reg=0xfe val=0x00 SUCCESS
[   85.112064] sensor_write_array: reg[1] 0xfe=0x00 OK
[   85.112072] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   85.112391] sensor_write: reg=0x3e val=0x91 SUCCESS
[   85.112398] sensor_write_array: reg[2] 0x3e=0x91 OK
[   85.112404] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   85.112411] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   85.112417] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   85.112423] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   85.112662] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   85.112674] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   85.112680] Set control: cmd=0x980918 value=2
[   85.112825] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.112835] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.112840] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.112978] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.112988] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.112994] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113130] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113244] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113253] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113258] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113406] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113416] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113422] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113540] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113548] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113554] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113681] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113689] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113695] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113821] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113830] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113836] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.114050] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.114059] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.114065] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.114197] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.114206] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.114212] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1

[   84.027653] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   84.027660] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   84.027666] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   84.027672] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   84.027677] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   84.027685] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   84.027691] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   84.027700] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   84.027707] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   84.027713] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   84.027720] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   84.027726] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   84.027731] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   84.027737] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   84.027743] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   84.027750] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   84.027756] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.027764] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.027771] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   84.027777] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   84.027783] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   84.027790] ispvic_frame_channel_s_stream: arg1=85e4a000, arg2=1
[   84.027796] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85e4a000
[   84.027803] ispvic_frame_channel_s_stream[2471]: streamon
[   84.027809] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   84.027815] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   84.027821] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   84.027827] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   84.027833] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   84.027840] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   84.027845] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   84.027853] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   84.027859] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   84.027865] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   84.027870] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   84.027876] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   84.027883] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   84.027891] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   84.027898] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   84.027906] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   84.027913] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   84.027921] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   84.027927] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   84.027933] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   84.027939] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   84.027946] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   84.027952] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   84.027958] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   84.027963] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.027970] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.027975] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   84.027989] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   84.027997] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   84.028061] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   84.028073] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   84.028079] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   84.028089] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   84.028095] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   84.028101] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   84.028107] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   84.028114] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   84.029123] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   84.029128] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   84.029133] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   84.029241] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.029349] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.029356] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   84.029362] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   84.029367] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   84.029373] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   84.029379] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   84.029387] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   84.029393] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   84.029398] *** tx_vic_enable_irq: completed successfully ***
[   84.480145] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   84.480159] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   84.480165] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   84.480177] gc2053: s_stream called with enable=1
[   84.480183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.480190] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   84.480196] gc2053: About to write streaming registers for interface 1
[   84.480202] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   84.480212] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.480531] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.480539] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.480547] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   84.480865] sensor_write: reg=0x3e val=0x91 SUCCESS
[   84.480873] sensor_write_array: reg[2] 0x3e=0x91 OK
[   84.480879] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.480885] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   84.480892] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   84.480898] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   84.480904] gc2053: s_stream called with enable=1
[   84.480911] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.480917] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   84.480923] gc2053: About to write streaming registers for interface 1
[   84.480929] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   84.480937] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.481249] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.481256] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.481264] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   84.481578] sensor_write: reg=0x3e val=0x91 SUCCESS
[   84.481585] sensor_write_array: reg[2] 0x3e=0x91 OK
[   84.481591] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.481597] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   84.481603] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   84.481609] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   84.658621] ISP M0 device open called from pid 2523
[   84.659110] *** REFERENCE DRIVER IMPLEMENTATION ***
[   84.659125] ISP M0 tuning buffer allocated: 81198000 (size=0x500c, aligned)
[   84.659131] tisp_par_ioctl global variable set: 81198000
[   84.659211] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   84.659220] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   84.659226] isp_core_tuning_init: Initializing tuning data structure
[   84.659246] isp_core_tuning_init: Tuning data structure initialized at 811a0000
[   84.659252] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   84.659258] *** SAFE: mode_flag properly initialized using struct member access ***
[   84.659264] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a0000
[   84.659270] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   84.659276] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   84.659282] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.659290] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.659296] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.659302] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.659307] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.659332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   84.659339] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   84.659345] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   84.659354] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   84.659360] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   84.659367] CRITICAL: Cannot access saturation field at 811a0024 - PREVENTING BadVA CRASH
[   84.659760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.659773] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   84.659780] Set control: cmd=0x980901 value=128
[   84.659848] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.659856] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   84.659862] Set control: cmd=0x98091b value=128
[   84.659923] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.659931] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   84.659938] Set control: cmd=0x980902 value=128
[   84.659944] tisp_bcsh_saturation: saturation=128
[   84.659949] tiziano_bcsh_update: Updating BCSH parameters
[   84.659956]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   84.659962] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   84.660022] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660030] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   84.660036] Set control: cmd=0x980900 value=128
[   84.660113] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660121] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   84.660128] Set control: cmd=0x980901 value=128
[   84.660188] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660196] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   84.660202] Set control: cmd=0x98091b value=128
[   84.660262] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660270] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   84.660276] Set control: cmd=0x980902 value=128
[   84.660282] tisp_bcsh_saturation: saturation=128
[   84.660287] tiziano_bcsh_update: Updating BCSH parameters
[   84.660294]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   84.660300] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   84.660360] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660368] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   84.660375] Set control: cmd=0x980900 value=128
[   84.660442] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.660450] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   84.660456] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   84.660522] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.660529] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   84.660535] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   84.660602] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.660610] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   84.660616] Set control: cmd=0x980914 value=0
[   84.661650] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.661662] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   84.661669] Set control: cmd=0x980915 value=0
[   84.661848] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.661858] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   84.661864] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   84.662016] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   84.662027] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   84.662034] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   84.662042] csi_video_s_stream: sd=85217400, enable=0
[   84.662048] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   84.662056] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85e4a000, enable=0 ***
[   84.662062] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   84.662068] *** vic_core_s_stream: STREAM OFF ***
[   84.662076] gc2053: s_stream called with enable=0
[   84.662084] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.662090] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   84.662096] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   84.662105] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.662430] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.662437] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.662446] sensor_write: reg=0x3e val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.665395] sensor_write: reg=0x3e val=0x00 SUCCESS
[   84.665407] sensor_write_array: reg[2] 0x3e=0x00 OK
[   84.665414] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.665421] gc2053: Sensor hardware streaming stopped
[   84.665428] gc2053: s_stream called with enable=0
[   84.665435] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   84.665441] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   84.665447] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   84.665456] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.666018] sensor_write: reg=0xfe val=0x00 SUCCESS
[   84.666028] sensor_write_array: reg[1] 0xfe=0x00 OK
[   84.666038] sensor_write: reg=0x3e val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   84.666350] sensor_write: reg=0x3e val=0x00 SUCCESS
[   84.666357] sensor_write_array: reg[2] 0x3e=0x00 OK
[   84.666364] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   84.666370] gc2053: Sensor hardware streaming stopped
[   84.666385] ISP IOCTL: cmd=0x800456d1 arg=0x7fa12590
[   84.666393] tx_isp_video_link_destroy: Destroying links for config 0
[   84.666450] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   84.666544] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   84.666554] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   84.666561] Set control: cmd=0x8000164 value=1
[   84.666569] ISP IOCTL: cmd=0x800456d0 arg=0x7fa12590
[   84.666575] TX_ISP_VIDEO_LINK_SETUP: config=0
[   84.666582] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   84.666587] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   84.666594] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   84.666600] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   84.666606] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   84.666613] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   84.666620] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   84.666626] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   84.666632] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   84.666639] csi_video_s_stream: sd=85217400, enable=1
[   84.666646] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   84.666654] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85e4a000, enable=1 ***
[   84.666660] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   84.666665] *** vic_core_s_stream: STREAM ON ***
[   84.666670] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   84.666676] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   84.666682] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.666691] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   84.666698] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   84.666704] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   84.666710] *** STREAMING: Configuring CPM registers for VIC access ***
[   84.666824] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.666835] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.666842] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.666847] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.666852] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.687354] STREAMING: CPM clocks configured for VIC access
[   84.687369] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   84.687375] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   84.687382] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   84.687388] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   84.687394] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   84.687400] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   84.687408] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   84.687415] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   84.687422] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   84.687428] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   84.687434] *** VIC unlock: Commands written, checking VIC status register ***
[   84.687440] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   84.687446] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   84.687452] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   84.687458] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   84.687463] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   84.687469] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   84.687544] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   84.687552] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   84.687559] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   84.687566] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   84.687572] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   84.687580] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   84.687586] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   84.687592] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   84.687598] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   84.687604] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   84.687610] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   84.687616] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   84.687622] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   84.687628] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   84.687634] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   84.687640] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   84.687646] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   84.687652] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   84.687658] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   84.687663] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   84.687670] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   84.687676] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   84.687686] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   84.687692] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   84.687698] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   84.687706] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   84.687711] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   84.687717] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   84.687722] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   84.687728] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   84.687735] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   84.687741] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.687749] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.687755] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   84.687761] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   84.687767] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   84.687774] ispvic_frame_channel_s_stream: arg1=85e4a000, arg2=1
[   84.687780] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85e4a000
[   84.687786] ispvic_frame_channel_s_stream[2471]: streamon
[   84.687793] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   84.687799] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   84.687804] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   84.687810] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   84.687816] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   84.687823] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   84.687828] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   84.687836] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   84.687842] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   84.687848] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   84.687853] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   84.687859] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   84.687866] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   84.687873] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   84.687881] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   84.687888] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   84.687896] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   84.687904] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   84.687910] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   84.687915] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   84.687921] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   84.687928] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   84.687934] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   84.687940] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   84.687946] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   84.687952] ispvic_frame_channel_qbuf: arg1=85e4a000, arg2=  (null)
[   84.687958] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   84.687970] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   84.687979] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   84.688060] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   84.688072] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   84.688079] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   84.688088] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   84.688095] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   84.688100] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   84.688106] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   84.688114] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   84.689122] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   84.689128] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   84.689133] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   84.689241] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.689348] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   84.689356] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   84.689362] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   84.689367] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   84.689373] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   84.689379] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   84.689386] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   84.689392] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   84.689398] *** tx_vic_enable_irq: completed successfully ***
[   85.104842] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   85.104858] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   85.104864] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   85.104875] gc2053: s_stream called with enable=1
[   85.104882] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   85.104888] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   85.104894] gc2053: About to write streaming registers for interface 1
[   85.104900] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   85.104911] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   85.105236] sensor_write: reg=0xfe val=0x00 SUCCESS
[   85.105244] sensor_write_array: reg[1] 0xfe=0x00 OK
[   85.105252] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   85.111656] sensor_write: reg=0x3e val=0x91 SUCCESS
[   85.111669] sensor_write_array: reg[2] 0x3e=0x91 OK
[   85.111676] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   85.111684] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   85.111690] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   85.111696] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   85.111703] gc2053: s_stream called with enable=1
[   85.111710] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   85.111716] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   85.111722] gc2053: About to write streaming registers for interface 1
[   85.111728] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   85.111738] sensor_write: reg=0xfe val=0x00, client=85499d00, adapter=i2c0, addr=0x37
[   85.112056] sensor_write: reg=0xfe val=0x00 SUCCESS
[   85.112064] sensor_write_array: reg[1] 0xfe=0x00 OK
[   85.112072] sensor_write: reg=0x3e val=0x91, client=85499d00, adapter=i2c0, addr=0x37
[   85.112391] sensor_write: reg=0x3e val=0x91 SUCCESS
[   85.112398] sensor_write_array: reg[2] 0x3e=0x91 OK
[   85.112404] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   85.112411] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   85.112417] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   85.112423] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   85.112662] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   85.112674] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   85.112680] Set control: cmd=0x980918 value=2
[   85.112825] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.112835] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.112840] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.112978] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.112988] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.112994] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113130] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113244] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113253] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113258] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113406] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113416] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113422] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113540] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113548] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113554] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113681] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113689] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113695] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.113821] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.113830] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.113836] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.114050] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.114059] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.114065] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.114197] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.114206] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   85.114212] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   85.516632] *** FRAME CHANNEL OPEN: minor=54 ***
[   85.516644] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   85.516651] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   85.516657] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   85.516663] *** SAFE: Frame channel device stored in file->private_data ***
[   85.516669] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   85.516677] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   85.516695] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   85.516702] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   85.516711] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   85.517381] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   85.517393] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   85.517399] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   85.517407] Channel 0: Request 4 buffers, type=1 memory=2
[   85.517413] Channel 0: USERPTR mode - client will provide buffers
[   85.517419] Channel 0: USERPTR mode - 4 user buffers expected
[   85.517429] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 81156f00 ***
[   85.517436] *** Channel 0: VIC active_buffer_count set to 4 ***
[   85.517441] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   85.517448] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   85.517475] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.517483] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.517490] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.517496] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.517503] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   85.517511] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   85.517518] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.517525] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   85.517531] *** Channel 0: QBUF - Queue buffer index=0 ***
[   85.517537] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   85.517545] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   85.517551] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.517558] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.517565] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   85.517573] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   85.517581] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   85.517589] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=1 ***
[   85.517595] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   85.517603] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   85.517610] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.517621] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.517627] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.517633] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.517639] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.517647] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   85.517654] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   85.517661] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.517668] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   85.517675] *** Channel 0: QBUF - Queue buffer index=1 ***
[   85.517681] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   85.517687] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   85.517694] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.517700] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.517707] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   85.517714] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   85.517722] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   85.517730] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=2 ***
[   85.517737] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   85.517743] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   85.517749] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.517758] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.517765] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.517771] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.517777] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.517784] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   85.517791] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   85.517798] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.517805] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   85.517811] *** Channel 0: QBUF - Queue buffer index=2 ***
[   85.517817] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   85.517825] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   85.517831] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.517837] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.517843] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   85.517851] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   85.517859] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   85.517867] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=3 ***
[   85.517873] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   85.517880] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   85.517886] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.517895] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.517901] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.517907] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.517913] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.517921] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   85.517928] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   85.517935] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.517942] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   85.517949] *** Channel 0: QBUF - Queue buffer index=3 ***
[   85.517955] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   85.517961] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   85.517967] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.517973] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.517980] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   85.517988] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   85.517996] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   85.518003] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   85.518010] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   85.518017] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   85.518023] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.518111] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   85.518121] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   85.518127] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   85.518134] Channel 0: STREAMON - Enqueuing buffers in driver
[   85.518140] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   85.519902] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.519915] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.519922] *** Channel 0: Frame completion wait ***
[   85.519928] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.519935] *** Channel 0: Frame wait returned 10 ***
[   85.519941] *** Channel 0: Frame was ready, consuming it ***
[   85.520045] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.520053] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.520060] *** Channel 0: DQBUF - dequeue buffer request ***
[   85.520066] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.520077] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.520083] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.520090] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.520296] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.520308] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.520314] *** Channel 0: Frame completion wait ***
[   85.520320] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.574088] *** FRAME CHANNEL OPEN: minor=53 ***
[   85.574101] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   85.574107] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   85.574113] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   85.574119] *** SAFE: Frame channel device stored in file->private_data ***
[   85.574125] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   85.574133] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   85.574151] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   85.574159] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   85.574167] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   85.575009] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   85.575019] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   85.575027] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   85.575033] Channel 1: Request 2 buffers, type=1 memory=2
[   85.575040] Channel 1: USERPTR mode - client will provide buffers
[   85.575046] Channel 1: USERPTR mode - 2 user buffers expected
[   85.575056] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 81156880 ***
[   85.575063] *** Channel 1: VIC active_buffer_count set to 2 ***
[   85.575069] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   85.575075] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   85.575090] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.575097] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.575103] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.575110] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   85.575117] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   85.575125] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   85.575131] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.575139] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   85.575145] *** Channel 1: QBUF - Queue buffer index=0 ***
[   85.575151] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   85.575159] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   85.575166] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   85.575174] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   85.575182] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   85.575189] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=1 ***
[   85.575196] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   85.575203] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   85.575210] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   85.575220] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.575227] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.575233] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.575239] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   85.575246] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   85.575254] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   85.575261] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.575268] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   85.575274] *** Channel 1: QBUF - Queue buffer index=1 ***
[   85.575280] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   85.575287] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   85.575293] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   85.575301] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   85.575309] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   85.575317] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   85.575323] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   85.575331] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   85.575337] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   85.575431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   85.575442] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   85.575449] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   85.575455] Channel 1: STREAMON - Enqueuing buffers in driver
[   85.575461] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   85.580915] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.580928] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.580935] *** Channel 1: Frame completion wait ***
[   85.580941] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.580947] *** Channel 1: Frame wait returned 10 ***
[   85.580953] *** Channel 1: Frame was ready, consuming it ***
[   85.581018] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.581026] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.581033] *** Channel 1: DQBUF - dequeue buffer request ***
[   85.581039] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.581049] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.581055] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.581062] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.581317] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.581329] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.581335] *** Channel 1: Frame completion wait ***
[   85.581341] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.617344] *** Channel 0: Frame wait returned 0 ***
[   85.617369] *** Channel 0: Frame wait timeout/error, generating frame ***
[   85.617391] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.617399] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.617406] *** Channel 0: Frame completion wait ***
[   85.617411] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.617418] *** Channel 0: Frame wait returned 10 ***
[   85.617423] *** Channel 0: Frame was ready, consuming it ***
[   85.617431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.617438] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.617444] *** Channel 0: Frame completion wait ***
[   85.617449] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.677386] *** Channel 1: Frame wait returned 0 ***
[   85.677399] *** Channel 1: Frame wait timeout/error, generating frame ***
[   85.677421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.677429] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.677435] *** Channel 1: Frame completion wait ***
[   85.677441] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.677447] *** Channel 1: Frame wait returned 10 ***
[   85.677453] *** Channel 1: Frame was ready, consuming it ***
[   85.677461] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.677467] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.677473] *** Channel 1: Frame completion wait ***
[   85.677479] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.686990] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.687003] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   85.687010] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   85.687015] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   85.687021] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   85.717361] *** Channel 0: DQBUF wait returned 0 ***
[   85.717373] *** Channel 0: DQBUF timeout, generating frame ***
[   85.717395] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   85.717434] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.717442] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   85.717448] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   85.717454] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   85.717459] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   85.717577] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.717588] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.717595] *** Channel 0: DQBUF - dequeue buffer request ***
[   85.717601] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.717611] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.717617] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.717624] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.717642] *** Channel 0: Frame wait returned 0 ***
[   85.717649] *** Channel 0: Frame wait timeout/error, generating frame ***
[   85.717661] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.717669] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.717675] *** Channel 0: Frame completion wait ***
[   85.717681] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.717687] *** Channel 0: Frame wait returned 10 ***
[   85.717693] *** Channel 0: Frame was ready, consuming it ***
[   85.717700] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.717707] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.717713] *** Channel 0: Frame completion wait ***
[   85.717718] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.727475] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.727489] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.727495] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.727501] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.727509] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   85.727517] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   85.727523] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.727531] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   85.727537] *** Channel 0: QBUF - Queue buffer index=0 ***
[   85.727543] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   85.727551] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   85.727558] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.727565] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.727571] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   85.727579] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   85.727587] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   85.727595] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   85.727602] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   85.727609] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   85.727621] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.727693] *** Channel 0: Frame wait returned 9 ***
[   85.727699] *** Channel 0: Frame was ready, consuming it ***
[   85.727713] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.727719] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.727743] *** Channel 0: Frame completion wait ***
[   85.727749] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.777344] *** Channel 1: DQBUF wait returned 0 ***
[   85.777355] *** Channel 1: DQBUF timeout, generating frame ***
[   85.777365] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   85.777489] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.777498] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.777505] *** Channel 1: DQBUF - dequeue buffer request ***
[   85.777510] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.777520] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.777527] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.777533] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.777551] *** Channel 1: Frame wait returned 0 ***
[   85.777557] *** Channel 1: Frame wait timeout/error, generating frame ***
[   85.777569] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.777576] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.777583] *** Channel 1: Frame completion wait ***
[   85.777588] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.777595] *** Channel 1: Frame wait returned 10 ***
[   85.777600] *** Channel 1: Frame was ready, consuming it ***
[   85.777607] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.777615] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.777620] *** Channel 1: Frame completion wait ***
[   85.777626] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.779247] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.779261] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.779267] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.779274] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   85.779281] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   85.779306] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   85.779313] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.779321] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   85.779327] *** Channel 1: QBUF - Queue buffer index=0 ***
[   85.779333] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   85.779341] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   85.779348] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   85.779356] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   85.779364] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   85.779372] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   85.779379] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   85.779386] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   85.779397] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   85.779488] *** Channel 1: Frame wait returned 10 ***
[   85.779495] *** Channel 1: Frame was ready, consuming it ***
[   85.779509] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.779515] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.779522] *** Channel 1: Frame completion wait ***
[   85.779527] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.827341] *** Channel 0: Frame wait returned 0 ***
[   85.827353] *** Channel 0: Frame wait timeout/error, generating frame ***
[   85.827374] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.827381] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.827387] *** Channel 0: Frame completion wait ***
[   85.827393] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.827399] *** Channel 0: Frame wait returned 10 ***
[   85.827419] *** Channel 0: Frame was ready, consuming it ***
[   85.827427] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.827434] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.827439] *** Channel 0: Frame completion wait ***
[   85.827445] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.877389] *** Channel 1: Frame wait returned 0 ***
[   85.877401] *** Channel 1: Frame wait timeout/error, generating frame ***
[   85.877436] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.877444] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.877451] *** Channel 1: Frame completion wait ***
[   85.877457] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.877463] *** Channel 1: Frame wait returned 10 ***
[   85.877468] *** Channel 1: Frame was ready, consuming it ***
[   85.877477] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.877483] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.877489] *** Channel 1: Frame completion wait ***
[   85.877495] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   85.520077] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.520083] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.520090] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.520296] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.520308] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.520314] *** Channel 0: Frame completion wait ***
[   85.520320] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.574088] *** FRAME CHANNEL OPEN: minor=53 ***
[   85.574101] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   85.574107] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   85.574113] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   85.574119] *** SAFE: Frame channel device stored in file->private_data ***
[   85.574125] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   85.574133] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   85.574151] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   85.574159] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   85.574167] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   85.575009] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   85.575019] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   85.575027] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   85.575033] Channel 1: Request 2 buffers, type=1 memory=2
[   85.575040] Channel 1: USERPTR mode - client will provide buffers
[   85.575046] Channel 1: USERPTR mode - 2 user buffers expected
[   85.575056] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 81156880 ***
[   85.575063] *** Channel 1: VIC active_buffer_count set to 2 ***
[   85.575069] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   85.575075] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   85.575090] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.575097] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.575103] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.575110] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   85.575117] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   85.575125] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   85.575131] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.575139] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   85.575145] *** Channel 1: QBUF - Queue buffer index=0 ***
[   85.575151] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   85.575159] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   85.575166] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   85.575174] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   85.575182] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   85.575189] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=1 ***
[   85.575196] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   85.575203] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   85.575210] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   85.575220] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.575227] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.575233] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.575239] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   85.575246] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   85.575254] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   85.575261] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.575268] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   85.575274] *** Channel 1: QBUF - Queue buffer index=1 ***
[   85.575280] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   85.575287] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   85.575293] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   85.575301] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   85.575309] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   85.575317] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   85.575323] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   85.575331] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   85.575337] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   85.575431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   85.575442] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   85.575449] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   85.575455] Channel 1: STREAMON - Enqueuing buffers in driver
[   85.575461] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   85.580915] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.580928] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.580935] *** Channel 1: Frame completion wait ***
[   85.580941] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.580947] *** Channel 1: Frame wait returned 10 ***
[   85.580953] *** Channel 1: Frame was ready, consuming it ***
[   85.581018] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.581026] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.581033] *** Channel 1: DQBUF - dequeue buffer request ***
[   85.581039] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.581049] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.581055] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.581062] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.581317] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.581329] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.581335] *** Channel 1: Frame completion wait ***
[   85.581341] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.617344] *** Channel 0: Frame wait returned 0 ***
[   85.617369] *** Channel 0: Frame wait timeout/error, generating frame ***
[   85.617391] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.617399] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.617406] *** Channel 0: Frame completion wait ***
[   85.617411] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.617418] *** Channel 0: Frame wait returned 10 ***
[   85.617423] *** Channel 0: Frame was ready, consuming it ***
[   85.617431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.617438] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.617444] *** Channel 0: Frame completion wait ***
[   85.617449] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.677386] *** Channel 1: Frame wait returned 0 ***
[   85.677399] *** Channel 1: Frame wait timeout/error, generating frame ***
[   85.677421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.677429] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.677435] *** Channel 1: Frame completion wait ***
[   85.677441] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.677447] *** Channel 1: Frame wait returned 10 ***
[   85.677453] *** Channel 1: Frame was ready, consuming it ***
[   85.677461] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.677467] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.677473] *** Channel 1: Frame completion wait ***
[   85.677479] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.686990] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.687003] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   85.687010] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   85.687015] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   85.687021] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   85.717361] *** Channel 0: DQBUF wait returned 0 ***
[   85.717373] *** Channel 0: DQBUF timeout, generating frame ***
[   85.717395] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   85.717434] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.717442] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   85.717448] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   85.717454] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   85.717459] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   85.717577] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.717588] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.717595] *** Channel 0: DQBUF - dequeue buffer request ***
[   85.717601] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.717611] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.717617] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.717624] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.717642] *** Channel 0: Frame wait returned 0 ***
[   85.717649] *** Channel 0: Frame wait timeout/error, generating frame ***
[   85.717661] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.717669] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.717675] *** Channel 0: Frame completion wait ***
[   85.717681] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.717687] *** Channel 0: Frame wait returned 10 ***
[   85.717693] *** Channel 0: Frame was ready, consuming it ***
[   85.717700] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.717707] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.717713] *** Channel 0: Frame completion wait ***
[   85.717718] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.727475] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.727489] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.727495] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.727501] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.727509] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   85.727517] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   85.727523] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.727531] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   85.727537] *** Channel 0: QBUF - Queue buffer index=0 ***
[   85.727543] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   85.727551] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   85.727558] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.727565] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.727571] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   85.727579] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   85.727587] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   85.727595] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   85.727602] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   85.727609] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   85.727621] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.727693] *** Channel 0: Frame wait returned 9 ***
[   85.727699] *** Channel 0: Frame was ready, consuming it ***
[   85.727713] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.727719] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.727743] *** Channel 0: Frame completion wait ***
[   85.727749] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.777344] *** Channel 1: DQBUF wait returned 0 ***
[   85.777355] *** Channel 1: DQBUF timeout, generating frame ***
[   85.777365] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   85.777489] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.777498] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.777505] *** Channel 1: DQBUF - dequeue buffer request ***
[   85.777510] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.777520] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.777527] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.777533] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.777551] *** Channel 1: Frame wait returned 0 ***
[   85.777557] *** Channel 1: Frame wait timeout/error, generating frame ***
[   85.777569] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.777576] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.777583] *** Channel 1: Frame completion wait ***
[   85.777588] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.777595] *** Channel 1: Frame wait returned 10 ***
[   85.777600] *** Channel 1: Frame was ready, consuming it ***
[   85.777607] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.777615] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.777620] *** Channel 1: Frame completion wait ***
[   85.777626] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.779247] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.779261] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.779267] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.779274] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   85.779281] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   85.779306] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   85.779313] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.779321] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   85.779327] *** Channel 1: QBUF - Queue buffer index=0 ***
[   85.779333] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   85.779341] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   85.779348] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   85.779356] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   85.779364] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   85.779372] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   85.779379] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   85.779386] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   85.779397] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   85.779488] *** Channel 1: Frame wait returned 10 ***
[   85.779495] *** Channel 1: Frame was ready, consuming it ***
[   85.779509] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.779515] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.779522] *** Channel 1: Frame completion wait ***
[   85.779527] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.827341] *** Channel 0: Frame wait returned 0 ***
[   85.827353] *** Channel 0: Frame wait timeout/error, generating frame ***
[   85.827374] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.827381] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.827387] *** Channel 0: Frame completion wait ***
[   85.827393] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.827399] *** Channel 0: Frame wait returned 10 ***
[   85.827419] *** Channel 0: Frame was ready, consuming it ***
[   85.827427] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.827434] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.827439] *** Channel 0: Frame completion wait ***
[   85.827445] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.877389] *** Channel 1: Frame wait returned 0 ***
[   85.877401] *** Channel 1: Frame wait timeout/error, generating frame ***
[   85.877436] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.877444] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.877451] *** Channel 1: Frame completion wait ***
[   85.877457] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.877463] *** Channel 1: Frame wait returned 10 ***
[   85.877468] *** Channel 1: Frame was ready, consuming it ***
[   85.877477] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.877483] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.877489] *** Channel 1: Frame completion wait ***
[   85.877495] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.917337] *** Channel 0: DQBUF wait returned 0 ***
[   85.917348] *** Channel 0: DQBUF timeout, generating frame ***
[   85.917357] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   85.917382] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.917389] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   85.917395] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   85.917401] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   85.917407] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   85.917538] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.917548] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.917555] *** Channel 0: DQBUF - dequeue buffer request ***
[   85.917561] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.917570] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.917577] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.917583] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.927347] *** Channel 0: Frame wait returned 0 ***
[   85.927370] *** Channel 0: Frame wait timeout/error, generating frame ***
[   85.927391] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.927399] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.927405] *** Channel 0: Frame completion wait ***
[   85.927411] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.927417] *** Channel 0: Frame wait returned 10 ***
[   85.927423] *** Channel 0: Frame was ready, consuming it ***
[   85.927431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.927437] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.927443] *** Channel 0: Frame completion wait ***
[   85.927449] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.927619] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.927629] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.927635] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.927641] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.927649] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   85.927657] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   85.927663] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.927671] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   85.927677] *** Channel 0: QBUF - Queue buffer index=1 ***
[   85.927683] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   85.927691] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   85.927697] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.927705] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.927711] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   85.927719] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   85.927727] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   85.927735] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   85.927742] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   85.927749] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   85.927760] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.927826] *** Channel 0: DQBUF wait returned 19 ***
[   85.927837] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   85.927853] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   85.927861] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   85.927867] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   85.927873] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   85.927878] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   85.927995] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.928007] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.928014] *** Channel 0: DQBUF - dequeue buffer request ***
[   85.928020] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.928029] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.928037] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.928043] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.938095] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.938109] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.938115] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.938122] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   85.938129] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   85.938137] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   85.938143] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.938151] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   85.938157] *** Channel 0: QBUF - Queue buffer index=2 ***
[   85.938163] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   85.938171] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   85.938177] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   85.938184] *** Channel 0: QBUF EVENT - No VIC callback ***
[   85.938191] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   85.938199] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   85.938207] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   85.938215] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   85.938222] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   85.938229] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   85.938241] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   85.938326] *** Channel 0: Frame wait returned 9 ***
[   85.938333] *** Channel 0: Frame was ready, consuming it ***
[   85.938346] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.938353] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.938359] *** Channel 0: Frame completion wait ***
[   85.938365] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   85.977338] *** Channel 1: DQBUF wait returned 0 ***
[   85.977349] *** Channel 1: DQBUF timeout, generating frame ***
[   85.977359] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   85.977485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   85.977493] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   85.977500] *** Channel 1: DQBUF - dequeue buffer request ***
[   85.977506] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   85.977516] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   85.977523] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   85.977529] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   85.977547] *** Channel 1: Frame wait returned 0 ***
[   85.977553] *** Channel 1: Frame wait timeout/error, generating frame ***
[   85.977565] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.977573] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.977579] *** Channel 1: Frame completion wait ***
[   85.977585] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.977591] *** Channel 1: Frame wait returned 10 ***
[   85.977597] *** Channel 1: Frame was ready, consuming it ***
[   85.977605] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.977611] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.977617] *** Channel 1: Frame completion wait ***
[   85.977623] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   85.979999] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   85.980013] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   85.980019] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   85.980039] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   85.980047] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   85.980054] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   85.980061] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   85.980068] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   85.980075] *** Channel 1: QBUF - Queue buffer index=1 ***
[   85.980081] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   85.980089] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   85.980095] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   85.980104] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   85.980111] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   85.980120] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   85.980127] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   85.980133] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   85.980145] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   85.980231] *** Channel 1: Frame wait returned 10 ***
[   85.980238] *** Channel 1: Frame was ready, consuming it ***
[   85.980251] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   85.980259] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   85.980265] *** Channel 1: Frame completion wait ***
[   85.980271] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.037334] *** Channel 0: Frame wait returned 0 ***
[   86.037346] *** Channel 0: Frame wait timeout/error, generating frame ***
[   86.037367] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.037374] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.037381] *** Channel 0: Frame completion wait ***
[   86.037387] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.037393] *** Channel 0: Frame wait returned 10 ***
[   86.037399] *** Channel 0: Frame was ready, consuming it ***
[   86.037406] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.037413] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.037430] *** Channel 0: Frame completion wait ***
[   86.037436] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.077389] *** Channel 1: Frame wait returned 0 ***
[   86.077401] *** Channel 1: Frame wait timeout/error, generating frame ***
[   86.077423] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.077430] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.077436] *** Channel 1: Frame completion wait ***
[   86.077442] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.077449] *** Channel 1: Frame wait returned 10 ***
[   86.077454] *** Channel 1: Frame was ready, consuming it ***
[   86.077479] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.077486] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.077492] *** Channel 1: Frame completion wait ***
[   86.077498] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.127334] *** Channel 0: DQBUF wait returned 0 ***
[   86.127346] *** Channel 0: DQBUF timeout, generating frame ***
[   86.127355] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   86.127379] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   86.127387] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   86.127393] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   86.127398] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   86.127404] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   86.127520] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.127530] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.127537] *** Channel 0: DQBUF - dequeue buffer request ***
[   86.127543] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.127552] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.127560] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.127566] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.137352] *** Channel 0: Frame wait returned 0 ***
[   86.137377] *** Channel 0: Frame wait timeout/error, generating frame ***
[   86.137398] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.137405] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.137412] *** Channel 0: Frame completion wait ***
[   86.137417] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.137424] *** Channel 0: Frame wait returned 10 ***
[   86.137429] *** Channel 0: Frame was ready, consuming it ***
[   86.137437] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.137444] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.137450] *** Channel 0: Frame completion wait ***
[   86.137455] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.137640] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.137650] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.137657] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.137663] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   86.137671] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   86.137678] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   86.137685] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.137692] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   86.137698] *** Channel 0: QBUF - Queue buffer index=3 ***
[   86.137720] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   86.137728] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   86.137735] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   86.137742] *** Channel 0: QBUF EVENT - No VIC callback ***
[   86.137749] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   86.137757] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   86.137765] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   86.137773] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   86.137780] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   86.137787] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   86.137797] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   86.137887] *** Channel 0: DQBUF wait returned 19 ***
[   86.137898] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   86.137914] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   86.137922] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   86.137928] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   86.137934] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   86.137940] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   86.138060] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.138072] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.138078] *** Channel 0: DQBUF - dequeue buffer request ***
[   86.138084] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.138093] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.138100] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.138107] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.148203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.148216] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.148223] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.148230] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   86.148237] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   86.148244] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   86.148251] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.148258] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   86.148265] *** Channel 0: QBUF - Queue buffer index=0 ***
[   86.148270] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   86.148278] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   86.148285] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   86.148292] *** Channel 0: QBUF EVENT - No VIC callback ***
[   86.148299] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   86.148307] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   86.148315] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   86.148323] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   86.148330] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   86.148336] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   86.148348] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   86.148416] *** Channel 0: Frame wait returned 9 ***
[   86.148423] *** Channel 0: Frame was ready, consuming it ***
[   86.148435] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.148442] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.148448] *** Channel 0: Frame completion wait ***
[   86.148454] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.177354] *** Channel 1: DQBUF wait returned 0 ***
[   86.177366] *** Channel 1: DQBUF timeout, generating frame ***
[   86.177375] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   86.177481] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.177509] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.177516] *** Channel 1: DQBUF - dequeue buffer request ***
[   86.177522] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.177532] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.177539] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.177545] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.177562] *** Channel 1: Frame wait returned 0 ***
[   86.177570] *** Channel 1: Frame wait timeout/error, generating frame ***
[   86.177582] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.177589] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.177595] *** Channel 1: Frame completion wait ***
[   86.177601] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.177607] *** Channel 1: Frame wait returned 10 ***
[   86.177613] *** Channel 1: Frame was ready, consuming it ***
[   86.177620] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.177627] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.177633] *** Channel 1: Frame completion wait ***
[   86.177638] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.179993] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.180006] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.180013] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.180020] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   86.180027] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   86.180034] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   86.180041] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.180048] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   86.180055] *** Channel 1: QBUF - Queue buffer index=0 ***
[   86.180060] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   86.180068] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   86.180076] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   86.180084] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   86.180092] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   86.180100] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   86.180106] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   86.180113] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   86.180126] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   86.180188] *** Channel 1: Frame wait returned 10 ***
[   86.180194] *** Channel 1: Frame was ready, consuming it ***
[   86.180206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.180214] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.180220] *** Channel 1: Frame completion wait ***
[   86.180226] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.247335] *** Channel 0: Frame wait returned 0 ***
[   86.247347] *** Channel 0: Frame wait timeout/error, generating frame ***
[   86.247367] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.247375] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.247382] *** Channel 0: Frame completion wait ***
[   86.247387] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.247394] *** Channel 0: Frame wait returned 10 ***
[   86.247399] *** Channel 0: Frame was ready, consuming it ***
[   86.247407] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.247414] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.247420] *** Channel 0: Frame completion wait ***
[   86.247425] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.277334] *** Channel 1: Frame wait returned 0 ***
[   86.277345] *** Channel 1: Frame wait timeout/error, generating frame ***
[   86.277365] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.277373] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.277379] *** Channel 1: Frame completion wait ***
[   86.277385] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.277391] *** Channel 1: Frame wait returned 10 ***
[   86.277397] *** Channel 1: Frame was ready, consuming it ***
[   86.277404] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.277411] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.277417] *** Channel 1: Frame completion wait ***
[   86.277422] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.337344] *** Channel 0: DQBUF wait returned 0 ***
[   86.337354] *** Channel 0: DQBUF timeout, generating frame ***
[   86.337364] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   86.337388] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   86.337396] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   86.337402] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   86.337408] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   86.337413] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   86.337549] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.337560] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.337566] *** Channel 0: DQBUF - dequeue buffer request ***
[   86.337572] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.337582] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.337589] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.337596] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.347362] *** Channel 0: Frame wait returned 0 ***
[   86.347377] *** Channel 0: Frame wait timeout/error, generating frame ***
[   86.347402] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.347410] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.347417] *** Channel 0: Frame completion wait ***
[   86.347423] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.347430] *** Channel 0: Frame wait returned 10 ***
[   86.347446] *** Channel 0: Frame was ready, consuming it ***
[   86.347455] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.347462] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.347468] *** Channel 0: Frame completion wait ***
[   86.347474] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.347644] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.347654] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.347660] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.347666] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   86.347674] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   86.347682] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   86.347688] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.347696] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   86.347702] *** Channel 0: QBUF - Queue buffer index=1 ***
[   86.347708] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   86.347716] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   86.347722] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   86.347729] *** Channel 0: QBUF EVENT - No VIC callback ***
[   86.347736] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   86.347744] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   86.347752] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   86.347760] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   86.347767] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   86.347774] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   86.347786] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   86.347852] *** Channel 0: DQBUF wait returned 19 ***
[   86.347863] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[   86.347879] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   86.347886] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   86.347893] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   86.347898] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   86.347904] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   86.348022] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.348034] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.348062] *** Channel 0: DQBUF - dequeue buffer request ***
[   86.348069] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.348079] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.348086] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.348092] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.358204] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.358218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.358224] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.358230] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   86.358238] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   86.358245] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   86.358252] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.358259] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   86.358266] *** Channel 0: QBUF - Queue buffer index=2 ***
[   86.358272] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   86.358279] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   86.358286] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   86.358292] *** Channel 0: QBUF EVENT - No VIC callback ***
[   86.358300] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   86.358308] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   86.358316] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   86.358324] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   86.358330] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   86.358338] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   86.358350] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   86.358418] *** Channel 0: Frame wait returned 9 ***
[   86.358424] *** Channel 0: Frame was ready, consuming it ***
[   86.358437] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.358444] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.358450] *** Channel 0: Frame completion wait ***
[   86.358456] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.377354] *** Channel 1: DQBUF wait returned 0 ***
[   86.377366] *** Channel 1: DQBUF timeout, generating frame ***
[   86.377374] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   86.377479] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.377488] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.377494] *** Channel 1: DQBUF - dequeue buffer request ***
[   86.377500] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.377510] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.377517] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.377523] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.377584] *** Channel 1: Frame wait returned 0 ***
[   86.377591] *** Channel 1: Frame wait timeout/error, generating frame ***
[   86.377605] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.377612] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.377618] *** Channel 1: Frame completion wait ***
[   86.377624] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.377630] *** Channel 1: Frame wait returned 10 ***
[   86.377636] *** Channel 1: Frame was ready, consuming it ***
[   86.377644] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.377650] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.377656] *** Channel 1: Frame completion wait ***
[   86.377662] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.380020] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.380034] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.380040] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.380047] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   86.380054] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   86.380062] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   86.380082] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.380090] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   86.380097] *** Channel 1: QBUF - Queue buffer index=1 ***
[   86.380102] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   86.380110] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   86.380118] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   86.380126] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   86.380134] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   86.380142] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   86.380148] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   86.380156] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   86.380166] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   86.380249] *** Channel 1: Frame wait returned 10 ***
[   86.380256] *** Channel 1: Frame was ready, consuming it ***
[   86.380270] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.380277] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.380284] *** Channel 1: Frame completion wait ***
[   86.380289] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.457428] *** Channel 0: Frame wait returned 0 ***
[   86.457440] *** Channel 0: Frame wait timeout/error, generating frame ***
[   86.457460] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.457468] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.457475] *** Channel 0: Frame completion wait ***
[   86.457480] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.457487] *** Channel 0: Frame wait returned 10 ***
[   86.457492] *** Channel 0: Frame was ready, consuming it ***
[   86.457500] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.457507] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.457513] *** Channel 0: Frame completion wait ***
[   86.457518] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.478282] *** Channel 1: Frame wait returned 0 ***
[   86.478294] *** Channel 1: Frame wait timeout/error, generating frame ***
[   86.547343] *** Channel 0: DQBUF wait returned 0 ***
[   86.547355] *** Channel 0: DQBUF timeout, generating frame ***
[   86.547364] *** Channel 0: DQBUF complete - buffer[3] seq=6 flags=0x3 ***
[   86.547389] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   86.547396] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   86.547403] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   86.547408] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   86.547414] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   86.547543] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.547554] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.547560] *** Channel 0: DQBUF - dequeue buffer request ***
[   86.547566] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.547576] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.547582] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.547589] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.557353] *** Channel 0: Frame wait returned 0 ***
[   86.557367] *** Channel 0: Frame wait timeout/error, generating frame ***
[   86.557392] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.557400] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.557406] *** Channel 0: Frame completion wait ***
[   86.557424] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.557430] *** Channel 0: Frame wait returned 10 ***
[   86.557436] *** Channel 0: Frame was ready, consuming it ***
[   86.557444] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.557451] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.557457] *** Channel 0: Frame completion wait ***
[   86.557463] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.557654] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.557664] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.557670] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.557676] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   86.557684] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   86.557691] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   86.557698] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.557705] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   86.557712] *** Channel 0: QBUF - Queue buffer index=3 ***
[   86.557718] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   86.557726] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   86.557732] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   86.557739] *** Channel 0: QBUF EVENT - No VIC callback ***
[   86.557746] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   86.557754] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   86.557762] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   86.557770] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   86.557776] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   86.557784] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   86.557795] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   86.557874] *** Channel 0: DQBUF wait returned 19 ***
[   86.557885] *** Channel 0: DQBUF complete - buffer[0] seq=7 flags=0x3 ***
[   86.557902] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   86.557909] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   86.557915] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   86.557921] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   86.557926] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   86.558045] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.558056] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.558063] *** Channel 0: DQBUF - dequeue buffer request ***
[   86.558069] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.558078] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.558086] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.558092] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.568234] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.568247] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.568254] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.568260] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   86.568268] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   86.568275] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   86.568282] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.568289] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   86.568296] *** Channel 0: QBUF - Queue buffer index=0 ***
[   86.568302] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   86.568310] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   86.568316] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   86.568323] *** Channel 0: QBUF EVENT - No VIC callback ***
[   86.568330] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   86.568338] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   86.568346] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   86.568354] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=81156f00, vbm_buffer_count=4 ***
[   86.568360] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   86.568368] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   86.568380] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   86.568446] *** Channel 0: Frame wait returned 9 ***
[   86.568453] *** Channel 0: Frame was ready, consuming it ***
[   86.568465] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.568472] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.568478] *** Channel 0: Frame completion wait ***
[   86.568484] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   86.577361] *** Channel 1: DQBUF wait returned 1 ***
[   86.577376] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   86.577500] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   86.577510] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   86.577516] *** Channel 1: DQBUF - dequeue buffer request ***
[   86.577522] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   86.577532] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85c01400 (name=gc2053) ***
[   86.577539] *** tx_isp_get_sensor: Found real sensor: 85c01400 ***
[   86.577546] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   86.577788] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   86.577802] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   86.577809] *** Channel 1: Frame completion wait ***
[   86.577814] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   86.578565] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   86.578578] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   86.578585] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   86.578592] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   86.578599] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   86.578606] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   86.578613] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   86.578620] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   86.578643] *** Channel 1: QBUF - Queue buffer index=0 ***
[   86.578650] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   86.578658] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   86.578665] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   86.578673] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   86.578681] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   86.578689] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=81156880, vbm_buffer_count=2 ***
[   86.578696] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   86.578702] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   86.578714] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   86.578757] *** Channel 1: Frame wait returned 10 ***
[   86.578763] *** Channel 1: Frame was ready, consuming it ***
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   7 ext1
