
Progetto_Board2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016e74  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a5c  08017058  08017058  00018058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017ab4  08017ab4  000191dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017ab4  08017ab4  00018ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017abc  08017abc  000191dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017abc  08017abc  00018abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017ac0  08017ac0  00018ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08017ac4  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d80  200001e0  08017ca0  000191e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004f60  08017ca0  00019f60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000191dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e8e0  00000000  00000000  0001920c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000073d5  00000000  00000000  00047aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022c0  00000000  00000000  0004eec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a79  00000000  00000000  00051188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003003e  00000000  00000000  00052c01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000351b6  00000000  00000000  00082c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010fa8a  00000000  00000000  000b7df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c787f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a248  00000000  00000000  001c78c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  001d1b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801703c 	.word	0x0801703c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0801703c 	.word	0x0801703c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <BleController_I2C_ReadFrame>:
extern I2C_HandleTypeDef hi2c1;



BleI2CStatus_t BleController_I2C_ReadFrame(BleRawFrame_t *frame)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af02      	add	r7, sp, #8
 8001076:	6078      	str	r0, [r7, #4]
    if (!frame)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <BleController_I2C_ReadFrame+0x12>
    	return BLE_I2C_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e00a      	b.n	8001098 <BleController_I2C_ReadFrame+0x28>

    HAL_StatusTypeDef st = HAL_I2C_Master_Receive(
 8001082:	2305      	movs	r3, #5
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	230c      	movs	r3, #12
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	21aa      	movs	r1, #170	@ 0xaa
 800108c:	4804      	ldr	r0, [pc, #16]	@ (80010a0 <BleController_I2C_ReadFrame+0x30>)
 800108e:	f004 fb37 	bl	8005700 <HAL_I2C_Master_Receive>
 8001092:	4603      	mov	r3, r0
 8001094:	73fb      	strb	r3, [r7, #15]
        (uint8_t *)frame,
        sizeof(BleRawFrame_t),
        BLE_I2C_TIMEOUT_MS
    );

    return st;
 8001096:	7bfb      	ldrb	r3, [r7, #15]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20002db4 	.word	0x20002db4

080010a4 <NormalizeAxis>:
#define JOY_DEADZONE   0.1f



static float NormalizeAxis(uint16_t raw)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	80fb      	strh	r3, [r7, #6]
    float v = ((float)raw - JOY_CENTER) / JOY_SCALE;
 80010ae:	88fb      	ldrh	r3, [r7, #6]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b8:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800112c <NormalizeAxis+0x88>
 80010bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80010c0:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800112c <NormalizeAxis+0x88>
 80010c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c8:	edc7 7a03 	vstr	s15, [r7, #12]

    if (fabsf(v) < JOY_DEADZONE)
 80010cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d0:	eef0 7ae7 	vabs.f32	s15, s15
 80010d4:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001130 <NormalizeAxis+0x8c>
 80010d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	d502      	bpl.n	80010e8 <NormalizeAxis+0x44>
        v = 0.0f;
 80010e2:	f04f 0300 	mov.w	r3, #0
 80010e6:	60fb      	str	r3, [r7, #12]

    if (v > 1.0f)  v = 1.0f;
 80010e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80010f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f8:	dd02      	ble.n	8001100 <NormalizeAxis+0x5c>
 80010fa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80010fe:	60fb      	str	r3, [r7, #12]
    if (v < -1.0f) v = -1.0f;
 8001100:	edd7 7a03 	vldr	s15, [r7, #12]
 8001104:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001108:	eef4 7ac7 	vcmpe.f32	s15, s14
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	d501      	bpl.n	8001116 <NormalizeAxis+0x72>
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <NormalizeAxis+0x90>)
 8001114:	60fb      	str	r3, [r7, #12]

    return v;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	ee07 3a90 	vmov	s15, r3
}
 800111c:	eeb0 0a67 	vmov.f32	s0, s15
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	437f0000 	.word	0x437f0000
 8001130:	3dcccccd 	.word	0x3dcccccd
 8001134:	bf800000 	.word	0xbf800000

08001138 <BleController_TaskStep>:
/* ===== API ===== */



void BleController_TaskStep(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
    static BleControllerSnapshot_t snap;
    BleRawFrame_t frame;

    uint32_t now = osKernelGetTickCount();
 800113e:	f00d fceb 	bl	800eb18 <osKernelGetTickCount>
 8001142:	6178      	str	r0, [r7, #20]
    snap.task_last_run_ms = now;
 8001144:	4a24      	ldr	r2, [pc, #144]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	6013      	str	r3, [r2, #0]

    BleI2CStatus_t st = BleController_I2C_ReadFrame(&frame);
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff8f 	bl	8001070 <BleController_I2C_ReadFrame>
 8001152:	4603      	mov	r3, r0
 8001154:	74fb      	strb	r3, [r7, #19]

    if (st == BLE_I2C_COMPLETE)
 8001156:	7cfb      	ldrb	r3, [r7, #19]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d136      	bne.n	80011ca <BleController_TaskStep+0x92>
    {
        snap.data_last_valid_ms = now;
 800115c:	4a1e      	ldr	r2, [pc, #120]	@ (80011d8 <BleController_TaskStep+0xa0>)
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	6053      	str	r3, [r2, #4]

        /* Normalizzazione assi joystick A */
        snap.ax_norm = NormalizeAxis(frame.ax);
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff9d 	bl	80010a4 <NormalizeAxis>
 800116a:	eef0 7a40 	vmov.f32	s15, s0
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001170:	edc3 7a02 	vstr	s15, [r3, #8]
        snap.ay_norm = NormalizeAxis(frame.ay);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff94 	bl	80010a4 <NormalizeAxis>
 800117c:	eef0 7a40 	vmov.f32	s15, s0
 8001180:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001182:	edc3 7a03 	vstr	s15, [r3, #12]

        snap.bx_norm = NormalizeAxis(frame.bx);
 8001186:	f8b7 3009 	ldrh.w	r3, [r7, #9]
 800118a:	b29b      	uxth	r3, r3
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ff89 	bl	80010a4 <NormalizeAxis>
 8001192:	eef0 7a40 	vmov.f32	s15, s0
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001198:	edc3 7a04 	vstr	s15, [r3, #16]
        snap.by_norm = NormalizeAxis(frame.by);
 800119c:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff7e 	bl	80010a4 <NormalizeAxis>
 80011a8:	eef0 7a40 	vmov.f32	s15, s0
 80011ac:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011ae:	edc3 7a05 	vstr	s15, [r3, #20]


        /* Pulsanti */
        snap.a_btn = frame.a_btn;
 80011b2:	7a3a      	ldrb	r2, [r7, #8]
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011b6:	761a      	strb	r2, [r3, #24]
        snap.b_btn = frame.b_btn;
 80011b8:	7b7a      	ldrb	r2, [r7, #13]
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011bc:	765a      	strb	r2, [r3, #25]
        snap.btn1  = frame.btn1;
 80011be:	7bba      	ldrb	r2, [r7, #14]
 80011c0:	4b05      	ldr	r3, [pc, #20]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011c2:	769a      	strb	r2, [r3, #26]
        snap.btn2  = frame.btn2;
 80011c4:	7bfa      	ldrb	r2, [r7, #15]
 80011c6:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011c8:	76da      	strb	r2, [r3, #27]
    }

    BleControllerSnapshot_Write(&snap);
 80011ca:	4803      	ldr	r0, [pc, #12]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011cc:	f002 ffc6 	bl	800415c <BleControllerSnapshot_Write>
}
 80011d0:	bf00      	nop
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200001fc 	.word	0x200001fc

080011dc <MPU6050_CalcGyroBias>:
static float yaw_deg = 0.0f;
static float gyro_z_dps = 0.0f;


static void MPU6050_CalcGyroBias(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af04      	add	r7, sp, #16
    float sum = 0.0f;
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
    uint8_t buf[2];

    for (int i = 0; i < 500; i++)
 80011e8:	2300      	movs	r3, #0
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	e02c      	b.n	8001248 <MPU6050_CalcGyroBias+0x6c>
    {
        if (HAL_I2C_Mem_Read(&hi2c3, MPU6050_ADDR,
 80011ee:	230a      	movs	r3, #10
 80011f0:	9302      	str	r3, [sp, #8]
 80011f2:	2302      	movs	r3, #2
 80011f4:	9301      	str	r3, [sp, #4]
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2301      	movs	r3, #1
 80011fc:	2247      	movs	r2, #71	@ 0x47
 80011fe:	21d0      	movs	r1, #208	@ 0xd0
 8001200:	481a      	ldr	r0, [pc, #104]	@ (800126c <MPU6050_CalcGyroBias+0x90>)
 8001202:	f004 fc87 	bl	8005b14 <HAL_I2C_Mem_Read>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d117      	bne.n	800123c <MPU6050_CalcGyroBias+0x60>
                             MPU6050_GYRO_ZOUT_H,
                             1, buf, 2, 10) == HAL_OK)
        {
            int16_t raw = (int16_t)(buf[0] << 8 | buf[1]);
 800120c:	793b      	ldrb	r3, [r7, #4]
 800120e:	b21b      	sxth	r3, r3
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	b21a      	sxth	r2, r3
 8001214:	797b      	ldrb	r3, [r7, #5]
 8001216:	b21b      	sxth	r3, r3
 8001218:	4313      	orrs	r3, r2
 800121a:	80fb      	strh	r3, [r7, #6]
            sum += (float)raw / MPU6050_GYRO_SENS_250DPS;
 800121c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001220:	ee07 3a90 	vmov	s15, r3
 8001224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001228:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001270 <MPU6050_CalcGyroBias+0x94>
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	ed97 7a03 	vldr	s14, [r7, #12]
 8001234:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001238:	edc7 7a03 	vstr	s15, [r7, #12]
        }
        osDelay(2);
 800123c:	2002      	movs	r0, #2
 800123e:	f00d fd12 	bl	800ec66 <osDelay>
    for (int i = 0; i < 500; i++)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	3301      	adds	r3, #1
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800124e:	dbce      	blt.n	80011ee <MPU6050_CalcGyroBias+0x12>
    }

    gz_bias = sum / 500.0f;
 8001250:	ed97 7a03 	vldr	s14, [r7, #12]
 8001254:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001274 <MPU6050_CalcGyroBias+0x98>
 8001258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <MPU6050_CalcGyroBias+0x9c>)
 800125e:	edc3 7a00 	vstr	s15, [r3]
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20002e08 	.word	0x20002e08
 8001270:	43030000 	.word	0x43030000
 8001274:	43fa0000 	.word	0x43fa0000
 8001278:	20000254 	.word	0x20000254

0800127c <MPU6050_UpdateYaw>:




static void MPU6050_UpdateYaw(float Ts)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	ed87 0a01 	vstr	s0, [r7, #4]
    float gz = gyro_dps[2];
 8001286:	4b24      	ldr	r3, [pc, #144]	@ (8001318 <MPU6050_UpdateYaw+0x9c>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	60fb      	str	r3, [r7, #12]

    /* === Deadband === */
    if (fabsf(gz) > 0.3f) {
 800128c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001290:	eef0 7ae7 	vabs.f32	s15, s15
 8001294:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800131c <MPU6050_UpdateYaw+0xa0>
 8001298:	eef4 7ac7 	vcmpe.f32	s15, s14
 800129c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a0:	dd0d      	ble.n	80012be <MPU6050_UpdateYaw+0x42>
        yaw_deg += gz * Ts;
 80012a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80012a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012b0:	edd3 7a00 	vldr	s15, [r3]
 80012b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b8:	4b19      	ldr	r3, [pc, #100]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012ba:	edc3 7a00 	vstr	s15, [r3]
    }

    if (yaw_deg >= 360.0f) yaw_deg -= 360.0f;
 80012be:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012c0:	edd3 7a00 	vldr	s15, [r3]
 80012c4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001324 <MPU6050_UpdateYaw+0xa8>
 80012c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d0:	db09      	blt.n	80012e6 <MPU6050_UpdateYaw+0x6a>
 80012d2:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001324 <MPU6050_UpdateYaw+0xa8>
 80012dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012e2:	edc3 7a00 	vstr	s15, [r3]
    if (yaw_deg < 0.0f)    yaw_deg += 360.0f;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012e8:	edd3 7a00 	vldr	s15, [r3]
 80012ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	d400      	bmi.n	80012f8 <MPU6050_UpdateYaw+0x7c>
}
 80012f6:	e009      	b.n	800130c <MPU6050_UpdateYaw+0x90>
    if (yaw_deg < 0.0f)    yaw_deg += 360.0f;
 80012f8:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001324 <MPU6050_UpdateYaw+0xa8>
 8001302:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001306:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 8001308:	edc3 7a00 	vstr	s15, [r3]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	20000244 	.word	0x20000244
 800131c:	3e99999a 	.word	0x3e99999a
 8001320:	20000258 	.word	0x20000258
 8001324:	43b40000 	.word	0x43b40000

08001328 <IMU_I2C_Parse>:




static void IMU_I2C_Parse(void)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
    const uint8_t *buf = imu_rx_buf;
 800132e:	4b6b      	ldr	r3, [pc, #428]	@ (80014dc <IMU_I2C_Parse+0x1b4>)
 8001330:	607b      	str	r3, [r7, #4]

    accel_raw[0] = (int16_t)(buf[0] << 8 | buf[1]);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b21b      	sxth	r3, r3
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	b21a      	sxth	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3301      	adds	r3, #1
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	b21b      	sxth	r3, r3
 8001344:	4313      	orrs	r3, r2
 8001346:	b21a      	sxth	r2, r3
 8001348:	4b65      	ldr	r3, [pc, #404]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 800134a:	801a      	strh	r2, [r3, #0]
    accel_raw[1] = (int16_t)(buf[2] << 8 | buf[3]);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3302      	adds	r3, #2
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	b21b      	sxth	r3, r3
 8001354:	021b      	lsls	r3, r3, #8
 8001356:	b21a      	sxth	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3303      	adds	r3, #3
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	b21b      	sxth	r3, r3
 8001360:	4313      	orrs	r3, r2
 8001362:	b21a      	sxth	r2, r3
 8001364:	4b5e      	ldr	r3, [pc, #376]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 8001366:	805a      	strh	r2, [r3, #2]
    accel_raw[2] = (int16_t)(buf[4] << 8 | buf[5]);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3304      	adds	r3, #4
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b21b      	sxth	r3, r3
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	b21a      	sxth	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3305      	adds	r3, #5
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b21b      	sxth	r3, r3
 800137c:	4313      	orrs	r3, r2
 800137e:	b21a      	sxth	r2, r3
 8001380:	4b57      	ldr	r3, [pc, #348]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 8001382:	809a      	strh	r2, [r3, #4]

    accel_g[0] = accel_raw[0] / MPU6050_ACCEL_SENS_2G;
 8001384:	4b56      	ldr	r3, [pc, #344]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 8001386:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138a:	ee07 3a90 	vmov	s15, r3
 800138e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001392:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80014e4 <IMU_I2C_Parse+0x1bc>
 8001396:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800139a:	4b53      	ldr	r3, [pc, #332]	@ (80014e8 <IMU_I2C_Parse+0x1c0>)
 800139c:	edc3 7a00 	vstr	s15, [r3]
    accel_g[1] = accel_raw[1] / MPU6050_ACCEL_SENS_2G;
 80013a0:	4b4f      	ldr	r3, [pc, #316]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 80013a2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ae:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 80014e4 <IMU_I2C_Parse+0x1bc>
 80013b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b6:	4b4c      	ldr	r3, [pc, #304]	@ (80014e8 <IMU_I2C_Parse+0x1c0>)
 80013b8:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_g[2] = accel_raw[2] / MPU6050_ACCEL_SENS_2G;
 80013bc:	4b48      	ldr	r3, [pc, #288]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 80013be:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ca:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80014e4 <IMU_I2C_Parse+0x1bc>
 80013ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d2:	4b45      	ldr	r3, [pc, #276]	@ (80014e8 <IMU_I2C_Parse+0x1c0>)
 80013d4:	edc3 7a02 	vstr	s15, [r3, #8]

    temp_raw = (int16_t)(buf[6] << 8 | buf[7]);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3306      	adds	r3, #6
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b21b      	sxth	r3, r3
 80013e0:	021b      	lsls	r3, r3, #8
 80013e2:	b21a      	sxth	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3307      	adds	r3, #7
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21a      	sxth	r2, r3
 80013f0:	4b3e      	ldr	r3, [pc, #248]	@ (80014ec <IMU_I2C_Parse+0x1c4>)
 80013f2:	801a      	strh	r2, [r3, #0]
    temperature_degC = (temp_raw / 340.0f) + 36.53f;
 80013f4:	4b3d      	ldr	r3, [pc, #244]	@ (80014ec <IMU_I2C_Parse+0x1c4>)
 80013f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fa:	ee07 3a90 	vmov	s15, r3
 80013fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001402:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80014f0 <IMU_I2C_Parse+0x1c8>
 8001406:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80014f4 <IMU_I2C_Parse+0x1cc>
 800140e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001412:	4b39      	ldr	r3, [pc, #228]	@ (80014f8 <IMU_I2C_Parse+0x1d0>)
 8001414:	edc3 7a00 	vstr	s15, [r3]

    gyro_raw[0] = (int16_t)(buf[8]  << 8 | buf[9]);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3308      	adds	r3, #8
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b21b      	sxth	r3, r3
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	b21a      	sxth	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3309      	adds	r3, #9
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	b21b      	sxth	r3, r3
 800142c:	4313      	orrs	r3, r2
 800142e:	b21a      	sxth	r2, r3
 8001430:	4b32      	ldr	r3, [pc, #200]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 8001432:	801a      	strh	r2, [r3, #0]
    gyro_raw[1] = (int16_t)(buf[10] << 8 | buf[11]);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	330a      	adds	r3, #10
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	b21b      	sxth	r3, r3
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	b21a      	sxth	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	330b      	adds	r3, #11
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	b21b      	sxth	r3, r3
 8001448:	4313      	orrs	r3, r2
 800144a:	b21a      	sxth	r2, r3
 800144c:	4b2b      	ldr	r3, [pc, #172]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800144e:	805a      	strh	r2, [r3, #2]
    gyro_raw[2] = (int16_t)(buf[12] << 8 | buf[13]);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	330c      	adds	r3, #12
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b21b      	sxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	330d      	adds	r3, #13
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21a      	sxth	r2, r3
 8001468:	4b24      	ldr	r3, [pc, #144]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800146a:	809a      	strh	r2, [r3, #4]

    gyro_dps[0] = gyro_raw[0] / MPU6050_GYRO_SENS_250DPS;
 800146c:	4b23      	ldr	r3, [pc, #140]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800146e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001472:	ee07 3a90 	vmov	s15, r3
 8001476:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800147a:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001500 <IMU_I2C_Parse+0x1d8>
 800147e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001482:	4b20      	ldr	r3, [pc, #128]	@ (8001504 <IMU_I2C_Parse+0x1dc>)
 8001484:	edc3 7a00 	vstr	s15, [r3]
    gyro_dps[1] = gyro_raw[1] / MPU6050_GYRO_SENS_250DPS;
 8001488:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800148a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800148e:	ee07 3a90 	vmov	s15, r3
 8001492:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001496:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001500 <IMU_I2C_Parse+0x1d8>
 800149a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800149e:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <IMU_I2C_Parse+0x1dc>)
 80014a0:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_dps[2] = - (gyro_raw[2] / MPU6050_GYRO_SENS_250DPS - gz_bias);
 80014a4:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 80014a6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014aa:	ee07 3a90 	vmov	s15, r3
 80014ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b2:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001500 <IMU_I2C_Parse+0x1d8>
 80014b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014ba:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <IMU_I2C_Parse+0x1e0>)
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c4:	eef1 7a67 	vneg.f32	s15, s15
 80014c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <IMU_I2C_Parse+0x1dc>)
 80014ca:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20000218 	.word	0x20000218
 80014e0:	20000228 	.word	0x20000228
 80014e4:	46800000 	.word	0x46800000
 80014e8:	20000238 	.word	0x20000238
 80014ec:	20000236 	.word	0x20000236
 80014f0:	43aa0000 	.word	0x43aa0000
 80014f4:	42121eb8 	.word	0x42121eb8
 80014f8:	20000250 	.word	0x20000250
 80014fc:	20000230 	.word	0x20000230
 8001500:	43030000 	.word	0x43030000
 8001504:	20000244 	.word	0x20000244
 8001508:	20000254 	.word	0x20000254

0800150c <IMU_I2C_ReadBlocking>:




IMUI2CStatus_t IMU_I2C_ReadBlocking(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af04      	add	r7, sp, #16

    HAL_StatusTypeDef st =
        HAL_I2C_Mem_Read(&hi2c3,
 8001512:	230a      	movs	r3, #10
 8001514:	9302      	str	r3, [sp, #8]
 8001516:	230e      	movs	r3, #14
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <IMU_I2C_ReadBlocking+0x40>)
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2301      	movs	r3, #1
 8001520:	223b      	movs	r2, #59	@ 0x3b
 8001522:	21d0      	movs	r1, #208	@ 0xd0
 8001524:	480a      	ldr	r0, [pc, #40]	@ (8001550 <IMU_I2C_ReadBlocking+0x44>)
 8001526:	f004 faf5 	bl	8005b14 <HAL_I2C_Mem_Read>
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
                         1,
                         imu_rx_buf,
                         14,
                         10);

    if (st == HAL_OK){
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d105      	bne.n	8001540 <IMU_I2C_ReadBlocking+0x34>
    	IMU_I2C_Parse();
 8001534:	f7ff fef8 	bl	8001328 <IMU_I2C_Parse>
    	MPU6050_UpdateYaw(0.02f);
 8001538:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8001554 <IMU_I2C_ReadBlocking+0x48>
 800153c:	f7ff fe9e 	bl	800127c <MPU6050_UpdateYaw>
    }


    return st;
 8001540:	79fb      	ldrb	r3, [r7, #7]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000218 	.word	0x20000218
 8001550:	20002e08 	.word	0x20002e08
 8001554:	3ca3d70a 	.word	0x3ca3d70a

08001558 <IMU_I2C_Init>:



IMUI2CStatus_t IMU_I2C_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af04      	add	r7, sp, #16
	//uint8_t
    uint8_t who_am_i = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
    uint8_t data;


    if (HAL_I2C_Mem_Read(&hi2c3, MPU6050_ADDR,
 8001562:	230a      	movs	r3, #10
 8001564:	9302      	str	r3, [sp, #8]
 8001566:	2301      	movs	r3, #1
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	2301      	movs	r3, #1
 8001570:	2275      	movs	r2, #117	@ 0x75
 8001572:	21d0      	movs	r1, #208	@ 0xd0
 8001574:	4825      	ldr	r0, [pc, #148]	@ (800160c <IMU_I2C_Init+0xb4>)
 8001576:	f004 facd 	bl	8005b14 <HAL_I2C_Mem_Read>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <IMU_I2C_Init+0x2c>
                         MPU6050_WHO_AM_I, 1,
                         &who_am_i, 1, 10) != HAL_OK)
    {
    	return IMU_I2C_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e03f      	b.n	8001604 <IMU_I2C_Init+0xac>

    }

    //dovrebbe essere 0x68 ma legge 112 = 0x70
    if (who_am_i != 0x70)
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	2b70      	cmp	r3, #112	@ 0x70
 8001588:	d001      	beq.n	800158e <IMU_I2C_Init+0x36>
    {
    	return IMU_I2C_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e03a      	b.n	8001604 <IMU_I2C_Init+0xac>
    }

    // Wake up device
    data = 0x00;
 800158e:	2300      	movs	r3, #0
 8001590:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 8001592:	230a      	movs	r3, #10
 8001594:	9302      	str	r3, [sp, #8]
 8001596:	2301      	movs	r3, #1
 8001598:	9301      	str	r3, [sp, #4]
 800159a:	1dbb      	adds	r3, r7, #6
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	2301      	movs	r3, #1
 80015a0:	226b      	movs	r2, #107	@ 0x6b
 80015a2:	21d0      	movs	r1, #208	@ 0xd0
 80015a4:	4819      	ldr	r0, [pc, #100]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015a6:	f004 f9a1 	bl	80058ec <HAL_I2C_Mem_Write>
                      MPU6050_PWR_MGMT_1, 1,
                      &data, 1, 10);

    // Sample rate = 1 kHz
    data = 0x07;
 80015aa:	2307      	movs	r3, #7
 80015ac:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 80015ae:	230a      	movs	r3, #10
 80015b0:	9302      	str	r3, [sp, #8]
 80015b2:	2301      	movs	r3, #1
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	1dbb      	adds	r3, r7, #6
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	2301      	movs	r3, #1
 80015bc:	2219      	movs	r2, #25
 80015be:	21d0      	movs	r1, #208	@ 0xd0
 80015c0:	4812      	ldr	r0, [pc, #72]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015c2:	f004 f993 	bl	80058ec <HAL_I2C_Mem_Write>
                      MPU6050_SMPLRT_DIV, 1,
                      &data, 1, 10);

    // Accel 2g
    data = 0x00;
 80015c6:	2300      	movs	r3, #0
 80015c8:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 80015ca:	230a      	movs	r3, #10
 80015cc:	9302      	str	r3, [sp, #8]
 80015ce:	2301      	movs	r3, #1
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	1dbb      	adds	r3, r7, #6
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2301      	movs	r3, #1
 80015d8:	221c      	movs	r2, #28
 80015da:	21d0      	movs	r1, #208	@ 0xd0
 80015dc:	480b      	ldr	r0, [pc, #44]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015de:	f004 f985 	bl	80058ec <HAL_I2C_Mem_Write>
                      MPU6050_ACCEL_CONFIG, 1,
                      &data, 1, 10);

    // Gyro 250 dps
    data = 0x00;
 80015e2:	2300      	movs	r3, #0
 80015e4:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 80015e6:	230a      	movs	r3, #10
 80015e8:	9302      	str	r3, [sp, #8]
 80015ea:	2301      	movs	r3, #1
 80015ec:	9301      	str	r3, [sp, #4]
 80015ee:	1dbb      	adds	r3, r7, #6
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2301      	movs	r3, #1
 80015f4:	221b      	movs	r2, #27
 80015f6:	21d0      	movs	r1, #208	@ 0xd0
 80015f8:	4804      	ldr	r0, [pc, #16]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015fa:	f004 f977 	bl	80058ec <HAL_I2C_Mem_Write>
                      MPU6050_GYRO_CONFIG, 1,
                      &data, 1, 10);



    MPU6050_CalcGyroBias();
 80015fe:	f7ff fded 	bl	80011dc <MPU6050_CalcGyroBias>

    return IMU_I2C_COMPLETE;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20002e08 	.word	0x20002e08

08001610 <IMU_I2C_GetAccel>:


/* ================= GETTERS ================= */

void IMU_I2C_GetAccel(float *ax_g, float *ay_g, float *az_g)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
    if (ax_g) *ax_g = accel_g[0];
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <IMU_I2C_GetAccel+0x1a>
 8001622:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <IMU_I2C_GetAccel+0x44>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	601a      	str	r2, [r3, #0]
    if (ay_g) *ay_g = accel_g[1];
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <IMU_I2C_GetAccel+0x28>
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <IMU_I2C_GetAccel+0x44>)
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	601a      	str	r2, [r3, #0]
    if (az_g) *az_g = accel_g[2];
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <IMU_I2C_GetAccel+0x36>
 800163e:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <IMU_I2C_GetAccel+0x44>)
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	601a      	str	r2, [r3, #0]
}
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	20000238 	.word	0x20000238

08001658 <IMU_I2C_GetGyro>:

void IMU_I2C_GetGyro(float *gx_dps, float *gy_dps, float *gz_dps)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
    if (gx_dps) *gx_dps = gyro_dps[0];
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <IMU_I2C_GetGyro+0x1a>
 800166a:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <IMU_I2C_GetGyro+0x44>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	601a      	str	r2, [r3, #0]
    if (gy_dps) *gy_dps = gyro_dps[1];
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <IMU_I2C_GetGyro+0x28>
 8001678:	4b08      	ldr	r3, [pc, #32]	@ (800169c <IMU_I2C_GetGyro+0x44>)
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	601a      	str	r2, [r3, #0]
    if (gz_dps) *gz_dps = gyro_dps[2];
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <IMU_I2C_GetGyro+0x36>
 8001686:	4b05      	ldr	r3, [pc, #20]	@ (800169c <IMU_I2C_GetGyro+0x44>)
 8001688:	689a      	ldr	r2, [r3, #8]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	601a      	str	r2, [r3, #0]
}
 800168e:	bf00      	nop
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000244 	.word	0x20000244

080016a0 <IMU_I2C_GetTemperature>:

float IMU_I2C_GetTemperature(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
    return temperature_degC;
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <IMU_I2C_GetTemperature+0x18>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	ee07 3a90 	vmov	s15, r3
}
 80016ac:	eeb0 0a67 	vmov.f32	s0, s15
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	20000250 	.word	0x20000250

080016bc <IMU_I2C_GetYaw>:

float IMU_I2C_GetYaw(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
	//return yaw_deg;
    return yaw_deg;
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <IMU_I2C_GetYaw+0x18>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	ee07 3a90 	vmov	s15, r3
}
 80016c8:	eeb0 0a67 	vmov.f32	s0, s15
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	20000258 	.word	0x20000258

080016d8 <IMU_TaskInit>:


/* ===== API ===== */

void IMU_TaskInit(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
    /* Init driver IMU */
	osDelay(100);
 80016dc:	2064      	movs	r0, #100	@ 0x64
 80016de:	f00d fac2 	bl	800ec66 <osDelay>
	IMU_I2C_Init();
 80016e2:	f7ff ff39 	bl	8001558 <IMU_I2C_Init>
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <IMU_TaskStep>:

void IMU_TaskStep(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
    static IMUSnapshot_t snap;

    /* Di default: nessun dato nuovo utilizzabile in questo ciclo */
    uint32_t now = osKernelGetTickCount();
 80016f2:	f00d fa11 	bl	800eb18 <osKernelGetTickCount>
 80016f6:	6078      	str	r0, [r7, #4]

    snap.task_last_run_ms = now;
 80016f8:	4a15      	ldr	r2, [pc, #84]	@ (8001750 <IMU_TaskStep+0x64>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6013      	str	r3, [r2, #0]

    /* ===== Update MPU ===== */
    IMUI2CStatus_t st = IMU_I2C_ReadBlocking();
 80016fe:	f7ff ff05 	bl	800150c <IMU_I2C_ReadBlocking>
 8001702:	4603      	mov	r3, r0
 8001704:	70fb      	strb	r3, [r7, #3]

    if (st == IMU_I2C_COMPLETE)
 8001706:	78fb      	ldrb	r3, [r7, #3]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d11a      	bne.n	8001742 <IMU_TaskStep+0x56>
    {

        /* Timestamp = momento di PRODUZIONE del dato */
        snap.data_last_valid_ms = now;
 800170c:	4a10      	ldr	r2, [pc, #64]	@ (8001750 <IMU_TaskStep+0x64>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6053      	str	r3, [r2, #4]
        /* ===== Accelerometer (non usato) ===== */
        IMU_I2C_GetAccel(&snap.ax_g, &snap.ay_g, &snap.az_g);
 8001712:	4a10      	ldr	r2, [pc, #64]	@ (8001754 <IMU_TaskStep+0x68>)
 8001714:	4910      	ldr	r1, [pc, #64]	@ (8001758 <IMU_TaskStep+0x6c>)
 8001716:	4811      	ldr	r0, [pc, #68]	@ (800175c <IMU_TaskStep+0x70>)
 8001718:	f7ff ff7a 	bl	8001610 <IMU_I2C_GetAccel>

        /* ===== Gyroscope ===== */
        IMU_I2C_GetGyro(&snap.gx_dps,
 800171c:	4a10      	ldr	r2, [pc, #64]	@ (8001760 <IMU_TaskStep+0x74>)
 800171e:	4911      	ldr	r1, [pc, #68]	@ (8001764 <IMU_TaskStep+0x78>)
 8001720:	4811      	ldr	r0, [pc, #68]	@ (8001768 <IMU_TaskStep+0x7c>)
 8001722:	f7ff ff99 	bl	8001658 <IMU_I2C_GetGyro>
                        &snap.gy_dps,
                        &snap.gz_dps);

        snap.yaw = IMU_I2C_GetYaw();
 8001726:	f7ff ffc9 	bl	80016bc <IMU_I2C_GetYaw>
 800172a:	eef0 7a40 	vmov.f32	s15, s0
 800172e:	4b08      	ldr	r3, [pc, #32]	@ (8001750 <IMU_TaskStep+0x64>)
 8001730:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

        /* ===== Temperature (non usata) ===== */
        snap.temperature_degC = IMU_I2C_GetTemperature();
 8001734:	f7ff ffb4 	bl	80016a0 <IMU_I2C_GetTemperature>
 8001738:	eef0 7a40 	vmov.f32	s15, s0
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <IMU_TaskStep+0x64>)
 800173e:	edc3 7a08 	vstr	s15, [r3, #32]
    }

    /* ===== Publish snapshot ===== */
    IMUSnapshot_Write(&snap);
 8001742:	4803      	ldr	r0, [pc, #12]	@ (8001750 <IMU_TaskStep+0x64>)
 8001744:	f002 fd6a 	bl	800421c <IMUSnapshot_Write>
}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	2000025c 	.word	0x2000025c
 8001754:	2000026c 	.word	0x2000026c
 8001758:	20000268 	.word	0x20000268
 800175c:	20000264 	.word	0x20000264
 8001760:	20000278 	.word	0x20000278
 8001764:	20000274 	.word	0x20000274
 8001768:	20000270 	.word	0x20000270

0800176c <rate_limit>:
#define MAX_SPEED_DEGRADED_RPM 80.0f
#define MAX_DELTA_RPM 4.0f
#define MAX_VOLTAGE 12.0f

static float rate_limit(float target, float prev, float max_delta)
{
 800176c:	b480      	push	{r7}
 800176e:	b087      	sub	sp, #28
 8001770:	af00      	add	r7, sp, #0
 8001772:	ed87 0a03 	vstr	s0, [r7, #12]
 8001776:	edc7 0a02 	vstr	s1, [r7, #8]
 800177a:	ed87 1a01 	vstr	s2, [r7, #4]
    float delta = target - prev;
 800177e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001782:	edd7 7a02 	vldr	s15, [r7, #8]
 8001786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178a:	edc7 7a05 	vstr	s15, [r7, #20]

    if (delta > max_delta){
 800178e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001792:	edd7 7a01 	vldr	s15, [r7, #4]
 8001796:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800179a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179e:	dd02      	ble.n	80017a6 <rate_limit+0x3a>
        delta = max_delta;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	e010      	b.n	80017c8 <rate_limit+0x5c>
    }
    else if (delta < -max_delta){
 80017a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017aa:	eef1 7a67 	vneg.f32	s15, s15
 80017ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80017b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	d505      	bpl.n	80017c8 <rate_limit+0x5c>
        delta = -max_delta;
 80017bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80017c0:	eef1 7a67 	vneg.f32	s15, s15
 80017c4:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    return prev + delta;
 80017c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80017cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80017d0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80017d4:	eeb0 0a67 	vmov.f32	s0, s15
 80017d8:	371c      	adds	r7, #28
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <Actuation_Init>:



void Actuation_Init(void)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	af00      	add	r7, sp, #0
    Sabertooth_Init();
 80017e6:	f000 f8fb 	bl	80019e0 <Sabertooth_Init>
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <Actuation_Step>:


/* Step di attuazione board 2 (open loop) */
void Actuation_Step(float v_ref, float omega_ref)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80017fa:	edc7 0a00 	vstr	s1, [r7]

	static float u_left_rpm_last = 0;
	static float u_right_rpm_last = 0;

	float v_rpm = v_ref * MAX_SPEED_RPM;
 80017fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001802:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001924 <Actuation_Step+0x134>
 8001806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180a:	edc7 7a05 	vstr	s15, [r7, #20]
	float omega_rpm = omega_ref * MAX_SPEED_RPM;
 800180e:	edd7 7a00 	vldr	s15, [r7]
 8001812:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001924 <Actuation_Step+0x134>
 8001816:	ee67 7a87 	vmul.f32	s15, s15, s14
 800181a:	edc7 7a04 	vstr	s15, [r7, #16]

	/* lato sinistro */
	float u_left_rpm  = v_rpm - omega_rpm;
 800181e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001822:	edd7 7a04 	vldr	s15, [r7, #16]
 8001826:	ee77 7a67 	vsub.f32	s15, s14, s15
 800182a:	edc7 7a07 	vstr	s15, [r7, #28]

	if (u_left_rpm > MAX_SPEED_DEGRADED_RPM) u_left_rpm = MAX_SPEED_DEGRADED_RPM;
 800182e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001832:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001928 <Actuation_Step+0x138>
 8001836:	eef4 7ac7 	vcmpe.f32	s15, s14
 800183a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183e:	dd01      	ble.n	8001844 <Actuation_Step+0x54>
 8001840:	4b3a      	ldr	r3, [pc, #232]	@ (800192c <Actuation_Step+0x13c>)
 8001842:	61fb      	str	r3, [r7, #28]
	if (u_left_rpm < -MAX_SPEED_DEGRADED_RPM) u_left_rpm  = -MAX_SPEED_DEGRADED_RPM;
 8001844:	edd7 7a07 	vldr	s15, [r7, #28]
 8001848:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001930 <Actuation_Step+0x140>
 800184c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001854:	d501      	bpl.n	800185a <Actuation_Step+0x6a>
 8001856:	4b37      	ldr	r3, [pc, #220]	@ (8001934 <Actuation_Step+0x144>)
 8001858:	61fb      	str	r3, [r7, #28]

	/* lato destro */
	float u_right_rpm = v_rpm + omega_rpm;
 800185a:	ed97 7a05 	vldr	s14, [r7, #20]
 800185e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001862:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001866:	edc7 7a06 	vstr	s15, [r7, #24]

	if (u_right_rpm > MAX_SPEED_DEGRADED_RPM) u_right_rpm = MAX_SPEED_DEGRADED_RPM;
 800186a:	edd7 7a06 	vldr	s15, [r7, #24]
 800186e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001928 <Actuation_Step+0x138>
 8001872:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187a:	dd01      	ble.n	8001880 <Actuation_Step+0x90>
 800187c:	4b2b      	ldr	r3, [pc, #172]	@ (800192c <Actuation_Step+0x13c>)
 800187e:	61bb      	str	r3, [r7, #24]
    if (u_right_rpm < -MAX_SPEED_DEGRADED_RPM) u_right_rpm  = -MAX_SPEED_DEGRADED_RPM;
 8001880:	edd7 7a06 	vldr	s15, [r7, #24]
 8001884:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001930 <Actuation_Step+0x140>
 8001888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800188c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001890:	d501      	bpl.n	8001896 <Actuation_Step+0xa6>
 8001892:	4b28      	ldr	r3, [pc, #160]	@ (8001934 <Actuation_Step+0x144>)
 8001894:	61bb      	str	r3, [r7, #24]

    /* === Rate limiting (per accellerazione smooth) === */
	u_left_rpm = rate_limit(u_left_rpm, u_left_rpm_last, MAX_DELTA_RPM);
 8001896:	4b28      	ldr	r3, [pc, #160]	@ (8001938 <Actuation_Step+0x148>)
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 80018a0:	eef0 0a67 	vmov.f32	s1, s15
 80018a4:	ed97 0a07 	vldr	s0, [r7, #28]
 80018a8:	f7ff ff60 	bl	800176c <rate_limit>
 80018ac:	ed87 0a07 	vstr	s0, [r7, #28]
	u_right_rpm = rate_limit(u_right_rpm, u_right_rpm_last, MAX_DELTA_RPM);
 80018b0:	4b22      	ldr	r3, [pc, #136]	@ (800193c <Actuation_Step+0x14c>)
 80018b2:	edd3 7a00 	vldr	s15, [r3]
 80018b6:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 80018ba:	eef0 0a67 	vmov.f32	s1, s15
 80018be:	ed97 0a06 	vldr	s0, [r7, #24]
 80018c2:	f7ff ff53 	bl	800176c <rate_limit>
 80018c6:	ed87 0a06 	vstr	s0, [r7, #24]

	u_left_rpm_last = u_left_rpm;
 80018ca:	4a1b      	ldr	r2, [pc, #108]	@ (8001938 <Actuation_Step+0x148>)
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	6013      	str	r3, [r2, #0]
	u_right_rpm_last = u_right_rpm;
 80018d0:	4a1a      	ldr	r2, [pc, #104]	@ (800193c <Actuation_Step+0x14c>)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	6013      	str	r3, [r2, #0]

    /* Scaling rpm -> voltaggio */
    float u_left_v = MAX_VOLTAGE * u_left_rpm / MAX_SPEED_RPM;
 80018d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80018da:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80018de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018e2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001924 <Actuation_Step+0x134>
 80018e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ea:	edc7 7a03 	vstr	s15, [r7, #12]
    float u_right_v = MAX_VOLTAGE * u_right_rpm / MAX_SPEED_RPM;
 80018ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80018f2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80018f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018fa:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001924 <Actuation_Step+0x134>
 80018fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001902:	edc7 7a02 	vstr	s15, [r7, #8]


    /* === Attuazione HW come su board 1=== */
    Sabertooth_ApplyOutputs(u_left_v, u_right_v, u_left_v, u_right_v);
 8001906:	edd7 1a02 	vldr	s3, [r7, #8]
 800190a:	ed97 1a03 	vldr	s2, [r7, #12]
 800190e:	edd7 0a02 	vldr	s1, [r7, #8]
 8001912:	ed97 0a03 	vldr	s0, [r7, #12]
 8001916:	f000 f891 	bl	8001a3c <Sabertooth_ApplyOutputs>
}
 800191a:	bf00      	nop
 800191c:	3720      	adds	r7, #32
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	43200000 	.word	0x43200000
 8001928:	42a00000 	.word	0x42a00000
 800192c:	42a00000 	.word	0x42a00000
 8001930:	c2a00000 	.word	0xc2a00000
 8001934:	c2a00000 	.word	0xc2a00000
 8001938:	20000284 	.word	0x20000284
 800193c:	20000288 	.word	0x20000288

08001940 <Saber_Checksum>:
static volatile uint8_t tx_busy = 0;


/* === Checksum Sabertooth === */
static inline uint8_t Saber_Checksum(uint8_t a, uint8_t b, uint8_t c)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
 800194a:	460b      	mov	r3, r1
 800194c:	71bb      	strb	r3, [r7, #6]
 800194e:	4613      	mov	r3, r2
 8001950:	717b      	strb	r3, [r7, #5]
    return (a + b + c) & 0x7F;
 8001952:	79fa      	ldrb	r2, [r7, #7]
 8001954:	79bb      	ldrb	r3, [r7, #6]
 8001956:	4413      	add	r3, r2
 8001958:	b2da      	uxtb	r2, r3
 800195a:	797b      	ldrb	r3, [r7, #5]
 800195c:	4413      	add	r3, r2
 800195e:	b2db      	uxtb	r3, r3
 8001960:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001964:	b2db      	uxtb	r3, r3
}
 8001966:	4618      	mov	r0, r3
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <Prepare_Saber_Packet>:
/* === Prepara pacchetto singolo === */
static void Prepare_Saber_Packet(uint8_t *dest,
                                 uint8_t addr,
                                 uint8_t cmd,
                                 float value)
{
 8001972:	b590      	push	{r4, r7, lr}
 8001974:	b087      	sub	sp, #28
 8001976:	af00      	add	r7, sp, #0
 8001978:	60f8      	str	r0, [r7, #12]
 800197a:	460b      	mov	r3, r1
 800197c:	ed87 0a01 	vstr	s0, [r7, #4]
 8001980:	72fb      	strb	r3, [r7, #11]
 8001982:	4613      	mov	r3, r2
 8001984:	72bb      	strb	r3, [r7, #10]
    int speed = (int)lroundf(value);
 8001986:	ed97 0a01 	vldr	s0, [r7, #4]
 800198a:	f015 f9af 	bl	8016cec <lroundf>
 800198e:	6178      	str	r0, [r7, #20]

    if (speed > SABER_MAX_SPEED) speed = SABER_MAX_SPEED;
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	2b7f      	cmp	r3, #127	@ 0x7f
 8001994:	dd01      	ble.n	800199a <Prepare_Saber_Packet+0x28>
 8001996:	237f      	movs	r3, #127	@ 0x7f
 8001998:	617b      	str	r3, [r7, #20]
    if (speed < 0)               speed = 0;
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	2b00      	cmp	r3, #0
 800199e:	da01      	bge.n	80019a4 <Prepare_Saber_Packet+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

    dest[0] = addr;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	7afa      	ldrb	r2, [r7, #11]
 80019a8:	701a      	strb	r2, [r3, #0]
    dest[1] = cmd;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	3301      	adds	r3, #1
 80019ae:	7aba      	ldrb	r2, [r7, #10]
 80019b0:	701a      	strb	r2, [r3, #0]
    dest[2] = (uint8_t)speed;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	3302      	adds	r3, #2
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	701a      	strb	r2, [r3, #0]
    dest[3] = Saber_Checksum(dest[0], dest[1], dest[2]);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	7818      	ldrb	r0, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	3301      	adds	r3, #1
 80019c4:	7819      	ldrb	r1, [r3, #0]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3302      	adds	r3, #2
 80019ca:	781a      	ldrb	r2, [r3, #0]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	1cdc      	adds	r4, r3, #3
 80019d0:	f7ff ffb6 	bl	8001940 <Saber_Checksum>
 80019d4:	4603      	mov	r3, r0
 80019d6:	7023      	strb	r3, [r4, #0]
}
 80019d8:	bf00      	nop
 80019da:	371c      	adds	r7, #28
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd90      	pop	{r4, r7, pc}

080019e0 <Sabertooth_Init>:

void Sabertooth_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
    if (tx_busy)
 80019e4:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <Sabertooth_Init+0x4c>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d11c      	bne.n	8001a28 <Sabertooth_Init+0x48>
        return;

    /* prepara due pacchetti consecutivi */
    Prepare_Saber_Packet(&saber_tx[0], SABER_BACK_ADDR,  14, 3);
 80019ee:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80019f2:	220e      	movs	r2, #14
 80019f4:	2186      	movs	r1, #134	@ 0x86
 80019f6:	480e      	ldr	r0, [pc, #56]	@ (8001a30 <Sabertooth_Init+0x50>)
 80019f8:	f7ff ffbb 	bl	8001972 <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[4], SABER_FRONT_ADDR, 14, 3);
 80019fc:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8001a00:	220e      	movs	r2, #14
 8001a02:	2187      	movs	r1, #135	@ 0x87
 8001a04:	480b      	ldr	r0, [pc, #44]	@ (8001a34 <Sabertooth_Init+0x54>)
 8001a06:	f7ff ffb4 	bl	8001972 <Prepare_Saber_Packet>

    tx_busy = 1;
 8001a0a:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <Sabertooth_Init+0x4c>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	701a      	strb	r2, [r3, #0]

    if (HAL_UART_Transmit_IT(&huart5, saber_tx, 8) != HAL_OK)
 8001a10:	2208      	movs	r2, #8
 8001a12:	4907      	ldr	r1, [pc, #28]	@ (8001a30 <Sabertooth_Init+0x50>)
 8001a14:	4808      	ldr	r0, [pc, #32]	@ (8001a38 <Sabertooth_Init+0x58>)
 8001a16:	f007 ff69 	bl	80098ec <HAL_UART_Transmit_IT>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d004      	beq.n	8001a2a <Sabertooth_Init+0x4a>
        tx_busy = 0;
 8001a20:	4b02      	ldr	r3, [pc, #8]	@ (8001a2c <Sabertooth_Init+0x4c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
 8001a26:	e000      	b.n	8001a2a <Sabertooth_Init+0x4a>
        return;
 8001a28:	bf00      	nop
}
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	2000029c 	.word	0x2000029c
 8001a30:	2000028c 	.word	0x2000028c
 8001a34:	20000290 	.word	0x20000290
 8001a38:	2000318c 	.word	0x2000318c

08001a3c <Sabertooth_ApplyOutputs>:



void Sabertooth_ApplyOutputs(float usx_a, float udx_a, float usx_p, float udx_p)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a46:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a4a:	ed87 1a01 	vstr	s2, [r7, #4]
 8001a4e:	edc7 1a00 	vstr	s3, [r7]
    if (tx_busy)
 8001a52:	4b4e      	ldr	r3, [pc, #312]	@ (8001b8c <Sabertooth_ApplyOutputs+0x150>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	f040 8093 	bne.w	8001b84 <Sabertooth_ApplyOutputs+0x148>
        return;

    float s_sx_p = (fabsf(usx_p) / 12) * 127.0f;
 8001a5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a62:	eeb0 7ae7 	vabs.f32	s14, s15
 8001a66:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001a6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a6e:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001b90 <Sabertooth_ApplyOutputs+0x154>
 8001a72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a76:	edc7 7a07 	vstr	s15, [r7, #28]
    float s_dx_p = (fabsf(udx_p) / 12) * 127.0f;
 8001a7a:	edd7 7a00 	vldr	s15, [r7]
 8001a7e:	eeb0 7ae7 	vabs.f32	s14, s15
 8001a82:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001a86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a8a:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001b90 <Sabertooth_ApplyOutputs+0x154>
 8001a8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a92:	edc7 7a06 	vstr	s15, [r7, #24]
    float s_sx_a = (fabsf(usx_a) / 12) * 127.0f;
 8001a96:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a9a:	eeb0 7ae7 	vabs.f32	s14, s15
 8001a9e:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001aa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001b90 <Sabertooth_ApplyOutputs+0x154>
 8001aaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aae:	edc7 7a05 	vstr	s15, [r7, #20]
    float s_dx_a = (fabsf(udx_a) / 12) * 127.0f;
 8001ab2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ab6:	eeb0 7ae7 	vabs.f32	s14, s15
 8001aba:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001abe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac2:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001b90 <Sabertooth_ApplyOutputs+0x154>
 8001ac6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aca:	edc7 7a04 	vstr	s15, [r7, #16]

    Prepare_Saber_Packet(&saber_tx[0],  SABER_BACK_ADDR,  (usx_p >= 0.0f ? 0 : 1), s_sx_p);
 8001ace:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ad2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ada:	bfac      	ite	ge
 8001adc:	2301      	movge	r3, #1
 8001ade:	2300      	movlt	r3, #0
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	f083 0301 	eor.w	r3, r3, #1
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	ed97 0a07 	vldr	s0, [r7, #28]
 8001aee:	461a      	mov	r2, r3
 8001af0:	2186      	movs	r1, #134	@ 0x86
 8001af2:	4828      	ldr	r0, [pc, #160]	@ (8001b94 <Sabertooth_ApplyOutputs+0x158>)
 8001af4:	f7ff ff3d 	bl	8001972 <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[4],  SABER_BACK_ADDR,  (udx_p >= 0.0f ? 4 : 5), s_dx_p);
 8001af8:	edd7 7a00 	vldr	s15, [r7]
 8001afc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b04:	db01      	blt.n	8001b0a <Sabertooth_ApplyOutputs+0xce>
 8001b06:	2304      	movs	r3, #4
 8001b08:	e000      	b.n	8001b0c <Sabertooth_ApplyOutputs+0xd0>
 8001b0a:	2305      	movs	r3, #5
 8001b0c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001b10:	461a      	mov	r2, r3
 8001b12:	2186      	movs	r1, #134	@ 0x86
 8001b14:	4820      	ldr	r0, [pc, #128]	@ (8001b98 <Sabertooth_ApplyOutputs+0x15c>)
 8001b16:	f7ff ff2c 	bl	8001972 <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[8],  SABER_FRONT_ADDR, (usx_a >= 0.0f ? 0 : 1), s_sx_a);
 8001b1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b26:	bfac      	ite	ge
 8001b28:	2301      	movge	r3, #1
 8001b2a:	2300      	movlt	r3, #0
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	f083 0301 	eor.w	r3, r3, #1
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	ed97 0a05 	vldr	s0, [r7, #20]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	2187      	movs	r1, #135	@ 0x87
 8001b3e:	4817      	ldr	r0, [pc, #92]	@ (8001b9c <Sabertooth_ApplyOutputs+0x160>)
 8001b40:	f7ff ff17 	bl	8001972 <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[12], SABER_FRONT_ADDR, (udx_a >= 0.0f ? 4 : 5), s_dx_a);
 8001b44:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b50:	db01      	blt.n	8001b56 <Sabertooth_ApplyOutputs+0x11a>
 8001b52:	2304      	movs	r3, #4
 8001b54:	e000      	b.n	8001b58 <Sabertooth_ApplyOutputs+0x11c>
 8001b56:	2305      	movs	r3, #5
 8001b58:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	2187      	movs	r1, #135	@ 0x87
 8001b60:	480f      	ldr	r0, [pc, #60]	@ (8001ba0 <Sabertooth_ApplyOutputs+0x164>)
 8001b62:	f7ff ff06 	bl	8001972 <Prepare_Saber_Packet>

    tx_busy = 1;
 8001b66:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <Sabertooth_ApplyOutputs+0x150>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	701a      	strb	r2, [r3, #0]
    if (HAL_UART_Transmit_IT(&huart5, saber_tx, sizeof(saber_tx)) != HAL_OK)
 8001b6c:	2210      	movs	r2, #16
 8001b6e:	4909      	ldr	r1, [pc, #36]	@ (8001b94 <Sabertooth_ApplyOutputs+0x158>)
 8001b70:	480c      	ldr	r0, [pc, #48]	@ (8001ba4 <Sabertooth_ApplyOutputs+0x168>)
 8001b72:	f007 febb 	bl	80098ec <HAL_UART_Transmit_IT>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d004      	beq.n	8001b86 <Sabertooth_ApplyOutputs+0x14a>
        tx_busy = 0;
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <Sabertooth_ApplyOutputs+0x150>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	e000      	b.n	8001b86 <Sabertooth_ApplyOutputs+0x14a>
        return;
 8001b84:	bf00      	nop
}
 8001b86:	3720      	adds	r7, #32
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2000029c 	.word	0x2000029c
 8001b90:	42fe0000 	.word	0x42fe0000
 8001b94:	2000028c 	.word	0x2000028c
 8001b98:	20000290 	.word	0x20000290
 8001b9c:	20000294 	.word	0x20000294
 8001ba0:	20000298 	.word	0x20000298
 8001ba4:	2000318c 	.word	0x2000318c

08001ba8 <SabertoothCallback>:


void SabertoothCallback()
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
    tx_busy = 0;
 8001bac:	4b03      	ldr	r3, [pc, #12]	@ (8001bbc <SabertoothCallback+0x14>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
}
 8001bb2:	bf00      	nop
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	2000029c 	.word	0x2000029c

08001bc0 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
	...

08001bd8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of mutex_Ble */
  mutex_BleHandle = osMutexNew(&mutex_Ble_attributes);
 8001bdc:	483c      	ldr	r0, [pc, #240]	@ (8001cd0 <MX_FREERTOS_Init+0xf8>)
 8001bde:	f00d f88a 	bl	800ecf6 <osMutexNew>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4a3b      	ldr	r2, [pc, #236]	@ (8001cd4 <MX_FREERTOS_Init+0xfc>)
 8001be6:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Imu */
  mutex_ImuHandle = osMutexNew(&mutex_Imu_attributes);
 8001be8:	483b      	ldr	r0, [pc, #236]	@ (8001cd8 <MX_FREERTOS_Init+0x100>)
 8001bea:	f00d f884 	bl	800ecf6 <osMutexNew>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	4a3a      	ldr	r2, [pc, #232]	@ (8001cdc <MX_FREERTOS_Init+0x104>)
 8001bf2:	6013      	str	r3, [r2, #0]

  /* creation of mutex_UartRx */
  mutex_UartRxHandle = osMutexNew(&mutex_UartRx_attributes);
 8001bf4:	483a      	ldr	r0, [pc, #232]	@ (8001ce0 <MX_FREERTOS_Init+0x108>)
 8001bf6:	f00d f87e 	bl	800ecf6 <osMutexNew>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	4a39      	ldr	r2, [pc, #228]	@ (8001ce4 <MX_FREERTOS_Init+0x10c>)
 8001bfe:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Sonar */
  mutex_SonarHandle = osMutexNew(&mutex_Sonar_attributes);
 8001c00:	4839      	ldr	r0, [pc, #228]	@ (8001ce8 <MX_FREERTOS_Init+0x110>)
 8001c02:	f00d f878 	bl	800ecf6 <osMutexNew>
 8001c06:	4603      	mov	r3, r0
 8001c08:	4a38      	ldr	r2, [pc, #224]	@ (8001cec <MX_FREERTOS_Init+0x114>)
 8001c0a:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Supervisor */
  mutex_SupervisorHandle = osMutexNew(&mutex_Supervisor_attributes);
 8001c0c:	4838      	ldr	r0, [pc, #224]	@ (8001cf0 <MX_FREERTOS_Init+0x118>)
 8001c0e:	f00d f872 	bl	800ecf6 <osMutexNew>
 8001c12:	4603      	mov	r3, r0
 8001c14:	4a37      	ldr	r2, [pc, #220]	@ (8001cf4 <MX_FREERTOS_Init+0x11c>)
 8001c16:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
	BleControllerSnapshot_MutexInit(mutex_BleHandle);
 8001c18:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd4 <MX_FREERTOS_Init+0xfc>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f002 fa89 	bl	8004134 <BleControllerSnapshot_MutexInit>
	IMUSnapshot_MutexInit(mutex_ImuHandle);
 8001c22:	4b2e      	ldr	r3, [pc, #184]	@ (8001cdc <MX_FREERTOS_Init+0x104>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f002 fae4 	bl	80041f4 <IMUSnapshot_MutexInit>
	RxSnapshot_MutexInit(mutex_UartRxHandle);
 8001c2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce4 <MX_FREERTOS_Init+0x10c>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f002 fb43 	bl	80042bc <RxSnapshot_MutexInit>
	SonarSnapshot_MutexInit(mutex_SonarHandle);
 8001c36:	4b2d      	ldr	r3, [pc, #180]	@ (8001cec <MX_FREERTOS_Init+0x114>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f002 fba2 	bl	8004384 <SonarSnapshot_MutexInit>
	SupervisorSnapshot_MutexInit(mutex_SupervisorHandle);
 8001c40:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf4 <MX_FREERTOS_Init+0x11c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f002 fbfd 	bl	8004444 <SupervisorSnapshot_MutexInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001c4a:	4a2b      	ldr	r2, [pc, #172]	@ (8001cf8 <MX_FREERTOS_Init+0x120>)
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	482b      	ldr	r0, [pc, #172]	@ (8001cfc <MX_FREERTOS_Init+0x124>)
 8001c50:	f00c ff77 	bl	800eb42 <osThreadNew>
 8001c54:	4603      	mov	r3, r0
 8001c56:	4a2a      	ldr	r2, [pc, #168]	@ (8001d00 <MX_FREERTOS_Init+0x128>)
 8001c58:	6013      	str	r3, [r2, #0]

  /* creation of Task_ReadBLE */
  Task_ReadBLEHandle = osThreadNew(StartTask_ReadBLE, NULL, &Task_ReadBLE_attributes);
 8001c5a:	4a2a      	ldr	r2, [pc, #168]	@ (8001d04 <MX_FREERTOS_Init+0x12c>)
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	482a      	ldr	r0, [pc, #168]	@ (8001d08 <MX_FREERTOS_Init+0x130>)
 8001c60:	f00c ff6f 	bl	800eb42 <osThreadNew>
 8001c64:	4603      	mov	r3, r0
 8001c66:	4a29      	ldr	r2, [pc, #164]	@ (8001d0c <MX_FREERTOS_Init+0x134>)
 8001c68:	6013      	str	r3, [r2, #0]

  /* creation of Task_ReadIMU */
  Task_ReadIMUHandle = osThreadNew(StartTask_ReadIMU, NULL, &Task_ReadIMU_attributes);
 8001c6a:	4a29      	ldr	r2, [pc, #164]	@ (8001d10 <MX_FREERTOS_Init+0x138>)
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4829      	ldr	r0, [pc, #164]	@ (8001d14 <MX_FREERTOS_Init+0x13c>)
 8001c70:	f00c ff67 	bl	800eb42 <osThreadNew>
 8001c74:	4603      	mov	r3, r0
 8001c76:	4a28      	ldr	r2, [pc, #160]	@ (8001d18 <MX_FREERTOS_Init+0x140>)
 8001c78:	6013      	str	r3, [r2, #0]

  /* creation of Task_ReadSonars */
  Task_ReadSonarsHandle = osThreadNew(StartTask_ReadSonars, NULL, &Task_ReadSonars_attributes);
 8001c7a:	4a28      	ldr	r2, [pc, #160]	@ (8001d1c <MX_FREERTOS_Init+0x144>)
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4828      	ldr	r0, [pc, #160]	@ (8001d20 <MX_FREERTOS_Init+0x148>)
 8001c80:	f00c ff5f 	bl	800eb42 <osThreadNew>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4a27      	ldr	r2, [pc, #156]	@ (8001d24 <MX_FREERTOS_Init+0x14c>)
 8001c88:	6013      	str	r3, [r2, #0]

  /* creation of Task_Rx */
  Task_RxHandle = osThreadNew(StartTask_Rx, NULL, &Task_Rx_attributes);
 8001c8a:	4a27      	ldr	r2, [pc, #156]	@ (8001d28 <MX_FREERTOS_Init+0x150>)
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4827      	ldr	r0, [pc, #156]	@ (8001d2c <MX_FREERTOS_Init+0x154>)
 8001c90:	f00c ff57 	bl	800eb42 <osThreadNew>
 8001c94:	4603      	mov	r3, r0
 8001c96:	4a26      	ldr	r2, [pc, #152]	@ (8001d30 <MX_FREERTOS_Init+0x158>)
 8001c98:	6013      	str	r3, [r2, #0]

  /* creation of Task_Tx */
  Task_TxHandle = osThreadNew(StartTask_Tx, NULL, &Task_Tx_attributes);
 8001c9a:	4a26      	ldr	r2, [pc, #152]	@ (8001d34 <MX_FREERTOS_Init+0x15c>)
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4826      	ldr	r0, [pc, #152]	@ (8001d38 <MX_FREERTOS_Init+0x160>)
 8001ca0:	f00c ff4f 	bl	800eb42 <osThreadNew>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	4a25      	ldr	r2, [pc, #148]	@ (8001d3c <MX_FREERTOS_Init+0x164>)
 8001ca8:	6013      	str	r3, [r2, #0]

  /* creation of Task_Supervisor */
  Task_SupervisorHandle = osThreadNew(StartTask_Supervisor, NULL, &Task_Supervisor_attributes);
 8001caa:	4a25      	ldr	r2, [pc, #148]	@ (8001d40 <MX_FREERTOS_Init+0x168>)
 8001cac:	2100      	movs	r1, #0
 8001cae:	4825      	ldr	r0, [pc, #148]	@ (8001d44 <MX_FREERTOS_Init+0x16c>)
 8001cb0:	f00c ff47 	bl	800eb42 <osThreadNew>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	4a24      	ldr	r2, [pc, #144]	@ (8001d48 <MX_FREERTOS_Init+0x170>)
 8001cb8:	6013      	str	r3, [r2, #0]

  /* creation of Task_Log */
  Task_LogHandle = osThreadNew(StartTask_Log, NULL, &Task_Log_attributes);
 8001cba:	4a24      	ldr	r2, [pc, #144]	@ (8001d4c <MX_FREERTOS_Init+0x174>)
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4824      	ldr	r0, [pc, #144]	@ (8001d50 <MX_FREERTOS_Init+0x178>)
 8001cc0:	f00c ff3f 	bl	800eb42 <osThreadNew>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	4a23      	ldr	r2, [pc, #140]	@ (8001d54 <MX_FREERTOS_Init+0x17c>)
 8001cc8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	080175e4 	.word	0x080175e4
 8001cd4:	20002c10 	.word	0x20002c10
 8001cd8:	080175f4 	.word	0x080175f4
 8001cdc:	20002c64 	.word	0x20002c64
 8001ce0:	08017604 	.word	0x08017604
 8001ce4:	20002cb8 	.word	0x20002cb8
 8001ce8:	08017614 	.word	0x08017614
 8001cec:	20002d0c 	.word	0x20002d0c
 8001cf0:	08017624 	.word	0x08017624
 8001cf4:	20002d60 	.word	0x20002d60
 8001cf8:	080174c4 	.word	0x080174c4
 8001cfc:	08001d59 	.word	0x08001d59
 8001d00:	200002b0 	.word	0x200002b0
 8001d04:	080174e8 	.word	0x080174e8
 8001d08:	08001d6d 	.word	0x08001d6d
 8001d0c:	2000055c 	.word	0x2000055c
 8001d10:	0801750c 	.word	0x0801750c
 8001d14:	08001db9 	.word	0x08001db9
 8001d18:	20000a08 	.word	0x20000a08
 8001d1c:	08017530 	.word	0x08017530
 8001d20:	08001e09 	.word	0x08001e09
 8001d24:	20000cb4 	.word	0x20000cb4
 8001d28:	08017554 	.word	0x08017554
 8001d2c:	08001e41 	.word	0x08001e41
 8001d30:	20001160 	.word	0x20001160
 8001d34:	08017578 	.word	0x08017578
 8001d38:	08001e55 	.word	0x08001e55
 8001d3c:	2000160c 	.word	0x2000160c
 8001d40:	0801759c 	.word	0x0801759c
 8001d44:	08001ea1 	.word	0x08001ea1
 8001d48:	20001ab8 	.word	0x20001ab8
 8001d4c:	080175c0 	.word	0x080175c0
 8001d50:	08001ee1 	.word	0x08001ee1
 8001d54:	20002364 	.word	0x20002364

08001d58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 8001d60:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001d64:	f00c ff7f 	bl	800ec66 <osDelay>
 8001d68:	e7fa      	b.n	8001d60 <StartDefaultTask+0x8>
	...

08001d6c <StartTask_ReadBLE>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ReadBLE */
void StartTask_ReadBLE(void *argument)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ReadBLE */
    
    //BleController_TaskInit();
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001d74:	f00e fc5c 	bl	8010630 <xTaskGetTickCount>
 8001d78:	60f8      	str	r0, [r7, #12]

    for (;;)
    {

    	uint32_t s = DWT->CYCCNT;
 8001d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001db0 <StartTask_ReadBLE+0x44>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	60bb      	str	r3, [r7, #8]

        BleController_TaskStep();
 8001d80:	f7ff f9da 	bl	8001138 <BleController_TaskStep>

        WCET_Update(WCET_TASK_BLE, DWT->CYCCNT - s);
 8001d84:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <StartTask_ReadBLE+0x44>)
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	2002      	movs	r0, #2
 8001d90:	f001 ffee 	bl	8003d70 <WCET_Update>

	    free_words_ble = uxTaskGetStackHighWaterMark(NULL);
 8001d94:	2000      	movs	r0, #0
 8001d96:	f00e ff8f 	bl	8010cb8 <uxTaskGetStackHighWaterMark>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	4a05      	ldr	r2, [pc, #20]	@ (8001db4 <StartTask_ReadBLE+0x48>)
 8001d9e:	6013      	str	r3, [r2, #0]

        lastWakeTime += 20;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	3314      	adds	r3, #20
 8001da4:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001da6:	68f8      	ldr	r0, [r7, #12]
 8001da8:	f00c ff78 	bl	800ec9c <osDelayUntil>
    {
 8001dac:	bf00      	nop
 8001dae:	e7e4      	b.n	8001d7a <StartTask_ReadBLE+0xe>
 8001db0:	e0001000 	.word	0xe0001000
 8001db4:	200002a8 	.word	0x200002a8

08001db8 <StartTask_ReadIMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ReadIMU */
void StartTask_ReadIMU(void *argument)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ReadIMU */
    
    IMU_TaskInit();  
 8001dc0:	f7ff fc8a 	bl	80016d8 <IMU_TaskInit>
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001dc4:	f00e fc34 	bl	8010630 <xTaskGetTickCount>
 8001dc8:	60f8      	str	r0, [r7, #12]
    

    for (;;)
    {

    	uint32_t s = DWT->CYCCNT;
 8001dca:	4b0d      	ldr	r3, [pc, #52]	@ (8001e00 <StartTask_ReadIMU+0x48>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	60bb      	str	r3, [r7, #8]

	    IMU_TaskStep();
 8001dd0:	f7ff fc8c 	bl	80016ec <IMU_TaskStep>

	    WCET_Update(WCET_TASK_IMU, DWT->CYCCNT - s);
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <StartTask_ReadIMU+0x48>)
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	4619      	mov	r1, r3
 8001dde:	2001      	movs	r0, #1
 8001de0:	f001 ffc6 	bl	8003d70 <WCET_Update>


	    free_words_imu = uxTaskGetStackHighWaterMark(NULL);
 8001de4:	2000      	movs	r0, #0
 8001de6:	f00e ff67 	bl	8010cb8 <uxTaskGetStackHighWaterMark>
 8001dea:	4603      	mov	r3, r0
 8001dec:	4a05      	ldr	r2, [pc, #20]	@ (8001e04 <StartTask_ReadIMU+0x4c>)
 8001dee:	6013      	str	r3, [r2, #0]

        lastWakeTime += 20;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	3314      	adds	r3, #20
 8001df4:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001df6:	68f8      	ldr	r0, [r7, #12]
 8001df8:	f00c ff50 	bl	800ec9c <osDelayUntil>
    {
 8001dfc:	bf00      	nop
 8001dfe:	e7e4      	b.n	8001dca <StartTask_ReadIMU+0x12>
 8001e00:	e0001000 	.word	0xe0001000
 8001e04:	200002ac 	.word	0x200002ac

08001e08 <StartTask_ReadSonars>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ReadSonars */
void StartTask_ReadSonars(void *argument)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ReadSonars */
    Sonar_TaskInit();
 8001e10:	f002 fc60 	bl	80046d4 <Sonar_TaskInit>
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001e14:	f00e fc0c 	bl	8010630 <xTaskGetTickCount>
 8001e18:	60f8      	str	r0, [r7, #12]
    

    for (;;)
    {

        Sonar_TaskStep();
 8001e1a:	f002 fc67 	bl	80046ec <Sonar_TaskStep>

	    free_words_sonar = uxTaskGetStackHighWaterMark(NULL);
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f00e ff4a 	bl	8010cb8 <uxTaskGetStackHighWaterMark>
 8001e24:	4603      	mov	r3, r0
 8001e26:	4a05      	ldr	r2, [pc, #20]	@ (8001e3c <StartTask_ReadSonars+0x34>)
 8001e28:	6013      	str	r3, [r2, #0]

        lastWakeTime += 60;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	333c      	adds	r3, #60	@ 0x3c
 8001e2e:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f00c ff33 	bl	800ec9c <osDelayUntil>
        Sonar_TaskStep();
 8001e36:	bf00      	nop
 8001e38:	e7ef      	b.n	8001e1a <StartTask_ReadSonars+0x12>
 8001e3a:	bf00      	nop
 8001e3c:	200002a4 	.word	0x200002a4

08001e40 <StartTask_Rx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Rx */
void StartTask_Rx(void *argument)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Rx */
	Rx_TaskInit();
 8001e48:	f001 f9cc 	bl	80031e4 <Rx_TaskInit>
  /* Infinite loop */
  for(;;)
  {


  	Rx_TaskStep();
 8001e4c:	f001 f9d0 	bl	80031f0 <Rx_TaskStep>
 8001e50:	e7fc      	b.n	8001e4c <StartTask_Rx+0xc>
	...

08001e54 <StartTask_Tx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Tx */
void StartTask_Tx(void *argument)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Tx */
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001e5c:	f00e fbe8 	bl	8010630 <xTaskGetTickCount>
 8001e60:	60f8      	str	r0, [r7, #12]


    for (;;)
    {

    	uint32_t s = DWT->CYCCNT;
 8001e62:	4b0d      	ldr	r3, [pc, #52]	@ (8001e98 <StartTask_Tx+0x44>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	60bb      	str	r3, [r7, #8]

        Tx_TaskStep();
 8001e68:	f001 fa80 	bl	800336c <Tx_TaskStep>

        WCET_Update(WCET_TASK_TX, DWT->CYCCNT - s);
 8001e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e98 <StartTask_Tx+0x44>)
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	4619      	mov	r1, r3
 8001e76:	2003      	movs	r0, #3
 8001e78:	f001 ff7a 	bl	8003d70 <WCET_Update>
	    free_words_tx = uxTaskGetStackHighWaterMark(NULL);
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f00e ff1b 	bl	8010cb8 <uxTaskGetStackHighWaterMark>
 8001e82:	4603      	mov	r3, r0
 8001e84:	4a05      	ldr	r2, [pc, #20]	@ (8001e9c <StartTask_Tx+0x48>)
 8001e86:	6013      	str	r3, [r2, #0]

        lastWakeTime += 20;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	3314      	adds	r3, #20
 8001e8c:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f00c ff04 	bl	800ec9c <osDelayUntil>
    {
 8001e94:	bf00      	nop
 8001e96:	e7e4      	b.n	8001e62 <StartTask_Tx+0xe>
 8001e98:	e0001000 	.word	0xe0001000
 8001e9c:	200002a0 	.word	0x200002a0

08001ea0 <StartTask_Supervisor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Supervisor */
void StartTask_Supervisor(void *argument)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Supervisor */
	Supervisor_TaskInit();
 8001ea8:	f002 fca8 	bl	80047fc <Supervisor_TaskInit>
	TickType_t lastWakeTime = osKernelGetTickCount();
 8001eac:	f00c fe34 	bl	800eb18 <osKernelGetTickCount>
 8001eb0:	60f8      	str	r0, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
	  uint32_t s = DWT->CYCCNT;
 8001eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <StartTask_Supervisor+0x3c>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	60bb      	str	r3, [r7, #8]

	  Supervisor_TaskStep();
 8001eb8:	f002 fca6 	bl	8004808 <Supervisor_TaskStep>
	  WCET_Update(WCET_TASK_SUPERVISOR, DWT->CYCCNT - s);
 8001ebc:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <StartTask_Supervisor+0x3c>)
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	2005      	movs	r0, #5
 8001ec8:	f001 ff52 	bl	8003d70 <WCET_Update>


	  lastWakeTime += 20;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	3314      	adds	r3, #20
 8001ed0:	60fb      	str	r3, [r7, #12]
	  osDelayUntil(lastWakeTime);
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f00c fee2 	bl	800ec9c <osDelayUntil>
  {
 8001ed8:	bf00      	nop
 8001eda:	e7ea      	b.n	8001eb2 <StartTask_Supervisor+0x12>
 8001edc:	e0001000 	.word	0xe0001000

08001ee0 <StartTask_Log>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Log */
void StartTask_Log(void *argument)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Log */
  /* Infinite loop */
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001ee8:	f00e fba2 	bl	8010630 <xTaskGetTickCount>
 8001eec:	60f8      	str	r0, [r7, #12]


    for (;;)
    {
    	  Log_TaskStep();
 8001eee:	f001 ff0d 	bl	8003d0c <Log_TaskStep>
    	  WCET_Print();
 8001ef2:	f001 ff59 	bl	8003da8 <WCET_Print>

        lastWakeTime += 1000;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001efc:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f00c fecc 	bl	800ec9c <osDelayUntil>
    	  Log_TaskStep();
 8001f04:	bf00      	nop
 8001f06:	e7f2      	b.n	8001eee <StartTask_Log+0xe>

08001f08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001f0e:	4b22      	ldr	r3, [pc, #136]	@ (8001f98 <MX_DMA_Init+0x90>)
 8001f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f12:	4a21      	ldr	r2, [pc, #132]	@ (8001f98 <MX_DMA_Init+0x90>)
 8001f14:	f043 0304 	orr.w	r3, r3, #4
 8001f18:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <MX_DMA_Init+0x90>)
 8001f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f1e:	f003 0304 	and.w	r3, r3, #4
 8001f22:	607b      	str	r3, [r7, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f26:	4b1c      	ldr	r3, [pc, #112]	@ (8001f98 <MX_DMA_Init+0x90>)
 8001f28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8001f98 <MX_DMA_Init+0x90>)
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f32:	4b19      	ldr	r3, [pc, #100]	@ (8001f98 <MX_DMA_Init+0x90>)
 8001f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2105      	movs	r1, #5
 8001f42:	200b      	movs	r0, #11
 8001f44:	f002 fe4c 	bl	8004be0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f48:	200b      	movs	r0, #11
 8001f4a:	f002 fe63 	bl	8004c14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2105      	movs	r1, #5
 8001f52:	200c      	movs	r0, #12
 8001f54:	f002 fe44 	bl	8004be0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001f58:	200c      	movs	r0, #12
 8001f5a:	f002 fe5b 	bl	8004c14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2105      	movs	r1, #5
 8001f62:	200d      	movs	r0, #13
 8001f64:	f002 fe3c 	bl	8004be0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001f68:	200d      	movs	r0, #13
 8001f6a:	f002 fe53 	bl	8004c14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2105      	movs	r1, #5
 8001f72:	200e      	movs	r0, #14
 8001f74:	f002 fe34 	bl	8004be0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001f78:	200e      	movs	r0, #14
 8001f7a:	f002 fe4b 	bl	8004c14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2105      	movs	r1, #5
 8001f82:	200f      	movs	r0, #15
 8001f84:	f002 fe2c 	bl	8004be0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001f88:	200f      	movs	r0, #15
 8001f8a:	f002 fe43 	bl	8004c14 <HAL_NVIC_EnableIRQ>

}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40021000 	.word	0x40021000

08001f9c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08a      	sub	sp, #40	@ 0x28
 8001fa0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa2:	f107 0314 	add.w	r3, r7, #20
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]
 8001fb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb2:	4b23      	ldr	r3, [pc, #140]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	4a22      	ldr	r2, [pc, #136]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fb8:	f043 0304 	orr.w	r3, r3, #4
 8001fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fbe:	4b20      	ldr	r3, [pc, #128]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	4b1d      	ldr	r3, [pc, #116]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	4a1c      	ldr	r2, [pc, #112]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe2:	4b17      	ldr	r3, [pc, #92]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe6:	4a16      	ldr	r2, [pc, #88]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001fe8:	f043 0308 	orr.w	r3, r3, #8
 8001fec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fee:	4b14      	ldr	r3, [pc, #80]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffa:	4b11      	ldr	r3, [pc, #68]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffe:	4a10      	ldr	r2, [pc, #64]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8002000:	f043 0302 	orr.w	r3, r3, #2
 8002004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002006:	4b0e      	ldr	r3, [pc, #56]	@ (8002040 <MX_GPIO_Init+0xa4>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	607b      	str	r3, [r7, #4]
 8002010:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESTOP_GPIO_Port, ESTOP_Pin, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	2104      	movs	r1, #4
 8002016:	480b      	ldr	r0, [pc, #44]	@ (8002044 <MX_GPIO_Init+0xa8>)
 8002018:	f003 fabe 	bl	8005598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ESTOP_Pin */
  GPIO_InitStruct.Pin = ESTOP_Pin;
 800201c:	2304      	movs	r3, #4
 800201e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002020:	2301      	movs	r3, #1
 8002022:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002024:	2301      	movs	r3, #1
 8002026:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002028:	2300      	movs	r3, #0
 800202a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESTOP_GPIO_Port, &GPIO_InitStruct);
 800202c:	f107 0314 	add.w	r3, r7, #20
 8002030:	4619      	mov	r1, r3
 8002032:	4804      	ldr	r0, [pc, #16]	@ (8002044 <MX_GPIO_Init+0xa8>)
 8002034:	f003 f92e 	bl	8005294 <HAL_GPIO_Init>

}
 8002038:	bf00      	nop
 800203a:	3728      	adds	r7, #40	@ 0x28
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40021000 	.word	0x40021000
 8002044:	48000c00 	.word	0x48000c00

08002048 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800204c:	4b1b      	ldr	r3, [pc, #108]	@ (80020bc <MX_I2C1_Init+0x74>)
 800204e:	4a1c      	ldr	r2, [pc, #112]	@ (80020c0 <MX_I2C1_Init+0x78>)
 8002050:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8002052:	4b1a      	ldr	r3, [pc, #104]	@ (80020bc <MX_I2C1_Init+0x74>)
 8002054:	4a1b      	ldr	r2, [pc, #108]	@ (80020c4 <MX_I2C1_Init+0x7c>)
 8002056:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002058:	4b18      	ldr	r3, [pc, #96]	@ (80020bc <MX_I2C1_Init+0x74>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800205e:	4b17      	ldr	r3, [pc, #92]	@ (80020bc <MX_I2C1_Init+0x74>)
 8002060:	2201      	movs	r2, #1
 8002062:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002064:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <MX_I2C1_Init+0x74>)
 8002066:	2200      	movs	r2, #0
 8002068:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800206a:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <MX_I2C1_Init+0x74>)
 800206c:	2200      	movs	r2, #0
 800206e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002070:	4b12      	ldr	r3, [pc, #72]	@ (80020bc <MX_I2C1_Init+0x74>)
 8002072:	2200      	movs	r2, #0
 8002074:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002076:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <MX_I2C1_Init+0x74>)
 8002078:	2200      	movs	r2, #0
 800207a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800207c:	4b0f      	ldr	r3, [pc, #60]	@ (80020bc <MX_I2C1_Init+0x74>)
 800207e:	2200      	movs	r2, #0
 8002080:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002082:	480e      	ldr	r0, [pc, #56]	@ (80020bc <MX_I2C1_Init+0x74>)
 8002084:	f003 faa0 	bl	80055c8 <HAL_I2C_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800208e:	f000 f993 	bl	80023b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002092:	2100      	movs	r1, #0
 8002094:	4809      	ldr	r0, [pc, #36]	@ (80020bc <MX_I2C1_Init+0x74>)
 8002096:	f004 f9a5 	bl	80063e4 <HAL_I2CEx_ConfigAnalogFilter>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020a0:	f000 f98a 	bl	80023b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020a4:	2100      	movs	r1, #0
 80020a6:	4805      	ldr	r0, [pc, #20]	@ (80020bc <MX_I2C1_Init+0x74>)
 80020a8:	f004 f9e7 	bl	800647a <HAL_I2CEx_ConfigDigitalFilter>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020b2:	f000 f981 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20002db4 	.word	0x20002db4
 80020c0:	40005400 	.word	0x40005400
 80020c4:	40b285c2 	.word	0x40b285c2

080020c8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80020cc:	4b1b      	ldr	r3, [pc, #108]	@ (800213c <MX_I2C3_Init+0x74>)
 80020ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002140 <MX_I2C3_Init+0x78>)
 80020d0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x40B285C2;
 80020d2:	4b1a      	ldr	r3, [pc, #104]	@ (800213c <MX_I2C3_Init+0x74>)
 80020d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002144 <MX_I2C3_Init+0x7c>)
 80020d6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80020d8:	4b18      	ldr	r3, [pc, #96]	@ (800213c <MX_I2C3_Init+0x74>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020de:	4b17      	ldr	r3, [pc, #92]	@ (800213c <MX_I2C3_Init+0x74>)
 80020e0:	2201      	movs	r2, #1
 80020e2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020e4:	4b15      	ldr	r3, [pc, #84]	@ (800213c <MX_I2C3_Init+0x74>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80020ea:	4b14      	ldr	r3, [pc, #80]	@ (800213c <MX_I2C3_Init+0x74>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80020f0:	4b12      	ldr	r3, [pc, #72]	@ (800213c <MX_I2C3_Init+0x74>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020f6:	4b11      	ldr	r3, [pc, #68]	@ (800213c <MX_I2C3_Init+0x74>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020fc:	4b0f      	ldr	r3, [pc, #60]	@ (800213c <MX_I2C3_Init+0x74>)
 80020fe:	2200      	movs	r2, #0
 8002100:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002102:	480e      	ldr	r0, [pc, #56]	@ (800213c <MX_I2C3_Init+0x74>)
 8002104:	f003 fa60 	bl	80055c8 <HAL_I2C_Init>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800210e:	f000 f953 	bl	80023b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002112:	2100      	movs	r1, #0
 8002114:	4809      	ldr	r0, [pc, #36]	@ (800213c <MX_I2C3_Init+0x74>)
 8002116:	f004 f965 	bl	80063e4 <HAL_I2CEx_ConfigAnalogFilter>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002120:	f000 f94a 	bl	80023b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002124:	2100      	movs	r1, #0
 8002126:	4805      	ldr	r0, [pc, #20]	@ (800213c <MX_I2C3_Init+0x74>)
 8002128:	f004 f9a7 	bl	800647a <HAL_I2CEx_ConfigDigitalFilter>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002132:	f000 f941 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	20002e08 	.word	0x20002e08
 8002140:	40007800 	.word	0x40007800
 8002144:	40b285c2 	.word	0x40b285c2

08002148 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b0a0      	sub	sp, #128	@ 0x80
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002160:	f107 0318 	add.w	r3, r7, #24
 8002164:	2254      	movs	r2, #84	@ 0x54
 8002166:	2100      	movs	r1, #0
 8002168:	4618      	mov	r0, r3
 800216a:	f011 f9d5 	bl	8013518 <memset>
  if(i2cHandle->Instance==I2C1)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a3e      	ldr	r2, [pc, #248]	@ (800226c <HAL_I2C_MspInit+0x124>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d137      	bne.n	80021e8 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002178:	2340      	movs	r3, #64	@ 0x40
 800217a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800217c:	2300      	movs	r3, #0
 800217e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002180:	f107 0318 	add.w	r3, r7, #24
 8002184:	4618      	mov	r0, r3
 8002186:	f004 ffd9 	bl	800713c <HAL_RCCEx_PeriphCLKConfig>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002190:	f000 f912 	bl	80023b8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002194:	4b36      	ldr	r3, [pc, #216]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 8002196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002198:	4a35      	ldr	r2, [pc, #212]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 800219a:	f043 0302 	orr.w	r3, r3, #2
 800219e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021a0:	4b33      	ldr	r3, [pc, #204]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 80021a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021b2:	2312      	movs	r3, #18
 80021b4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021b6:	2301      	movs	r3, #1
 80021b8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ba:	2300      	movs	r3, #0
 80021bc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021be:	2304      	movs	r3, #4
 80021c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80021c6:	4619      	mov	r1, r3
 80021c8:	482a      	ldr	r0, [pc, #168]	@ (8002274 <HAL_I2C_MspInit+0x12c>)
 80021ca:	f003 f863 	bl	8005294 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021ce:	4b28      	ldr	r3, [pc, #160]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 80021d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d2:	4a27      	ldr	r2, [pc, #156]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 80021d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80021da:	4b25      	ldr	r3, [pc, #148]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021e2:	613b      	str	r3, [r7, #16]
 80021e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80021e6:	e03c      	b.n	8002262 <HAL_I2C_MspInit+0x11a>
  else if(i2cHandle->Instance==I2C3)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a22      	ldr	r2, [pc, #136]	@ (8002278 <HAL_I2C_MspInit+0x130>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d137      	bne.n	8002262 <HAL_I2C_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80021f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021f6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fc:	f107 0318 	add.w	r3, r7, #24
 8002200:	4618      	mov	r0, r3
 8002202:	f004 ff9b 	bl	800713c <HAL_RCCEx_PeriphCLKConfig>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <HAL_I2C_MspInit+0xc8>
      Error_Handler();
 800220c:	f000 f8d4 	bl	80023b8 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002210:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 8002212:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002214:	4a16      	ldr	r2, [pc, #88]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 8002216:	f043 0304 	orr.w	r3, r3, #4
 800221a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800221c:	4b14      	ldr	r3, [pc, #80]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002228:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800222c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800222e:	2312      	movs	r3, #18
 8002230:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002232:	2301      	movs	r3, #1
 8002234:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002236:	2300      	movs	r3, #0
 8002238:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 800223a:	2308      	movs	r3, #8
 800223c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800223e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002242:	4619      	mov	r1, r3
 8002244:	480d      	ldr	r0, [pc, #52]	@ (800227c <HAL_I2C_MspInit+0x134>)
 8002246:	f003 f825 	bl	8005294 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800224a:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 800224c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224e:	4a08      	ldr	r2, [pc, #32]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 8002250:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002254:	6593      	str	r3, [r2, #88]	@ 0x58
 8002256:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <HAL_I2C_MspInit+0x128>)
 8002258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800225a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
}
 8002262:	bf00      	nop
 8002264:	3780      	adds	r7, #128	@ 0x80
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40005400 	.word	0x40005400
 8002270:	40021000 	.word	0x40021000
 8002274:	48000400 	.word	0x48000400
 8002278:	40007800 	.word	0x40007800
 800227c:	48000800 	.word	0x48000800

08002280 <DWT_Init>:
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
#include "core_cm4.h"
  void DWT_Init(void)
  {
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
      CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002284:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <DWT_Init+0x2c>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	4a08      	ldr	r2, [pc, #32]	@ (80022ac <DWT_Init+0x2c>)
 800228a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800228e:	60d3      	str	r3, [r2, #12]
      DWT->CYCCNT = 0;
 8002290:	4b07      	ldr	r3, [pc, #28]	@ (80022b0 <DWT_Init+0x30>)
 8002292:	2200      	movs	r2, #0
 8002294:	605a      	str	r2, [r3, #4]
      DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002296:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <DWT_Init+0x30>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a05      	ldr	r2, [pc, #20]	@ (80022b0 <DWT_Init+0x30>)
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	6013      	str	r3, [r2, #0]
  }
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000edf0 	.word	0xe000edf0
 80022b0:	e0001000 	.word	0xe0001000

080022b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022b8:	f002 fba3 	bl	8004a02 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022bc:	f000 f81e 	bl	80022fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022c0:	f7ff fe6c 	bl	8001f9c <MX_GPIO_Init>
  MX_DMA_Init();
 80022c4:	f7ff fe20 	bl	8001f08 <MX_DMA_Init>
  MX_TIM1_Init();
 80022c8:	f000 fa8a 	bl	80027e0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80022cc:	f000 faf8 	bl	80028c0 <MX_TIM2_Init>
  MX_I2C1_Init();
 80022d0:	f7ff feba 	bl	8002048 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80022d4:	f000 fc7a 	bl	8002bcc <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 80022d8:	f000 fcc2 	bl	8002c60 <MX_UART4_Init>
  MX_I2C3_Init();
 80022dc:	f7ff fef4 	bl	80020c8 <MX_I2C3_Init>
  MX_UART5_Init();
 80022e0:	f000 fd0a 	bl	8002cf8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 80022e4:	f7ff ffcc 	bl	8002280 <DWT_Init>
  CommUart_EarlyInit();  // aggiunto
 80022e8:	f001 f880 	bl	80033ec <CommUart_EarlyInit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80022ec:	f00c fbca 	bl	800ea84 <osKernelInitialize>
  MX_FREERTOS_Init();
 80022f0:	f7ff fc72 	bl	8001bd8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80022f4:	f00c fbea 	bl	800eacc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022f8:	bf00      	nop
 80022fa:	e7fd      	b.n	80022f8 <main+0x44>

080022fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b094      	sub	sp, #80	@ 0x50
 8002300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002302:	f107 0318 	add.w	r3, r7, #24
 8002306:	2238      	movs	r2, #56	@ 0x38
 8002308:	2100      	movs	r1, #0
 800230a:	4618      	mov	r0, r3
 800230c:	f011 f904 	bl	8013518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002310:	1d3b      	adds	r3, r7, #4
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
 800231c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800231e:	2000      	movs	r0, #0
 8002320:	f004 f8f8 	bl	8006514 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002324:	2302      	movs	r3, #2
 8002326:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002328:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800232e:	2340      	movs	r3, #64	@ 0x40
 8002330:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002332:	2302      	movs	r3, #2
 8002334:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002336:	2302      	movs	r3, #2
 8002338:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800233a:	2304      	movs	r3, #4
 800233c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800233e:	2355      	movs	r3, #85	@ 0x55
 8002340:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002342:	2302      	movs	r3, #2
 8002344:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002346:	2302      	movs	r3, #2
 8002348:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800234a:	2302      	movs	r3, #2
 800234c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800234e:	f107 0318 	add.w	r3, r7, #24
 8002352:	4618      	mov	r0, r3
 8002354:	f004 f992 	bl	800667c <HAL_RCC_OscConfig>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800235e:	f000 f82b 	bl	80023b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002362:	230f      	movs	r3, #15
 8002364:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002366:	2303      	movs	r3, #3
 8002368:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800236a:	2300      	movs	r3, #0
 800236c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002376:	1d3b      	adds	r3, r7, #4
 8002378:	2104      	movs	r1, #4
 800237a:	4618      	mov	r0, r3
 800237c:	f004 fc90 	bl	8006ca0 <HAL_RCC_ClockConfig>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002386:	f000 f817 	bl	80023b8 <Error_Handler>
  }
}
 800238a:	bf00      	nop
 800238c:	3750      	adds	r7, #80	@ 0x50
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a04      	ldr	r2, [pc, #16]	@ (80023b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d101      	bne.n	80023aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80023a6:	f002 fb45 	bl	8004a34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40001000 	.word	0x40001000

080023b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023bc:	b672      	cpsid	i
}
 80023be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <Error_Handler+0x8>

080023c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ca:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <HAL_MspInit+0x50>)
 80023cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ce:	4a11      	ldr	r2, [pc, #68]	@ (8002414 <HAL_MspInit+0x50>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80023d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002414 <HAL_MspInit+0x50>)
 80023d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	607b      	str	r3, [r7, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <HAL_MspInit+0x50>)
 80023e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002414 <HAL_MspInit+0x50>)
 80023e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <HAL_MspInit+0x50>)
 80023f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f6:	603b      	str	r3, [r7, #0]
 80023f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80023fa:	2200      	movs	r2, #0
 80023fc:	210f      	movs	r1, #15
 80023fe:	f06f 0001 	mvn.w	r0, #1
 8002402:	f002 fbed 	bl	8004be0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002406:	f004 f929 	bl	800665c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000

08002418 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08c      	sub	sp, #48	@ 0x30
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002424:	2300      	movs	r3, #0
 8002426:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002428:	4b2c      	ldr	r3, [pc, #176]	@ (80024dc <HAL_InitTick+0xc4>)
 800242a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242c:	4a2b      	ldr	r2, [pc, #172]	@ (80024dc <HAL_InitTick+0xc4>)
 800242e:	f043 0310 	orr.w	r3, r3, #16
 8002432:	6593      	str	r3, [r2, #88]	@ 0x58
 8002434:	4b29      	ldr	r3, [pc, #164]	@ (80024dc <HAL_InitTick+0xc4>)
 8002436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002438:	f003 0310 	and.w	r3, r3, #16
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002440:	f107 020c 	add.w	r2, r7, #12
 8002444:	f107 0310 	add.w	r3, r7, #16
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f004 fdfe 	bl	800704c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002450:	f004 fdd0 	bl	8006ff4 <HAL_RCC_GetPCLK1Freq>
 8002454:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002458:	4a21      	ldr	r2, [pc, #132]	@ (80024e0 <HAL_InitTick+0xc8>)
 800245a:	fba2 2303 	umull	r2, r3, r2, r3
 800245e:	0c9b      	lsrs	r3, r3, #18
 8002460:	3b01      	subs	r3, #1
 8002462:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002464:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <HAL_InitTick+0xcc>)
 8002466:	4a20      	ldr	r2, [pc, #128]	@ (80024e8 <HAL_InitTick+0xd0>)
 8002468:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800246a:	4b1e      	ldr	r3, [pc, #120]	@ (80024e4 <HAL_InitTick+0xcc>)
 800246c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002470:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002472:	4a1c      	ldr	r2, [pc, #112]	@ (80024e4 <HAL_InitTick+0xcc>)
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002478:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <HAL_InitTick+0xcc>)
 800247a:	2200      	movs	r2, #0
 800247c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800247e:	4b19      	ldr	r3, [pc, #100]	@ (80024e4 <HAL_InitTick+0xcc>)
 8002480:	2200      	movs	r2, #0
 8002482:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002484:	4817      	ldr	r0, [pc, #92]	@ (80024e4 <HAL_InitTick+0xcc>)
 8002486:	f005 f8a7 	bl	80075d8 <HAL_TIM_Base_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002490:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002494:	2b00      	cmp	r3, #0
 8002496:	d11b      	bne.n	80024d0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002498:	4812      	ldr	r0, [pc, #72]	@ (80024e4 <HAL_InitTick+0xcc>)
 800249a:	f005 f8ff 	bl	800769c <HAL_TIM_Base_Start_IT>
 800249e:	4603      	mov	r3, r0
 80024a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80024a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d111      	bne.n	80024d0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024ac:	2036      	movs	r0, #54	@ 0x36
 80024ae:	f002 fbb1 	bl	8004c14 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b0f      	cmp	r3, #15
 80024b6:	d808      	bhi.n	80024ca <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80024b8:	2200      	movs	r2, #0
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	2036      	movs	r0, #54	@ 0x36
 80024be:	f002 fb8f 	bl	8004be0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024c2:	4a0a      	ldr	r2, [pc, #40]	@ (80024ec <HAL_InitTick+0xd4>)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	e002      	b.n	80024d0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80024d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3730      	adds	r7, #48	@ 0x30
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	40021000 	.word	0x40021000
 80024e0:	431bde83 	.word	0x431bde83
 80024e4:	20002e5c 	.word	0x20002e5c
 80024e8:	40001000 	.word	0x40001000
 80024ec:	20000004 	.word	0x20000004

080024f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <NMI_Handler+0x4>

080024f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <HardFault_Handler+0x4>

08002500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <MemManage_Handler+0x4>

08002508 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <BusFault_Handler+0x4>

08002510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <UsageFault_Handler+0x4>

08002518 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
	...

08002528 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 800252e:	4b09      	ldr	r3, [pc, #36]	@ (8002554 <DMA1_Channel1_IRQHandler+0x2c>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002534:	4808      	ldr	r0, [pc, #32]	@ (8002558 <DMA1_Channel1_IRQHandler+0x30>)
 8002536:	f002 fd5e 	bl	8004ff6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_1, DWT->CYCCNT - s);
 800253a:	4b06      	ldr	r3, [pc, #24]	@ (8002554 <DMA1_Channel1_IRQHandler+0x2c>)
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	4619      	mov	r1, r3
 8002544:	200a      	movs	r0, #10
 8002546:	f001 fc13 	bl	8003d70 <WCET_Update>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800254a:	bf00      	nop
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	e0001000 	.word	0xe0001000
 8002558:	20002f44 	.word	0x20002f44

0800255c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 8002562:	4b09      	ldr	r3, [pc, #36]	@ (8002588 <DMA1_Channel2_IRQHandler+0x2c>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8002568:	4808      	ldr	r0, [pc, #32]	@ (800258c <DMA1_Channel2_IRQHandler+0x30>)
 800256a:	f002 fd44 	bl	8004ff6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_2, DWT->CYCCNT - s);
 800256e:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <DMA1_Channel2_IRQHandler+0x2c>)
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	4619      	mov	r1, r3
 8002578:	200b      	movs	r0, #11
 800257a:	f001 fbf9 	bl	8003d70 <WCET_Update>
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	e0001000 	.word	0xe0001000
 800258c:	20002fa4 	.word	0x20002fa4

08002590 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <DMA1_Channel3_IRQHandler+0x2c>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 800259c:	4808      	ldr	r0, [pc, #32]	@ (80025c0 <DMA1_Channel3_IRQHandler+0x30>)
 800259e:	f002 fd2a 	bl	8004ff6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_3, DWT->CYCCNT - s);
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <DMA1_Channel3_IRQHandler+0x2c>)
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	4619      	mov	r1, r3
 80025ac:	200c      	movs	r0, #12
 80025ae:	f001 fbdf 	bl	8003d70 <WCET_Update>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	e0001000 	.word	0xe0001000
 80025c0:	20003004 	.word	0x20003004

080025c4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 80025ca:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <DMA1_Channel4_IRQHandler+0x2c>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80025d0:	4808      	ldr	r0, [pc, #32]	@ (80025f4 <DMA1_Channel4_IRQHandler+0x30>)
 80025d2:	f002 fd10 	bl	8004ff6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_4, DWT->CYCCNT - s);
 80025d6:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <DMA1_Channel4_IRQHandler+0x2c>)
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	4619      	mov	r1, r3
 80025e0:	200d      	movs	r0, #13
 80025e2:	f001 fbc5 	bl	8003d70 <WCET_Update>
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	e0001000 	.word	0xe0001000
 80025f4:	20003220 	.word	0x20003220

080025f8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 80025fe:	4b09      	ldr	r3, [pc, #36]	@ (8002624 <DMA1_Channel5_IRQHandler+0x2c>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002604:	4808      	ldr	r0, [pc, #32]	@ (8002628 <DMA1_Channel5_IRQHandler+0x30>)
 8002606:	f002 fcf6 	bl	8004ff6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_5, DWT->CYCCNT - s);
 800260a:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <DMA1_Channel5_IRQHandler+0x2c>)
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	4619      	mov	r1, r3
 8002614:	200e      	movs	r0, #14
 8002616:	f001 fbab 	bl	8003d70 <WCET_Update>
  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	e0001000 	.word	0xe0001000
 8002628:	20003280 	.word	0x20003280

0800262c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002630:	4802      	ldr	r0, [pc, #8]	@ (800263c <UART4_IRQHandler+0x10>)
 8002632:	f007 fa3b 	bl	8009aac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	200030f8 	.word	0x200030f8

08002640 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002644:	4802      	ldr	r0, [pc, #8]	@ (8002650 <UART5_IRQHandler+0x10>)
 8002646:	f007 fa31 	bl	8009aac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	2000318c 	.word	0x2000318c

08002654 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002658:	4802      	ldr	r0, [pc, #8]	@ (8002664 <TIM6_DAC_IRQHandler+0x10>)
 800265a:	f005 fdf3 	bl	8008244 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20002e5c 	.word	0x20002e5c

08002668 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return 1;
 800266c:	2301      	movs	r3, #1
}
 800266e:	4618      	mov	r0, r3
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <_kill>:

int _kill(int pid, int sig)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002682:	f011 f81f 	bl	80136c4 <__errno>
 8002686:	4603      	mov	r3, r0
 8002688:	2216      	movs	r2, #22
 800268a:	601a      	str	r2, [r3, #0]
  return -1;
 800268c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002690:	4618      	mov	r0, r3
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <_exit>:

void _exit (int status)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026a0:	f04f 31ff 	mov.w	r1, #4294967295
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff ffe7 	bl	8002678 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026aa:	bf00      	nop
 80026ac:	e7fd      	b.n	80026aa <_exit+0x12>

080026ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b086      	sub	sp, #24
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	60f8      	str	r0, [r7, #12]
 80026b6:	60b9      	str	r1, [r7, #8]
 80026b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	e00a      	b.n	80026d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026c0:	f3af 8000 	nop.w
 80026c4:	4601      	mov	r1, r0
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	1c5a      	adds	r2, r3, #1
 80026ca:	60ba      	str	r2, [r7, #8]
 80026cc:	b2ca      	uxtb	r2, r1
 80026ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	3301      	adds	r3, #1
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	429a      	cmp	r2, r3
 80026dc:	dbf0      	blt.n	80026c0 <_read+0x12>
  }

  return len;
 80026de:	687b      	ldr	r3, [r7, #4]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002710:	605a      	str	r2, [r3, #4]
  return 0;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_isatty>:

int _isatty(int file)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002728:	2301      	movs	r3, #1
}
 800272a:	4618      	mov	r0, r3
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002736:	b480      	push	{r7}
 8002738:	b085      	sub	sp, #20
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002758:	4a14      	ldr	r2, [pc, #80]	@ (80027ac <_sbrk+0x5c>)
 800275a:	4b15      	ldr	r3, [pc, #84]	@ (80027b0 <_sbrk+0x60>)
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002764:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <_sbrk+0x64>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d102      	bne.n	8002772 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800276c:	4b11      	ldr	r3, [pc, #68]	@ (80027b4 <_sbrk+0x64>)
 800276e:	4a12      	ldr	r2, [pc, #72]	@ (80027b8 <_sbrk+0x68>)
 8002770:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002772:	4b10      	ldr	r3, [pc, #64]	@ (80027b4 <_sbrk+0x64>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4413      	add	r3, r2
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	429a      	cmp	r2, r3
 800277e:	d207      	bcs.n	8002790 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002780:	f010 ffa0 	bl	80136c4 <__errno>
 8002784:	4603      	mov	r3, r0
 8002786:	220c      	movs	r2, #12
 8002788:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800278a:	f04f 33ff 	mov.w	r3, #4294967295
 800278e:	e009      	b.n	80027a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002790:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <_sbrk+0x64>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002796:	4b07      	ldr	r3, [pc, #28]	@ (80027b4 <_sbrk+0x64>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4413      	add	r3, r2
 800279e:	4a05      	ldr	r2, [pc, #20]	@ (80027b4 <_sbrk+0x64>)
 80027a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027a2:	68fb      	ldr	r3, [r7, #12]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20020000 	.word	0x20020000
 80027b0:	00000400 	.word	0x00000400
 80027b4:	20002ea8 	.word	0x20002ea8
 80027b8:	20004f60 	.word	0x20004f60

080027bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80027c0:	4b06      	ldr	r3, [pc, #24]	@ (80027dc <SystemInit+0x20>)
 80027c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c6:	4a05      	ldr	r2, [pc, #20]	@ (80027dc <SystemInit+0x20>)
 80027c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch2;
DMA_HandleTypeDef hdma_tim1_ch3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e6:	f107 0314 	add.w	r3, r7, #20
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	605a      	str	r2, [r3, #4]
 80027f0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80027f2:	1d3b      	adds	r3, r7, #4
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027fe:	4b2e      	ldr	r3, [pc, #184]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 8002800:	4a2e      	ldr	r2, [pc, #184]	@ (80028bc <MX_TIM1_Init+0xdc>)
 8002802:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8002804:	4b2c      	ldr	r3, [pc, #176]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 8002806:	22a9      	movs	r2, #169	@ 0xa9
 8002808:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800280a:	4b2b      	ldr	r3, [pc, #172]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 800280c:	2200      	movs	r2, #0
 800280e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002810:	4b29      	ldr	r3, [pc, #164]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 8002812:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002816:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002818:	4b27      	ldr	r3, [pc, #156]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 800281a:	2200      	movs	r2, #0
 800281c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800281e:	4b26      	ldr	r3, [pc, #152]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 8002820:	2200      	movs	r2, #0
 8002822:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002824:	4b24      	ldr	r3, [pc, #144]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 8002826:	2200      	movs	r2, #0
 8002828:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800282a:	4823      	ldr	r0, [pc, #140]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 800282c:	f005 f9b4 	bl	8007b98 <HAL_TIM_IC_Init>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002836:	f7ff fdbf 	bl	80023b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283a:	2300      	movs	r3, #0
 800283c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002846:	f107 0314 	add.w	r3, r7, #20
 800284a:	4619      	mov	r1, r3
 800284c:	481a      	ldr	r0, [pc, #104]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 800284e:	f006 fe3b 	bl	80094c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002858:	f7ff fdae 	bl	80023b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800285c:	230a      	movs	r3, #10
 800285e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002860:	2301      	movs	r3, #1
 8002862:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002864:	2300      	movs	r3, #0
 8002866:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 10;
 8002868:	230a      	movs	r3, #10
 800286a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	2200      	movs	r2, #0
 8002870:	4619      	mov	r1, r3
 8002872:	4811      	ldr	r0, [pc, #68]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 8002874:	f005 fe35 	bl	80084e2 <HAL_TIM_IC_ConfigChannel>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800287e:	f7ff fd9b 	bl	80023b8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	2204      	movs	r2, #4
 8002886:	4619      	mov	r1, r3
 8002888:	480b      	ldr	r0, [pc, #44]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 800288a:	f005 fe2a 	bl	80084e2 <HAL_TIM_IC_ConfigChannel>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8002894:	f7ff fd90 	bl	80023b8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002898:	1d3b      	adds	r3, r7, #4
 800289a:	2208      	movs	r2, #8
 800289c:	4619      	mov	r1, r3
 800289e:	4806      	ldr	r0, [pc, #24]	@ (80028b8 <MX_TIM1_Init+0xd8>)
 80028a0:	f005 fe1f 	bl	80084e2 <HAL_TIM_IC_ConfigChannel>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80028aa:	f7ff fd85 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80028ae:	bf00      	nop
 80028b0:	3720      	adds	r7, #32
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20002eac 	.word	0x20002eac
 80028bc:	40012c00 	.word	0x40012c00

080028c0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08a      	sub	sp, #40	@ 0x28
 80028c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028c6:	f107 031c 	add.w	r3, r7, #28
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028d2:	463b      	mov	r3, r7
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
 80028e0:	615a      	str	r2, [r3, #20]
 80028e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028e4:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <MX_TIM2_Init+0xc0>)
 80028e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80028ec:	4b24      	ldr	r3, [pc, #144]	@ (8002980 <MX_TIM2_Init+0xc0>)
 80028ee:	22a9      	movs	r2, #169	@ 0xa9
 80028f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f2:	4b23      	ldr	r3, [pc, #140]	@ (8002980 <MX_TIM2_Init+0xc0>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19;
 80028f8:	4b21      	ldr	r3, [pc, #132]	@ (8002980 <MX_TIM2_Init+0xc0>)
 80028fa:	2213      	movs	r2, #19
 80028fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028fe:	4b20      	ldr	r3, [pc, #128]	@ (8002980 <MX_TIM2_Init+0xc0>)
 8002900:	2200      	movs	r2, #0
 8002902:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002904:	4b1e      	ldr	r3, [pc, #120]	@ (8002980 <MX_TIM2_Init+0xc0>)
 8002906:	2200      	movs	r2, #0
 8002908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800290a:	481d      	ldr	r0, [pc, #116]	@ (8002980 <MX_TIM2_Init+0xc0>)
 800290c:	f004 ff3e 	bl	800778c <HAL_TIM_PWM_Init>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002916:	f7ff fd4f 	bl	80023b8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 800291a:	2108      	movs	r1, #8
 800291c:	4818      	ldr	r0, [pc, #96]	@ (8002980 <MX_TIM2_Init+0xc0>)
 800291e:	f005 fc37 	bl	8008190 <HAL_TIM_OnePulse_Init>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8002928:	f7ff fd46 	bl	80023b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800292c:	2300      	movs	r3, #0
 800292e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002930:	2300      	movs	r3, #0
 8002932:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002934:	f107 031c 	add.w	r3, r7, #28
 8002938:	4619      	mov	r1, r3
 800293a:	4811      	ldr	r0, [pc, #68]	@ (8002980 <MX_TIM2_Init+0xc0>)
 800293c:	f006 fdc4 	bl	80094c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002946:	f7ff fd37 	bl	80023b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800294a:	2360      	movs	r3, #96	@ 0x60
 800294c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 800294e:	230a      	movs	r3, #10
 8002950:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002952:	2302      	movs	r3, #2
 8002954:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800295a:	463b      	mov	r3, r7
 800295c:	2200      	movs	r2, #0
 800295e:	4619      	mov	r1, r3
 8002960:	4807      	ldr	r0, [pc, #28]	@ (8002980 <MX_TIM2_Init+0xc0>)
 8002962:	f005 fe5b 	bl	800861c <HAL_TIM_PWM_ConfigChannel>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800296c:	f7ff fd24 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002970:	4803      	ldr	r0, [pc, #12]	@ (8002980 <MX_TIM2_Init+0xc0>)
 8002972:	f000 f8f7 	bl	8002b64 <HAL_TIM_MspPostInit>

}
 8002976:	bf00      	nop
 8002978:	3728      	adds	r7, #40	@ 0x28
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20002ef8 	.word	0x20002ef8

08002984 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	@ 0x28
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800298c:	f107 0314 	add.w	r3, r7, #20
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
 8002998:	60da      	str	r2, [r3, #12]
 800299a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a58      	ldr	r2, [pc, #352]	@ (8002b04 <HAL_TIM_IC_MspInit+0x180>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	f040 80a9 	bne.w	8002afa <HAL_TIM_IC_MspInit+0x176>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029a8:	4b57      	ldr	r3, [pc, #348]	@ (8002b08 <HAL_TIM_IC_MspInit+0x184>)
 80029aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ac:	4a56      	ldr	r2, [pc, #344]	@ (8002b08 <HAL_TIM_IC_MspInit+0x184>)
 80029ae:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80029b4:	4b54      	ldr	r3, [pc, #336]	@ (8002b08 <HAL_TIM_IC_MspInit+0x184>)
 80029b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029bc:	613b      	str	r3, [r7, #16]
 80029be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029c0:	4b51      	ldr	r3, [pc, #324]	@ (8002b08 <HAL_TIM_IC_MspInit+0x184>)
 80029c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c4:	4a50      	ldr	r2, [pc, #320]	@ (8002b08 <HAL_TIM_IC_MspInit+0x184>)
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029cc:	4b4e      	ldr	r3, [pc, #312]	@ (8002b08 <HAL_TIM_IC_MspInit+0x184>)
 80029ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80029d8:	2307      	movs	r3, #7
 80029da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e4:	2300      	movs	r3, #0
 80029e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80029e8:	2302      	movs	r3, #2
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	4619      	mov	r1, r3
 80029f2:	4846      	ldr	r0, [pc, #280]	@ (8002b0c <HAL_TIM_IC_MspInit+0x188>)
 80029f4:	f002 fc4e 	bl	8005294 <HAL_GPIO_Init>

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 80029f8:	4b45      	ldr	r3, [pc, #276]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 80029fa:	4a46      	ldr	r2, [pc, #280]	@ (8002b14 <HAL_TIM_IC_MspInit+0x190>)
 80029fc:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 80029fe:	4b44      	ldr	r3, [pc, #272]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a00:	222a      	movs	r2, #42	@ 0x2a
 8002a02:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a04:	4b42      	ldr	r3, [pc, #264]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a0a:	4b41      	ldr	r3, [pc, #260]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002a10:	4b3f      	ldr	r3, [pc, #252]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a12:	2280      	movs	r2, #128	@ 0x80
 8002a14:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a16:	4b3e      	ldr	r3, [pc, #248]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a1c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a1e:	4b3c      	ldr	r3, [pc, #240]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a24:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002a26:	4b3a      	ldr	r3, [pc, #232]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a28:	2220      	movs	r2, #32
 8002a2a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002a2c:	4b38      	ldr	r3, [pc, #224]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002a32:	4837      	ldr	r0, [pc, #220]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a34:	f002 f8fc 	bl	8004c30 <HAL_DMA_Init>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_TIM_IC_MspInit+0xbe>
    {
      Error_Handler();
 8002a3e:	f7ff fcbb 	bl	80023b8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a32      	ldr	r2, [pc, #200]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a46:	625a      	str	r2, [r3, #36]	@ 0x24
 8002a48:	4a31      	ldr	r2, [pc, #196]	@ (8002b10 <HAL_TIM_IC_MspInit+0x18c>)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel2;
 8002a4e:	4b32      	ldr	r3, [pc, #200]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a50:	4a32      	ldr	r2, [pc, #200]	@ (8002b1c <HAL_TIM_IC_MspInit+0x198>)
 8002a52:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_TIM1_CH2;
 8002a54:	4b30      	ldr	r3, [pc, #192]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a56:	222b      	movs	r2, #43	@ 0x2b
 8002a58:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a5a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a60:	4b2d      	ldr	r3, [pc, #180]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002a66:	4b2c      	ldr	r3, [pc, #176]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a68:	2280      	movs	r2, #128	@ 0x80
 8002a6a:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a72:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a74:	4b28      	ldr	r3, [pc, #160]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a7a:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 8002a7c:	4b26      	ldr	r3, [pc, #152]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a7e:	2220      	movs	r2, #32
 8002a80:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002a82:	4b25      	ldr	r3, [pc, #148]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8002a88:	4823      	ldr	r0, [pc, #140]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a8a:	f002 f8d1 	bl	8004c30 <HAL_DMA_Init>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <HAL_TIM_IC_MspInit+0x114>
    {
      Error_Handler();
 8002a94:	f7ff fc90 	bl	80023b8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002a9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002b18 <HAL_TIM_IC_MspInit+0x194>)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel3;
 8002aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b24 <HAL_TIM_IC_MspInit+0x1a0>)
 8002aa8:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_TIM1_CH3;
 8002aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002aac:	222c      	movs	r2, #44	@ 0x2c
 8002aae:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002abc:	4b18      	ldr	r3, [pc, #96]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002abe:	2280      	movs	r2, #128	@ 0x80
 8002ac0:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ac2:	4b17      	ldr	r3, [pc, #92]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002ac4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ac8:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002aca:	4b15      	ldr	r3, [pc, #84]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002acc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ad0:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
 8002ad2:	4b13      	ldr	r3, [pc, #76]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002ad8:	4b11      	ldr	r3, [pc, #68]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8002ade:	4810      	ldr	r0, [pc, #64]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002ae0:	f002 f8a6 	bl	8004c30 <HAL_DMA_Init>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_TIM_IC_MspInit+0x16a>
    {
      Error_Handler();
 8002aea:	f7ff fc65 	bl	80023b8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a0b      	ldr	r2, [pc, #44]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002af2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002af4:	4a0a      	ldr	r2, [pc, #40]	@ (8002b20 <HAL_TIM_IC_MspInit+0x19c>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002afa:	bf00      	nop
 8002afc:	3728      	adds	r7, #40	@ 0x28
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40012c00 	.word	0x40012c00
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	48000800 	.word	0x48000800
 8002b10:	20002f44 	.word	0x20002f44
 8002b14:	40020008 	.word	0x40020008
 8002b18:	20002fa4 	.word	0x20002fa4
 8002b1c:	4002001c 	.word	0x4002001c
 8002b20:	20003004 	.word	0x20003004
 8002b24:	40020030 	.word	0x40020030

08002b28 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b38:	d10b      	bne.n	8002b52 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b3a:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <HAL_TIM_PWM_MspInit+0x38>)
 8002b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b3e:	4a08      	ldr	r2, [pc, #32]	@ (8002b60 <HAL_TIM_PWM_MspInit+0x38>)
 8002b40:	f043 0301 	orr.w	r3, r3, #1
 8002b44:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b46:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <HAL_TIM_PWM_MspInit+0x38>)
 8002b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002b52:	bf00      	nop
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000

08002b64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6c:	f107 030c 	add.w	r3, r7, #12
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	605a      	str	r2, [r3, #4]
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b84:	d11c      	bne.n	8002bc0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b86:	4b10      	ldr	r3, [pc, #64]	@ (8002bc8 <HAL_TIM_MspPostInit+0x64>)
 8002b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b8a:	4a0f      	ldr	r2, [pc, #60]	@ (8002bc8 <HAL_TIM_MspPostInit+0x64>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b92:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc8 <HAL_TIM_MspPostInit+0x64>)
 8002b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	60bb      	str	r3, [r7, #8]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb2:	f107 030c 	add.w	r3, r7, #12
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bbc:	f002 fb6a 	bl	8005294 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002bc0:	bf00      	nop
 8002bc2:	3720      	adds	r7, #32
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40021000 	.word	0x40021000

08002bcc <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_uart4_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002bd0:	4b21      	ldr	r3, [pc, #132]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002bd2:	4a22      	ldr	r2, [pc, #136]	@ (8002c5c <MX_LPUART1_UART_Init+0x90>)
 8002bd4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 921600;
 8002bd6:	4b20      	ldr	r3, [pc, #128]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002bd8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002bdc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bde:	4b1e      	ldr	r3, [pc, #120]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002be4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002bea:	4b1b      	ldr	r3, [pc, #108]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002bf0:	4b19      	ldr	r3, [pc, #100]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002bf2:	220c      	movs	r2, #12
 8002bf4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bf6:	4b18      	ldr	r3, [pc, #96]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bfc:	4b16      	ldr	r3, [pc, #88]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c02:	4b15      	ldr	r3, [pc, #84]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c08:	4b13      	ldr	r3, [pc, #76]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002c0e:	4812      	ldr	r0, [pc, #72]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002c10:	f006 fd36 	bl	8009680 <HAL_UART_Init>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002c1a:	f7ff fbcd 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c1e:	2100      	movs	r1, #0
 8002c20:	480d      	ldr	r0, [pc, #52]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002c22:	f009 f830 	bl	800bc86 <HAL_UARTEx_SetTxFifoThreshold>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002c2c:	f7ff fbc4 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c30:	2100      	movs	r1, #0
 8002c32:	4809      	ldr	r0, [pc, #36]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002c34:	f009 f865 	bl	800bd02 <HAL_UARTEx_SetRxFifoThreshold>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002c3e:	f7ff fbbb 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002c42:	4805      	ldr	r0, [pc, #20]	@ (8002c58 <MX_LPUART1_UART_Init+0x8c>)
 8002c44:	f008 ffe6 	bl	800bc14 <HAL_UARTEx_DisableFifoMode>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002c4e:	f7ff fbb3 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20003064 	.word	0x20003064
 8002c5c:	40008000 	.word	0x40008000

08002c60 <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002c64:	4b22      	ldr	r3, [pc, #136]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c66:	4a23      	ldr	r2, [pc, #140]	@ (8002cf4 <MX_UART4_Init+0x94>)
 8002c68:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 460800;
 8002c6a:	4b21      	ldr	r3, [pc, #132]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c6c:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8002c70:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002c72:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002c78:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002c84:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c86:	220c      	movs	r2, #12
 8002c88:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c8a:	4b19      	ldr	r3, [pc, #100]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c90:	4b17      	ldr	r3, [pc, #92]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c96:	4b16      	ldr	r3, [pc, #88]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c9c:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ca2:	4b13      	ldr	r3, [pc, #76]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ca8:	4811      	ldr	r0, [pc, #68]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002caa:	f006 fce9 	bl	8009680 <HAL_UART_Init>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002cb4:	f7ff fb80 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cb8:	2100      	movs	r1, #0
 8002cba:	480d      	ldr	r0, [pc, #52]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002cbc:	f008 ffe3 	bl	800bc86 <HAL_UARTEx_SetTxFifoThreshold>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002cc6:	f7ff fb77 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cca:	2100      	movs	r1, #0
 8002ccc:	4808      	ldr	r0, [pc, #32]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002cce:	f009 f818 	bl	800bd02 <HAL_UARTEx_SetRxFifoThreshold>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002cd8:	f7ff fb6e 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002cdc:	4804      	ldr	r0, [pc, #16]	@ (8002cf0 <MX_UART4_Init+0x90>)
 8002cde:	f008 ff99 	bl	800bc14 <HAL_UARTEx_DisableFifoMode>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002ce8:	f7ff fb66 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	200030f8 	.word	0x200030f8
 8002cf4:	40004c00 	.word	0x40004c00

08002cf8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002cfc:	4b22      	ldr	r3, [pc, #136]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002cfe:	4a23      	ldr	r2, [pc, #140]	@ (8002d8c <MX_UART5_Init+0x94>)
 8002d00:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002d02:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d08:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002d0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002d10:	4b1d      	ldr	r3, [pc, #116]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002d16:	4b1c      	ldr	r3, [pc, #112]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d1e:	220c      	movs	r2, #12
 8002d20:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d22:	4b19      	ldr	r3, [pc, #100]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d28:	4b17      	ldr	r3, [pc, #92]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d2e:	4b16      	ldr	r3, [pc, #88]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d34:	4b14      	ldr	r3, [pc, #80]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d3a:	4b13      	ldr	r3, [pc, #76]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart5) != HAL_OK)
 8002d40:	4811      	ldr	r0, [pc, #68]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d42:	f006 fced 	bl	8009720 <HAL_HalfDuplex_Init>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8002d4c:	f7ff fb34 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d50:	2100      	movs	r1, #0
 8002d52:	480d      	ldr	r0, [pc, #52]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d54:	f008 ff97 	bl	800bc86 <HAL_UARTEx_SetTxFifoThreshold>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8002d5e:	f7ff fb2b 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d62:	2100      	movs	r1, #0
 8002d64:	4808      	ldr	r0, [pc, #32]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d66:	f008 ffcc 	bl	800bd02 <HAL_UARTEx_SetRxFifoThreshold>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8002d70:	f7ff fb22 	bl	80023b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002d74:	4804      	ldr	r0, [pc, #16]	@ (8002d88 <MX_UART5_Init+0x90>)
 8002d76:	f008 ff4d 	bl	800bc14 <HAL_UARTEx_DisableFifoMode>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8002d80:	f7ff fb1a 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002d84:	bf00      	nop
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	2000318c 	.word	0x2000318c
 8002d8c:	40005000 	.word	0x40005000

08002d90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b0a2      	sub	sp, #136	@ 0x88
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d98:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	60da      	str	r2, [r3, #12]
 8002da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002da8:	f107 0320 	add.w	r3, r7, #32
 8002dac:	2254      	movs	r2, #84	@ 0x54
 8002dae:	2100      	movs	r1, #0
 8002db0:	4618      	mov	r0, r3
 8002db2:	f010 fbb1 	bl	8013518 <memset>
  if(uartHandle->Instance==LPUART1)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a91      	ldr	r2, [pc, #580]	@ (8003000 <HAL_UART_MspInit+0x270>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d139      	bne.n	8002e34 <HAL_UART_MspInit+0xa4>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002dc0:	2320      	movs	r3, #32
 8002dc2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dc8:	f107 0320 	add.w	r3, r7, #32
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f004 f9b5 	bl	800713c <HAL_RCCEx_PeriphCLKConfig>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002dd8:	f7ff faee 	bl	80023b8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002ddc:	4b89      	ldr	r3, [pc, #548]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de0:	4a88      	ldr	r2, [pc, #544]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002de2:	f043 0301 	orr.w	r3, r3, #1
 8002de6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002de8:	4b86      	ldr	r3, [pc, #536]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df4:	4b83      	ldr	r3, [pc, #524]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002df8:	4a82      	ldr	r2, [pc, #520]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e00:	4b80      	ldr	r3, [pc, #512]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	61bb      	str	r3, [r7, #24]
 8002e0a:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e0c:	230c      	movs	r3, #12
 8002e0e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e10:	2302      	movs	r3, #2
 8002e12:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002e1e:	230c      	movs	r3, #12
 8002e20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e24:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002e28:	4619      	mov	r1, r3
 8002e2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e2e:	f002 fa31 	bl	8005294 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8002e32:	e0e0      	b.n	8002ff6 <HAL_UART_MspInit+0x266>
  else if(uartHandle->Instance==UART4)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a73      	ldr	r2, [pc, #460]	@ (8003008 <HAL_UART_MspInit+0x278>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	f040 8095 	bne.w	8002f6a <HAL_UART_MspInit+0x1da>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002e40:	2308      	movs	r3, #8
 8002e42:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002e44:	2300      	movs	r3, #0
 8002e46:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e48:	f107 0320 	add.w	r3, r7, #32
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f004 f975 	bl	800713c <HAL_RCCEx_PeriphCLKConfig>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <HAL_UART_MspInit+0xcc>
      Error_Handler();
 8002e58:	f7ff faae 	bl	80023b8 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002e5c:	4b69      	ldr	r3, [pc, #420]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e60:	4a68      	ldr	r2, [pc, #416]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002e62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002e66:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e68:	4b66      	ldr	r3, [pc, #408]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e74:	4b63      	ldr	r3, [pc, #396]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e78:	4a62      	ldr	r2, [pc, #392]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002e7a:	f043 0304 	orr.w	r3, r3, #4
 8002e7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e80:	4b60      	ldr	r3, [pc, #384]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002e8c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e90:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e92:	2302      	movs	r3, #2
 8002e94:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e96:	2300      	movs	r3, #0
 8002e98:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002ea0:	2305      	movs	r3, #5
 8002ea2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4857      	ldr	r0, [pc, #348]	@ (800300c <HAL_UART_MspInit+0x27c>)
 8002eae:	f002 f9f1 	bl	8005294 <HAL_GPIO_Init>
    hdma_uart4_tx.Instance = DMA1_Channel4;
 8002eb2:	4b57      	ldr	r3, [pc, #348]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002eb4:	4a57      	ldr	r2, [pc, #348]	@ (8003014 <HAL_UART_MspInit+0x284>)
 8002eb6:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8002eb8:	4b55      	ldr	r3, [pc, #340]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002eba:	221f      	movs	r2, #31
 8002ebc:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ebe:	4b54      	ldr	r3, [pc, #336]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ec4:	4b52      	ldr	r3, [pc, #328]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002eca:	4b51      	ldr	r3, [pc, #324]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002ecc:	2280      	movs	r2, #128	@ 0x80
 8002ece:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ed0:	4b4f      	ldr	r3, [pc, #316]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed6:	4b4e      	ldr	r3, [pc, #312]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002edc:	4b4c      	ldr	r3, [pc, #304]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ee2:	4b4b      	ldr	r3, [pc, #300]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002ee8:	4849      	ldr	r0, [pc, #292]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002eea:	f001 fea1 	bl	8004c30 <HAL_DMA_Init>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <HAL_UART_MspInit+0x168>
      Error_Handler();
 8002ef4:	f7ff fa60 	bl	80023b8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a45      	ldr	r2, [pc, #276]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002efc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002efe:	4a44      	ldr	r2, [pc, #272]	@ (8003010 <HAL_UART_MspInit+0x280>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_uart4_rx.Instance = DMA1_Channel5;
 8002f04:	4b44      	ldr	r3, [pc, #272]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f06:	4a45      	ldr	r2, [pc, #276]	@ (800301c <HAL_UART_MspInit+0x28c>)
 8002f08:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8002f0a:	4b43      	ldr	r3, [pc, #268]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f0c:	221e      	movs	r2, #30
 8002f0e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f10:	4b41      	ldr	r3, [pc, #260]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f16:	4b40      	ldr	r3, [pc, #256]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f1c:	4b3e      	ldr	r3, [pc, #248]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f1e:	2280      	movs	r2, #128	@ 0x80
 8002f20:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f22:	4b3d      	ldr	r3, [pc, #244]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f28:	4b3b      	ldr	r3, [pc, #236]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8002f2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f30:	2220      	movs	r2, #32
 8002f32:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f34:	4b38      	ldr	r3, [pc, #224]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002f3a:	4837      	ldr	r0, [pc, #220]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f3c:	f001 fe78 	bl	8004c30 <HAL_DMA_Init>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8002f46:	f7ff fa37 	bl	80023b8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a32      	ldr	r2, [pc, #200]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002f52:	4a31      	ldr	r2, [pc, #196]	@ (8003018 <HAL_UART_MspInit+0x288>)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002f58:	2200      	movs	r2, #0
 8002f5a:	2105      	movs	r1, #5
 8002f5c:	2034      	movs	r0, #52	@ 0x34
 8002f5e:	f001 fe3f 	bl	8004be0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002f62:	2034      	movs	r0, #52	@ 0x34
 8002f64:	f001 fe56 	bl	8004c14 <HAL_NVIC_EnableIRQ>
}
 8002f68:	e045      	b.n	8002ff6 <HAL_UART_MspInit+0x266>
  else if(uartHandle->Instance==UART5)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8003020 <HAL_UART_MspInit+0x290>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d140      	bne.n	8002ff6 <HAL_UART_MspInit+0x266>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002f74:	2310      	movs	r3, #16
 8002f76:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f7c:	f107 0320 	add.w	r3, r7, #32
 8002f80:	4618      	mov	r0, r3
 8002f82:	f004 f8db 	bl	800713c <HAL_RCCEx_PeriphCLKConfig>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <HAL_UART_MspInit+0x200>
      Error_Handler();
 8002f8c:	f7ff fa14 	bl	80023b8 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002f90:	4b1c      	ldr	r3, [pc, #112]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f94:	4a1b      	ldr	r2, [pc, #108]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002f96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f9c:	4b19      	ldr	r3, [pc, #100]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fa8:	4b16      	ldr	r3, [pc, #88]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fac:	4a15      	ldr	r2, [pc, #84]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002fae:	f043 0304 	orr.w	r3, r3, #4
 8002fb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fb4:	4b13      	ldr	r3, [pc, #76]	@ (8003004 <HAL_UART_MspInit+0x274>)
 8002fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fc4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fc6:	2312      	movs	r3, #18
 8002fc8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002fd4:	2305      	movs	r3, #5
 8002fd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fda:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002fde:	4619      	mov	r1, r3
 8002fe0:	480a      	ldr	r0, [pc, #40]	@ (800300c <HAL_UART_MspInit+0x27c>)
 8002fe2:	f002 f957 	bl	8005294 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	2105      	movs	r1, #5
 8002fea:	2035      	movs	r0, #53	@ 0x35
 8002fec:	f001 fdf8 	bl	8004be0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002ff0:	2035      	movs	r0, #53	@ 0x35
 8002ff2:	f001 fe0f 	bl	8004c14 <HAL_NVIC_EnableIRQ>
}
 8002ff6:	bf00      	nop
 8002ff8:	3788      	adds	r7, #136	@ 0x88
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40008000 	.word	0x40008000
 8003004:	40021000 	.word	0x40021000
 8003008:	40004c00 	.word	0x40004c00
 800300c:	48000800 	.word	0x48000800
 8003010:	20003220 	.word	0x20003220
 8003014:	40020044 	.word	0x40020044
 8003018:	20003280 	.word	0x20003280
 800301c:	40020058 	.word	0x40020058
 8003020:	40005000 	.word	0x40005000

08003024 <crc16_ccitt>:
#define COMM_CRC_H_

#include <stdint.h>

static inline uint16_t crc16_ccitt(const uint8_t *data, uint16_t len)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8003030:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003034:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 8003036:	f241 0321 	movw	r3, #4129	@ 0x1021
 800303a:	813b      	strh	r3, [r7, #8]

    for (uint16_t i = 0; i < len; i++)
 800303c:	2300      	movs	r3, #0
 800303e:	81bb      	strh	r3, [r7, #12]
 8003040:	e029      	b.n	8003096 <crc16_ccitt+0x72>
    {
        crc ^= ((uint16_t)data[i] << 8);
 8003042:	89bb      	ldrh	r3, [r7, #12]
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	4413      	add	r3, r2
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	b21b      	sxth	r3, r3
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	b21a      	sxth	r2, r3
 8003050:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003054:	4053      	eors	r3, r2
 8003056:	b21b      	sxth	r3, r3
 8003058:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 800305a:	2300      	movs	r3, #0
 800305c:	72fb      	strb	r3, [r7, #11]
 800305e:	e014      	b.n	800308a <crc16_ccitt+0x66>
        {
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 8003060:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003064:	2b00      	cmp	r3, #0
 8003066:	da09      	bge.n	800307c <crc16_ccitt+0x58>
 8003068:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	b21a      	sxth	r2, r3
 8003070:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003074:	4053      	eors	r3, r2
 8003076:	b21b      	sxth	r3, r3
 8003078:	b29b      	uxth	r3, r3
 800307a:	e002      	b.n	8003082 <crc16_ccitt+0x5e>
 800307c:	89fb      	ldrh	r3, [r7, #14]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	b29b      	uxth	r3, r3
 8003082:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003084:	7afb      	ldrb	r3, [r7, #11]
 8003086:	3301      	adds	r3, #1
 8003088:	72fb      	strb	r3, [r7, #11]
 800308a:	7afb      	ldrb	r3, [r7, #11]
 800308c:	2b07      	cmp	r3, #7
 800308e:	d9e7      	bls.n	8003060 <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 8003090:	89bb      	ldrh	r3, [r7, #12]
 8003092:	3301      	adds	r3, #1
 8003094:	81bb      	strh	r3, [r7, #12]
 8003096:	89ba      	ldrh	r2, [r7, #12]
 8003098:	887b      	ldrh	r3, [r7, #2]
 800309a:	429a      	cmp	r2, r3
 800309c:	d3d1      	bcc.n	8003042 <crc16_ccitt+0x1e>
        }
    }
    return crc;
 800309e:	89fb      	ldrh	r3, [r7, #14]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <CommPack_BuildB2Tx>:
uint16_t CommPack_BuildB2Tx(uint8_t *buf,
                                    uint16_t max_len,
                                    const BleControllerSnapshot_t *ble,
                                    const SupervisorSnapshot_t *sup,
									const IMUSnapshot_t *imu)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b092      	sub	sp, #72	@ 0x48
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	607a      	str	r2, [r7, #4]
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	460b      	mov	r3, r1
 80030ba:	817b      	strh	r3, [r7, #10]
    if (!buf || !sup || !ble)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d005      	beq.n	80030ce <CommPack_BuildB2Tx+0x22>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d002      	beq.n	80030ce <CommPack_BuildB2Tx+0x22>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <CommPack_BuildB2Tx+0x26>
        return 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	e082      	b.n	80031d8 <CommPack_BuildB2Tx+0x12c>

    /* frame sizes */
    const uint16_t HEADER_LEN = sizeof(CommFrameHeader_t);
 80030d2:	230a      	movs	r3, #10
 80030d4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    const uint16_t PAYLOAD_LEN = sizeof(CommPayloadB2_t);
 80030d8:	231c      	movs	r3, #28
 80030da:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    const uint16_t CRC_LEN = sizeof(uint16_t);
 80030de:	2302      	movs	r3, #2
 80030e0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    const uint16_t FRAME_LEN = sizeof(CommFrameB2_t);
 80030e4:	2328      	movs	r3, #40	@ 0x28
 80030e6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    if (max_len < FRAME_LEN)
 80030ea:	897a      	ldrh	r2, [r7, #10]
 80030ec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d201      	bcs.n	80030f8 <CommPack_BuildB2Tx+0x4c>
        return 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	e06f      	b.n	80031d8 <CommPack_BuildB2Tx+0x12c>

    static uint16_t tx_seq = 0;

    uint16_t i = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    /* ---------- Header ---------- */
    CommFrameHeader_t hdr;

    hdr.payload_len  = PAYLOAD_LEN;
 80030fc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003100:	86fb      	strh	r3, [r7, #54]	@ 0x36
    hdr.seq          = ++tx_seq;
 8003102:	4b37      	ldr	r3, [pc, #220]	@ (80031e0 <CommPack_BuildB2Tx+0x134>)
 8003104:	881b      	ldrh	r3, [r3, #0]
 8003106:	3301      	adds	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	4b35      	ldr	r3, [pc, #212]	@ (80031e0 <CommPack_BuildB2Tx+0x134>)
 800310c:	801a      	strh	r2, [r3, #0]
 800310e:	4b34      	ldr	r3, [pc, #208]	@ (80031e0 <CommPack_BuildB2Tx+0x134>)
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	873b      	strh	r3, [r7, #56]	@ 0x38
    hdr.timestamp_ms = sup->task_last_run_ms;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f8c7 303a 	str.w	r3, [r7, #58]	@ 0x3a
    hdr.msg_id = 0xAA56;
 800311c:	f64a 2356 	movw	r3, #43606	@ 0xaa56
 8003120:	86bb      	strh	r3, [r7, #52]	@ 0x34

    memcpy(&buf[i], &hdr, HEADER_LEN);
 8003122:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4413      	add	r3, r2
 8003128:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800312c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8003130:	4618      	mov	r0, r3
 8003132:	f010 faf4 	bl	801371e <memcpy>
    i += HEADER_LEN;
 8003136:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8003138:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800313c:	4413      	add	r3, r2
 800313e:	87fb      	strh	r3, [r7, #62]	@ 0x3e


    /* ---------- Payload ---------- */
    CommPayloadB2_t pl;

    pl.command = sup->command;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	7b1b      	ldrb	r3, [r3, #12]
 8003144:	763b      	strb	r3, [r7, #24]
    pl.degraded_mask = sup->degraded_mask;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f8c7 3019 	str.w	r3, [r7, #25]
    pl.critical_mask = sup->critical_mask;
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f8c7 301d 	str.w	r3, [r7, #29]
    pl.isMotionConsistent = sup->isMotionConsistent;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	7b5b      	ldrb	r3, [r3, #13]
 800315a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    pl.yaw = imu->yaw;
 800315e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003162:	f8c7 3022 	str.w	r3, [r7, #34]	@ 0x22
    pl.x_norm = ble->bx_norm;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	f8c7 3026 	str.w	r3, [r7, #38]	@ 0x26
    pl.y_norm = ble->ay_norm;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f8c7 302a 	str.w	r3, [r7, #42]	@ 0x2a
    pl.btn1 = ble->btn1;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	7e9b      	ldrb	r3, [r3, #26]
 800317a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    pl.btn2 = ble->btn2;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	7edb      	ldrb	r3, [r3, #27]
 8003182:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    //DA CAMBIARE
    pl.alive_counter  = sup->alive_counter;
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	633b      	str	r3, [r7, #48]	@ 0x30

    memcpy(&buf[i], &pl, PAYLOAD_LEN);
 800318c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	4413      	add	r3, r2
 8003192:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8003196:	f107 0118 	add.w	r1, r7, #24
 800319a:	4618      	mov	r0, r3
 800319c:	f010 fabf 	bl	801371e <memcpy>
    i += PAYLOAD_LEN;
 80031a0:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80031a2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80031a6:	4413      	add	r3, r2
 80031a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    /* ---------- CRC ---------- */
    uint16_t crc = crc16_ccitt(buf, i);
 80031aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80031ac:	4619      	mov	r1, r3
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f7ff ff38 	bl	8003024 <crc16_ccitt>
 80031b4:	4603      	mov	r3, r0
 80031b6:	82fb      	strh	r3, [r7, #22]
    memcpy(&buf[i], &crc, CRC_LEN);
 80031b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4413      	add	r3, r2
 80031be:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80031c2:	f107 0116 	add.w	r1, r7, #22
 80031c6:	4618      	mov	r0, r3
 80031c8:	f010 faa9 	bl	801371e <memcpy>
    i += CRC_LEN;
 80031cc:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80031ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80031d2:	4413      	add	r3, r2
 80031d4:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    return i;  /* == FRAME_LEN */
 80031d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3748      	adds	r7, #72	@ 0x48
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	200032e0 	.word	0x200032e0

080031e4 <Rx_TaskInit>:

#include "log/wcet_monitor.h"
#define SYNC_WORD   0xAA55
#define RX_FRAME_LEN (sizeof(CommFrameB1_t))

void Rx_TaskInit(void){
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0

	CommUart_Init();
 80031e8:	f000 f922 	bl	8003430 <CommUart_Init>

}
 80031ec:	bf00      	nop
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <Rx_TaskStep>:

    printf("\r\n");
}

void Rx_TaskStep(void)
{
 80031f0:	b5b0      	push	{r4, r5, r7, lr}
 80031f2:	b08e      	sub	sp, #56	@ 0x38
 80031f4:	af00      	add	r7, sp, #0
    static uint16_t acc_len = 0;

    uint8_t byte;

    /* blocca finch arriva almeno un byte */
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80031f6:	f04f 31ff 	mov.w	r1, #4294967295
 80031fa:	2001      	movs	r0, #1
 80031fc:	f00d ff6c 	bl	80110d8 <ulTaskNotifyTake>
    uint32_t s = DWT->CYCCNT;
 8003200:	4b56      	ldr	r3, [pc, #344]	@ (800335c <Rx_TaskStep+0x16c>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	637b      	str	r3, [r7, #52]	@ 0x34

    while (CommUart_GetByte(&byte))
 8003206:	e09a      	b.n	800333e <Rx_TaskStep+0x14e>
    {
        /* ================= SYNC ================= */
        if (acc_len < sizeof(uint16_t))
 8003208:	4b55      	ldr	r3, [pc, #340]	@ (8003360 <Rx_TaskStep+0x170>)
 800320a:	881b      	ldrh	r3, [r3, #0]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d827      	bhi.n	8003260 <Rx_TaskStep+0x70>
        {
            acc_buf[acc_len++] = byte;
 8003210:	4b53      	ldr	r3, [pc, #332]	@ (8003360 <Rx_TaskStep+0x170>)
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	b291      	uxth	r1, r2
 8003218:	4a51      	ldr	r2, [pc, #324]	@ (8003360 <Rx_TaskStep+0x170>)
 800321a:	8011      	strh	r1, [r2, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8003222:	4b50      	ldr	r3, [pc, #320]	@ (8003364 <Rx_TaskStep+0x174>)
 8003224:	5499      	strb	r1, [r3, r2]

            if (acc_len == 2)
 8003226:	4b4e      	ldr	r3, [pc, #312]	@ (8003360 <Rx_TaskStep+0x170>)
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	2b02      	cmp	r3, #2
 800322c:	f040 8084 	bne.w	8003338 <Rx_TaskStep+0x148>
            {
                uint16_t sync = acc_buf[0] | (acc_buf[1] << 8);
 8003230:	4b4c      	ldr	r3, [pc, #304]	@ (8003364 <Rx_TaskStep+0x174>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	b21a      	sxth	r2, r3
 8003236:	4b4b      	ldr	r3, [pc, #300]	@ (8003364 <Rx_TaskStep+0x174>)
 8003238:	785b      	ldrb	r3, [r3, #1]
 800323a:	b21b      	sxth	r3, r3
 800323c:	021b      	lsls	r3, r3, #8
 800323e:	b21b      	sxth	r3, r3
 8003240:	4313      	orrs	r3, r2
 8003242:	b21b      	sxth	r3, r3
 8003244:	853b      	strh	r3, [r7, #40]	@ 0x28
                if (sync != SYNC_WORD)
 8003246:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003248:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800324c:	4293      	cmp	r3, r2
 800324e:	d073      	beq.n	8003338 <Rx_TaskStep+0x148>
                {
                    acc_buf[0] = acc_buf[1];
 8003250:	4b44      	ldr	r3, [pc, #272]	@ (8003364 <Rx_TaskStep+0x174>)
 8003252:	785a      	ldrb	r2, [r3, #1]
 8003254:	4b43      	ldr	r3, [pc, #268]	@ (8003364 <Rx_TaskStep+0x174>)
 8003256:	701a      	strb	r2, [r3, #0]
                    acc_len = 1;
 8003258:	4b41      	ldr	r3, [pc, #260]	@ (8003360 <Rx_TaskStep+0x170>)
 800325a:	2201      	movs	r2, #1
 800325c:	801a      	strh	r2, [r3, #0]
                }
            }
            continue;
 800325e:	e06b      	b.n	8003338 <Rx_TaskStep+0x148>
        }

        /* ============= RESTO FRAME ============== */
        acc_buf[acc_len] = byte;
 8003260:	4b3f      	ldr	r3, [pc, #252]	@ (8003360 <Rx_TaskStep+0x170>)
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800326a:	4b3e      	ldr	r3, [pc, #248]	@ (8003364 <Rx_TaskStep+0x174>)
 800326c:	5499      	strb	r1, [r3, r2]

        //Check se incontro sync word durante il payload (magari ho perso dei byte)
        uint16_t w = acc_buf[acc_len-1] | (acc_buf[acc_len] << 8);
 800326e:	4b3c      	ldr	r3, [pc, #240]	@ (8003360 <Rx_TaskStep+0x170>)
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	3b01      	subs	r3, #1
 8003274:	4a3b      	ldr	r2, [pc, #236]	@ (8003364 <Rx_TaskStep+0x174>)
 8003276:	5cd3      	ldrb	r3, [r2, r3]
 8003278:	b21a      	sxth	r2, r3
 800327a:	4b39      	ldr	r3, [pc, #228]	@ (8003360 <Rx_TaskStep+0x170>)
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	4619      	mov	r1, r3
 8003280:	4b38      	ldr	r3, [pc, #224]	@ (8003364 <Rx_TaskStep+0x174>)
 8003282:	5c5b      	ldrb	r3, [r3, r1]
 8003284:	b21b      	sxth	r3, r3
 8003286:	021b      	lsls	r3, r3, #8
 8003288:	b21b      	sxth	r3, r3
 800328a:	4313      	orrs	r3, r2
 800328c:	b21b      	sxth	r3, r3
 800328e:	867b      	strh	r3, [r7, #50]	@ 0x32

        if (w == SYNC_WORD)
 8003290:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003292:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 8003296:	4293      	cmp	r3, r2
 8003298:	d111      	bne.n	80032be <Rx_TaskStep+0xce>
        	{
        	acc_buf[0] = acc_buf[acc_len-1];
 800329a:	4b31      	ldr	r3, [pc, #196]	@ (8003360 <Rx_TaskStep+0x170>)
 800329c:	881b      	ldrh	r3, [r3, #0]
 800329e:	3b01      	subs	r3, #1
 80032a0:	4a30      	ldr	r2, [pc, #192]	@ (8003364 <Rx_TaskStep+0x174>)
 80032a2:	5cd2      	ldrb	r2, [r2, r3]
 80032a4:	4b2f      	ldr	r3, [pc, #188]	@ (8003364 <Rx_TaskStep+0x174>)
 80032a6:	701a      	strb	r2, [r3, #0]
        	acc_buf[1] = acc_buf[acc_len];
 80032a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003360 <Rx_TaskStep+0x170>)
 80032aa:	881b      	ldrh	r3, [r3, #0]
 80032ac:	461a      	mov	r2, r3
 80032ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003364 <Rx_TaskStep+0x174>)
 80032b0:	5c9a      	ldrb	r2, [r3, r2]
 80032b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003364 <Rx_TaskStep+0x174>)
 80032b4:	705a      	strb	r2, [r3, #1]
        	acc_len = 2;
 80032b6:	4b2a      	ldr	r3, [pc, #168]	@ (8003360 <Rx_TaskStep+0x170>)
 80032b8:	2202      	movs	r2, #2
 80032ba:	801a      	strh	r2, [r3, #0]
        	continue;
 80032bc:	e03f      	b.n	800333e <Rx_TaskStep+0x14e>
        	}

        acc_len ++;
 80032be:	4b28      	ldr	r3, [pc, #160]	@ (8003360 <Rx_TaskStep+0x170>)
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	3301      	adds	r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	4b26      	ldr	r3, [pc, #152]	@ (8003360 <Rx_TaskStep+0x170>)
 80032c8:	801a      	strh	r2, [r3, #0]

        if (acc_len < RX_FRAME_LEN)
 80032ca:	4b25      	ldr	r3, [pc, #148]	@ (8003360 <Rx_TaskStep+0x170>)
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	2b27      	cmp	r3, #39	@ 0x27
 80032d0:	d934      	bls.n	800333c <Rx_TaskStep+0x14c>
            continue;

        /* ============= FRAME COMPLETO ============ */
        //Debug_DumpAccBuf(acc_buf, acc_len);
        uint32_t now = osKernelGetTickCount();
 80032d2:	f00b fc21 	bl	800eb18 <osKernelGetTickCount>
 80032d6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        snap.task_last_run_ms = now;
 80032d8:	4a23      	ldr	r2, [pc, #140]	@ (8003368 <Rx_TaskStep+0x178>)
 80032da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032dc:	6213      	str	r3, [r2, #32]

        CommFrameHeader_t hdr;
        CommPayloadB1_t   pl;

        CommUnpackStatus_t st =
            CommUnpack_B2FromB1(acc_buf, RX_FRAME_LEN, &hdr, &pl);
 80032de:	463b      	mov	r3, r7
 80032e0:	f107 021c 	add.w	r2, r7, #28
 80032e4:	2128      	movs	r1, #40	@ 0x28
 80032e6:	481f      	ldr	r0, [pc, #124]	@ (8003364 <Rx_TaskStep+0x174>)
 80032e8:	f000 f9bc 	bl	8003664 <CommUnpack_B2FromB1>
 80032ec:	4603      	mov	r3, r0
 80032ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        snap.last_event = st;
 80032f2:	4a1d      	ldr	r2, [pc, #116]	@ (8003368 <Rx_TaskStep+0x178>)
 80032f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80032f8:	7713      	strb	r3, [r2, #28]

        if (st == COMM_UNPACK_OK)
 80032fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10b      	bne.n	800331a <Rx_TaskStep+0x12a>
        {
            snap.payload = pl;
 8003302:	4b19      	ldr	r3, [pc, #100]	@ (8003368 <Rx_TaskStep+0x178>)
 8003304:	461d      	mov	r5, r3
 8003306:	463c      	mov	r4, r7
 8003308:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800330a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800330c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003310:	e885 0007 	stmia.w	r5, {r0, r1, r2}
            snap.data_last_valid_ms = now;
 8003314:	4a14      	ldr	r2, [pc, #80]	@ (8003368 <Rx_TaskStep+0x178>)
 8003316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003318:	6253      	str	r3, [r2, #36]	@ 0x24
        }

        acc_len = 0;   // pronto per il prossimo frame
 800331a:	4b11      	ldr	r3, [pc, #68]	@ (8003360 <Rx_TaskStep+0x170>)
 800331c:	2200      	movs	r2, #0
 800331e:	801a      	strh	r2, [r3, #0]
        RxSnapshot_Write(&snap);
 8003320:	4811      	ldr	r0, [pc, #68]	@ (8003368 <Rx_TaskStep+0x178>)
 8003322:	f000 ffdf 	bl	80042e4 <RxSnapshot_Write>
        WCET_Update(WCET_TASK_RX, DWT->CYCCNT - s);
 8003326:	4b0d      	ldr	r3, [pc, #52]	@ (800335c <Rx_TaskStep+0x16c>)
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	4619      	mov	r1, r3
 8003330:	2004      	movs	r0, #4
 8003332:	f000 fd1d 	bl	8003d70 <WCET_Update>
 8003336:	e002      	b.n	800333e <Rx_TaskStep+0x14e>
            continue;
 8003338:	bf00      	nop
 800333a:	e000      	b.n	800333e <Rx_TaskStep+0x14e>
            continue;
 800333c:	bf00      	nop
    while (CommUart_GetByte(&byte))
 800333e:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 8003342:	4618      	mov	r0, r3
 8003344:	f000 f91a 	bl	800357c <CommUart_GetByte>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	f47f af5c 	bne.w	8003208 <Rx_TaskStep+0x18>
    }
}
 8003350:	bf00      	nop
 8003352:	bf00      	nop
 8003354:	3738      	adds	r7, #56	@ 0x38
 8003356:	46bd      	mov	sp, r7
 8003358:	bdb0      	pop	{r4, r5, r7, pc}
 800335a:	bf00      	nop
 800335c:	e0001000 	.word	0xe0001000
 8003360:	200032e2 	.word	0x200032e2
 8003364:	200032e4 	.word	0x200032e4
 8003368:	2000330c 	.word	0x2000330c

0800336c <Tx_TaskStep>:

#define TX_FRAME_LEN (sizeof(CommFrameB2_t))


void Tx_TaskStep(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b09a      	sub	sp, #104	@ 0x68
 8003370:	af02      	add	r7, sp, #8
    BleControllerSnapshot_t ble;
    IMUSnapshot_t imu;

    static uint8_t tx_buf[TX_FRAME_LEN];

    SupervisorSnapshot_Read(&sup);
 8003372:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003376:	4618      	mov	r0, r3
 8003378:	f001 f89c 	bl	80044b4 <SupervisorSnapshot_Read>
    BleControllerSnapshot_Read(&ble);
 800337c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003380:	4618      	mov	r0, r3
 8003382:	f000 ff11 	bl	80041a8 <BleControllerSnapshot_Read>
    IMUSnapshot_Read(&imu);
 8003386:	1d3b      	adds	r3, r7, #4
 8003388:	4618      	mov	r0, r3
 800338a:	f000 ff6f 	bl	800426c <IMUSnapshot_Read>

    uint16_t tx_len = CommPack_BuildB2Tx(tx_buf, TX_FRAME_LEN, &ble, &sup, &imu);
 800338e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8003392:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8003396:	1d3b      	adds	r3, r7, #4
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	460b      	mov	r3, r1
 800339c:	2128      	movs	r1, #40	@ 0x28
 800339e:	480a      	ldr	r0, [pc, #40]	@ (80033c8 <Tx_TaskStep+0x5c>)
 80033a0:	f7ff fe84 	bl	80030ac <CommPack_BuildB2Tx>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e

    if (tx_len == TX_FRAME_LEN)
 80033aa:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80033ae:	2b28      	cmp	r3, #40	@ 0x28
 80033b0:	d105      	bne.n	80033be <Tx_TaskStep+0x52>
    {
        CommUart_Send(tx_buf, tx_len);
 80033b2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80033b6:	4619      	mov	r1, r3
 80033b8:	4803      	ldr	r0, [pc, #12]	@ (80033c8 <Tx_TaskStep+0x5c>)
 80033ba:	f000 f85f 	bl	800347c <CommUart_Send>
    }

}
 80033be:	bf00      	nop
 80033c0:	3760      	adds	r7, #96	@ 0x60
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20003334 	.word	0x20003334

080033cc <CommUart_RegisterRxTask>:
static volatile uint16_t rx_rd = 0;

static TaskHandle_t rx_task_handle = NULL;

void CommUart_RegisterRxTask(TaskHandle_t h)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
    rx_task_handle = h;
 80033d4:	4a04      	ldr	r2, [pc, #16]	@ (80033e8 <CommUart_RegisterRxTask+0x1c>)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6013      	str	r3, [r2, #0]
}
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	20003464 	.word	0x20003464

080033ec <CommUart_EarlyInit>:

void CommUart_EarlyInit(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
    rx_wr = 0;
 80033f0:	4b09      	ldr	r3, [pc, #36]	@ (8003418 <CommUart_EarlyInit+0x2c>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	801a      	strh	r2, [r3, #0]
    rx_rd = 0;
 80033f6:	4b09      	ldr	r3, [pc, #36]	@ (800341c <CommUart_EarlyInit+0x30>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	801a      	strh	r2, [r3, #0]
    rx_task_handle = NULL;
 80033fc:	4b08      	ldr	r3, [pc, #32]	@ (8003420 <CommUart_EarlyInit+0x34>)
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]
    uart4_tx_busy = false;
 8003402:	4b08      	ldr	r3, [pc, #32]	@ (8003424 <CommUart_EarlyInit+0x38>)
 8003404:	2200      	movs	r2, #0
 8003406:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8003408:	2201      	movs	r2, #1
 800340a:	4907      	ldr	r1, [pc, #28]	@ (8003428 <CommUart_EarlyInit+0x3c>)
 800340c:	4807      	ldr	r0, [pc, #28]	@ (800342c <CommUart_EarlyInit+0x40>)
 800340e:	f006 fb01 	bl	8009a14 <HAL_UART_Receive_IT>
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	20003460 	.word	0x20003460
 800341c:	20003462 	.word	0x20003462
 8003420:	20003464 	.word	0x20003464
 8003424:	2000335c 	.word	0x2000335c
 8003428:	2000335d 	.word	0x2000335d
 800342c:	200030f8 	.word	0x200030f8

08003430 <CommUart_Init>:


void CommUart_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0

    CommUart_RegisterRxTask(xTaskGetCurrentTaskHandle());
 8003434:	f00d fcb2 	bl	8010d9c <xTaskGetCurrentTaskHandle>
 8003438:	4603      	mov	r3, r0
 800343a:	4618      	mov	r0, r3
 800343c:	f7ff ffc6 	bl	80033cc <CommUart_RegisterRxTask>
}
 8003440:	bf00      	nop
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
    if (huart == &huart4)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a08      	ldr	r2, [pc, #32]	@ (8003470 <HAL_UART_TxCpltCallback+0x2c>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d103      	bne.n	800345c <HAL_UART_TxCpltCallback+0x18>
    {
        uart4_tx_busy = false;
 8003454:	4b07      	ldr	r3, [pc, #28]	@ (8003474 <HAL_UART_TxCpltCallback+0x30>)
 8003456:	2200      	movs	r2, #0
 8003458:	701a      	strb	r2, [r3, #0]
    }
    else if(huart == &huart5){
    	SabertoothCallback();
    }
}
 800345a:	e005      	b.n	8003468 <HAL_UART_TxCpltCallback+0x24>
    else if(huart == &huart5){
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a06      	ldr	r2, [pc, #24]	@ (8003478 <HAL_UART_TxCpltCallback+0x34>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d101      	bne.n	8003468 <HAL_UART_TxCpltCallback+0x24>
    	SabertoothCallback();
 8003464:	f7fe fba0 	bl	8001ba8 <SabertoothCallback>
}
 8003468:	bf00      	nop
 800346a:	3708      	adds	r7, #8
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	200030f8 	.word	0x200030f8
 8003474:	2000335c 	.word	0x2000335c
 8003478:	2000318c 	.word	0x2000318c

0800347c <CommUart_Send>:


void CommUart_Send(const uint8_t *buf, uint16_t len)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	460b      	mov	r3, r1
 8003486:	807b      	strh	r3, [r7, #2]
    if (!buf || len == 0)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d017      	beq.n	80034be <CommUart_Send+0x42>
 800348e:	887b      	ldrh	r3, [r7, #2]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d014      	beq.n	80034be <CommUart_Send+0x42>
        return;
    
    if (uart4_tx_busy)
 8003494:	4b0d      	ldr	r3, [pc, #52]	@ (80034cc <CommUart_Send+0x50>)
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d111      	bne.n	80034c2 <CommUart_Send+0x46>
        return;
    
    uart4_tx_busy = 1;
 800349e:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <CommUart_Send+0x50>)
 80034a0:	2201      	movs	r2, #1
 80034a2:	701a      	strb	r2, [r3, #0]
    if (HAL_UART_Transmit_IT(&huart4, (uint8_t *)buf, len) != HAL_OK)
 80034a4:	887b      	ldrh	r3, [r7, #2]
 80034a6:	461a      	mov	r2, r3
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4809      	ldr	r0, [pc, #36]	@ (80034d0 <CommUart_Send+0x54>)
 80034ac:	f006 fa1e 	bl	80098ec <HAL_UART_Transmit_IT>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d006      	beq.n	80034c4 <CommUart_Send+0x48>
    	uart4_tx_busy = 0;
 80034b6:	4b05      	ldr	r3, [pc, #20]	@ (80034cc <CommUart_Send+0x50>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	701a      	strb	r2, [r3, #0]
 80034bc:	e002      	b.n	80034c4 <CommUart_Send+0x48>
        return;
 80034be:	bf00      	nop
 80034c0:	e000      	b.n	80034c4 <CommUart_Send+0x48>
        return;
 80034c2:	bf00      	nop
}
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	2000335c 	.word	0x2000335c
 80034d0:	200030f8 	.word	0x200030f8

080034d4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
    if (huart == &huart4)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a20      	ldr	r2, [pc, #128]	@ (8003560 <HAL_UART_RxCpltCallback+0x8c>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d138      	bne.n	8003556 <HAL_UART_RxCpltCallback+0x82>
    {
        uint16_t next = (rx_wr + 1) % UART_RX_BUF_SIZE;
 80034e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <HAL_UART_RxCpltCallback+0x90>)
 80034e6:	881b      	ldrh	r3, [r3, #0]
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	3301      	adds	r3, #1
 80034ec:	425a      	negs	r2, r3
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	b2d2      	uxtb	r2, r2
 80034f2:	bf58      	it	pl
 80034f4:	4253      	negpl	r3, r2
 80034f6:	81fb      	strh	r3, [r7, #14]

        if (next != rx_rd)   // no overflow
 80034f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003568 <HAL_UART_RxCpltCallback+0x94>)
 80034fa:	881b      	ldrh	r3, [r3, #0]
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	89fa      	ldrh	r2, [r7, #14]
 8003500:	429a      	cmp	r2, r3
 8003502:	d00a      	beq.n	800351a <HAL_UART_RxCpltCallback+0x46>
        {
            rx_buf[rx_wr] = rx_byte;
 8003504:	4b17      	ldr	r3, [pc, #92]	@ (8003564 <HAL_UART_RxCpltCallback+0x90>)
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	b29b      	uxth	r3, r3
 800350a:	461a      	mov	r2, r3
 800350c:	4b17      	ldr	r3, [pc, #92]	@ (800356c <HAL_UART_RxCpltCallback+0x98>)
 800350e:	7819      	ldrb	r1, [r3, #0]
 8003510:	4b17      	ldr	r3, [pc, #92]	@ (8003570 <HAL_UART_RxCpltCallback+0x9c>)
 8003512:	5499      	strb	r1, [r3, r2]
            rx_wr = next;
 8003514:	4a13      	ldr	r2, [pc, #76]	@ (8003564 <HAL_UART_RxCpltCallback+0x90>)
 8003516:	89fb      	ldrh	r3, [r7, #14]
 8003518:	8013      	strh	r3, [r2, #0]
        }

        BaseType_t hpw = pdFALSE;
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]
        if (rx_task_handle)
 800351e:	4b15      	ldr	r3, [pc, #84]	@ (8003574 <HAL_UART_RxCpltCallback+0xa0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d007      	beq.n	8003536 <HAL_UART_RxCpltCallback+0x62>
            vTaskNotifyGiveFromISR(rx_task_handle, &hpw);
 8003526:	4b13      	ldr	r3, [pc, #76]	@ (8003574 <HAL_UART_RxCpltCallback+0xa0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f107 0208 	add.w	r2, r7, #8
 800352e:	4611      	mov	r1, r2
 8003530:	4618      	mov	r0, r3
 8003532:	f00d ff03 	bl	801133c <vTaskNotifyGiveFromISR>

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8003536:	2201      	movs	r2, #1
 8003538:	490c      	ldr	r1, [pc, #48]	@ (800356c <HAL_UART_RxCpltCallback+0x98>)
 800353a:	4809      	ldr	r0, [pc, #36]	@ (8003560 <HAL_UART_RxCpltCallback+0x8c>)
 800353c:	f006 fa6a 	bl	8009a14 <HAL_UART_Receive_IT>

        portYIELD_FROM_ISR(hpw);
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d007      	beq.n	8003556 <HAL_UART_RxCpltCallback+0x82>
 8003546:	4b0c      	ldr	r3, [pc, #48]	@ (8003578 <HAL_UART_RxCpltCallback+0xa4>)
 8003548:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	f3bf 8f4f 	dsb	sy
 8003552:	f3bf 8f6f 	isb	sy
    }
}
 8003556:	bf00      	nop
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	200030f8 	.word	0x200030f8
 8003564:	20003460 	.word	0x20003460
 8003568:	20003462 	.word	0x20003462
 800356c:	2000335d 	.word	0x2000335d
 8003570:	20003360 	.word	0x20003360
 8003574:	20003464 	.word	0x20003464
 8003578:	e000ed04 	.word	0xe000ed04

0800357c <CommUart_GetByte>:

bool CommUart_GetByte(uint8_t *b)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
    if (rx_rd == rx_wr)
 8003584:	4b12      	ldr	r3, [pc, #72]	@ (80035d0 <CommUart_GetByte+0x54>)
 8003586:	881b      	ldrh	r3, [r3, #0]
 8003588:	b29a      	uxth	r2, r3
 800358a:	4b12      	ldr	r3, [pc, #72]	@ (80035d4 <CommUart_GetByte+0x58>)
 800358c:	881b      	ldrh	r3, [r3, #0]
 800358e:	b29b      	uxth	r3, r3
 8003590:	429a      	cmp	r2, r3
 8003592:	d101      	bne.n	8003598 <CommUart_GetByte+0x1c>
        return false;
 8003594:	2300      	movs	r3, #0
 8003596:	e014      	b.n	80035c2 <CommUart_GetByte+0x46>

    *b = rx_buf[rx_rd];
 8003598:	4b0d      	ldr	r3, [pc, #52]	@ (80035d0 <CommUart_GetByte+0x54>)
 800359a:	881b      	ldrh	r3, [r3, #0]
 800359c:	b29b      	uxth	r3, r3
 800359e:	461a      	mov	r2, r3
 80035a0:	4b0d      	ldr	r3, [pc, #52]	@ (80035d8 <CommUart_GetByte+0x5c>)
 80035a2:	5c9a      	ldrb	r2, [r3, r2]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	701a      	strb	r2, [r3, #0]
    rx_rd = (rx_rd + 1) % UART_RX_BUF_SIZE;
 80035a8:	4b09      	ldr	r3, [pc, #36]	@ (80035d0 <CommUart_GetByte+0x54>)
 80035aa:	881b      	ldrh	r3, [r3, #0]
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	3301      	adds	r3, #1
 80035b0:	425a      	negs	r2, r3
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	b2d2      	uxtb	r2, r2
 80035b6:	bf58      	it	pl
 80035b8:	4253      	negpl	r3, r2
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	4b04      	ldr	r3, [pc, #16]	@ (80035d0 <CommUart_GetByte+0x54>)
 80035be:	801a      	strh	r2, [r3, #0]
    return true;
 80035c0:	2301      	movs	r3, #1
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	20003462 	.word	0x20003462
 80035d4:	20003460 	.word	0x20003460
 80035d8:	20003360 	.word	0x20003360

080035dc <crc16_ccitt>:
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80035e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035ec:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 80035ee:	f241 0321 	movw	r3, #4129	@ 0x1021
 80035f2:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < len; i++)
 80035f4:	2300      	movs	r3, #0
 80035f6:	81bb      	strh	r3, [r7, #12]
 80035f8:	e029      	b.n	800364e <crc16_ccitt+0x72>
        crc ^= ((uint16_t)data[i] << 8);
 80035fa:	89bb      	ldrh	r3, [r7, #12]
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	4413      	add	r3, r2
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	b21b      	sxth	r3, r3
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	b21a      	sxth	r2, r3
 8003608:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800360c:	4053      	eors	r3, r2
 800360e:	b21b      	sxth	r3, r3
 8003610:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003612:	2300      	movs	r3, #0
 8003614:	72fb      	strb	r3, [r7, #11]
 8003616:	e014      	b.n	8003642 <crc16_ccitt+0x66>
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 8003618:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800361c:	2b00      	cmp	r3, #0
 800361e:	da09      	bge.n	8003634 <crc16_ccitt+0x58>
 8003620:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	b21a      	sxth	r2, r3
 8003628:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800362c:	4053      	eors	r3, r2
 800362e:	b21b      	sxth	r3, r3
 8003630:	b29b      	uxth	r3, r3
 8003632:	e002      	b.n	800363a <crc16_ccitt+0x5e>
 8003634:	89fb      	ldrh	r3, [r7, #14]
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	b29b      	uxth	r3, r3
 800363a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 800363c:	7afb      	ldrb	r3, [r7, #11]
 800363e:	3301      	adds	r3, #1
 8003640:	72fb      	strb	r3, [r7, #11]
 8003642:	7afb      	ldrb	r3, [r7, #11]
 8003644:	2b07      	cmp	r3, #7
 8003646:	d9e7      	bls.n	8003618 <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 8003648:	89bb      	ldrh	r3, [r7, #12]
 800364a:	3301      	adds	r3, #1
 800364c:	81bb      	strh	r3, [r7, #12]
 800364e:	89ba      	ldrh	r2, [r7, #12]
 8003650:	887b      	ldrh	r3, [r7, #2]
 8003652:	429a      	cmp	r2, r3
 8003654:	d3d1      	bcc.n	80035fa <crc16_ccitt+0x1e>
    return crc;
 8003656:	89fb      	ldrh	r3, [r7, #14]
}
 8003658:	4618      	mov	r0, r3
 800365a:	3714      	adds	r7, #20
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <CommUnpack_B2FromB1>:

CommUnpackStatus_t CommUnpack_B2FromB1(const uint8_t *buf,
                                      uint16_t len,
                                      CommFrameHeader_t *header,
                                      CommPayloadB1_t *payload)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	607a      	str	r2, [r7, #4]
 800366e:	603b      	str	r3, [r7, #0]
 8003670:	460b      	mov	r3, r1
 8003672:	817b      	strh	r3, [r7, #10]
    if (!buf || !header || !payload)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <CommUnpack_B2FromB1+0x22>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d002      	beq.n	8003686 <CommUnpack_B2FromB1+0x22>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <CommUnpack_B2FromB1+0x26>
        return COMM_UNPACK_NULL;
 8003686:	2301      	movs	r3, #1
 8003688:	e040      	b.n	800370c <CommUnpack_B2FromB1+0xa8>

    const uint16_t HEADER_LEN = sizeof(CommFrameHeader_t);
 800368a:	230a      	movs	r3, #10
 800368c:	83fb      	strh	r3, [r7, #30]
    const uint16_t PAYLOAD_LEN = sizeof(CommPayloadB1_t);
 800368e:	231c      	movs	r3, #28
 8003690:	83bb      	strh	r3, [r7, #28]
    const uint16_t CRC_LEN   = sizeof(uint16_t);
 8003692:	2302      	movs	r3, #2
 8003694:	837b      	strh	r3, [r7, #26]
    const uint16_t FRAME_LEN = sizeof(CommFrameB1_t);
 8003696:	2328      	movs	r3, #40	@ 0x28
 8003698:	833b      	strh	r3, [r7, #24]

    if (len < FRAME_LEN)
 800369a:	897a      	ldrh	r2, [r7, #10]
 800369c:	8b3b      	ldrh	r3, [r7, #24]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d201      	bcs.n	80036a6 <CommUnpack_B2FromB1+0x42>
        return COMM_UNPACK_LEN;
 80036a2:	2302      	movs	r3, #2
 80036a4:	e032      	b.n	800370c <CommUnpack_B2FromB1+0xa8>

    /* ---------- CRC check ---------- */
    uint16_t rx_crc;
    memcpy(&rx_crc, &buf[FRAME_LEN - CRC_LEN], CRC_LEN);
 80036a6:	8b3a      	ldrh	r2, [r7, #24]
 80036a8:	8b7b      	ldrh	r3, [r7, #26]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	461a      	mov	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1899      	adds	r1, r3, r2
 80036b2:	8b7a      	ldrh	r2, [r7, #26]
 80036b4:	f107 0312 	add.w	r3, r7, #18
 80036b8:	4618      	mov	r0, r3
 80036ba:	f010 f830 	bl	801371e <memcpy>

    uint16_t calc_crc = crc16_ccitt(buf, FRAME_LEN - CRC_LEN);
 80036be:	8b3a      	ldrh	r2, [r7, #24]
 80036c0:	8b7b      	ldrh	r3, [r7, #26]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	4619      	mov	r1, r3
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f7ff ff87 	bl	80035dc <crc16_ccitt>
 80036ce:	4603      	mov	r3, r0
 80036d0:	82fb      	strh	r3, [r7, #22]

    if (rx_crc != calc_crc)
 80036d2:	8a7b      	ldrh	r3, [r7, #18]
 80036d4:	8afa      	ldrh	r2, [r7, #22]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d001      	beq.n	80036de <CommUnpack_B2FromB1+0x7a>
        return COMM_UNPACK_CRC;
 80036da:	2303      	movs	r3, #3
 80036dc:	e016      	b.n	800370c <CommUnpack_B2FromB1+0xa8>

    uint16_t i = 0;
 80036de:	2300      	movs	r3, #0
 80036e0:	82bb      	strh	r3, [r7, #20]

    /* ---------- Header ---------- */
    memcpy(header, &buf[i], HEADER_LEN);
 80036e2:	8abb      	ldrh	r3, [r7, #20]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4413      	add	r3, r2
 80036e8:	8bfa      	ldrh	r2, [r7, #30]
 80036ea:	4619      	mov	r1, r3
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f010 f816 	bl	801371e <memcpy>
    i += HEADER_LEN;
 80036f2:	8aba      	ldrh	r2, [r7, #20]
 80036f4:	8bfb      	ldrh	r3, [r7, #30]
 80036f6:	4413      	add	r3, r2
 80036f8:	82bb      	strh	r3, [r7, #20]

    /* ---------- Payload ---------- */
    memcpy(payload, &buf[i], PAYLOAD_LEN);
 80036fa:	8abb      	ldrh	r3, [r7, #20]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	4413      	add	r3, r2
 8003700:	8bba      	ldrh	r2, [r7, #28]
 8003702:	4619      	mov	r1, r3
 8003704:	6838      	ldr	r0, [r7, #0]
 8003706:	f010 f80a 	bl	801371e <memcpy>

    return COMM_UNPACK_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3720      	adds	r7, #32
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <CommUnpackStatusToStr>:
#include "snapshot/supervisor_snapshot.h"

#include "shared_headers/board1_faults.h"
#include "shared_headers/board2_faults.h"
static const char *CommUnpackStatusToStr(CommUnpackStatus_t s)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
    switch (s)
 800371e:	79fb      	ldrb	r3, [r7, #7]
 8003720:	2b03      	cmp	r3, #3
 8003722:	d813      	bhi.n	800374c <CommUnpackStatusToStr+0x38>
 8003724:	a201      	add	r2, pc, #4	@ (adr r2, 800372c <CommUnpackStatusToStr+0x18>)
 8003726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372a:	bf00      	nop
 800372c:	0800373d 	.word	0x0800373d
 8003730:	08003741 	.word	0x08003741
 8003734:	08003745 	.word	0x08003745
 8003738:	08003749 	.word	0x08003749
    {
        case COMM_UNPACK_OK:   return "OK";
 800373c:	4b07      	ldr	r3, [pc, #28]	@ (800375c <CommUnpackStatusToStr+0x48>)
 800373e:	e006      	b.n	800374e <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_NULL: return "NULL";
 8003740:	4b07      	ldr	r3, [pc, #28]	@ (8003760 <CommUnpackStatusToStr+0x4c>)
 8003742:	e004      	b.n	800374e <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_LEN:  return "LEN";
 8003744:	4b07      	ldr	r3, [pc, #28]	@ (8003764 <CommUnpackStatusToStr+0x50>)
 8003746:	e002      	b.n	800374e <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_CRC:  return "CRC";
 8003748:	4b07      	ldr	r3, [pc, #28]	@ (8003768 <CommUnpackStatusToStr+0x54>)
 800374a:	e000      	b.n	800374e <CommUnpackStatusToStr+0x3a>
        default:               return "UNK";
 800374c:	4b07      	ldr	r3, [pc, #28]	@ (800376c <CommUnpackStatusToStr+0x58>)
    }
}
 800374e:	4618      	mov	r0, r3
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	08017108 	.word	0x08017108
 8003760:	0801710c 	.word	0x0801710c
 8003764:	08017114 	.word	0x08017114
 8003768:	08017118 	.word	0x08017118
 800376c:	0801711c 	.word	0x0801711c

08003770 <B1FaultFlagsToStr>:

void B1FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d06c      	beq.n	800385c <B1FaultFlagsToStr+0xec>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d069      	beq.n	800385c <B1FaultFlagsToStr+0xec>

    buf[0] = '\0';
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2200      	movs	r2, #0
 800378c:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d105      	bne.n	80037a0 <B1FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	4933      	ldr	r1, [pc, #204]	@ (8003864 <B1FaultFlagsToStr+0xf4>)
 8003798:	68b8      	ldr	r0, [r7, #8]
 800379a:	f00f fed8 	bl	801354e <strncpy>
        return;
 800379e:	e05e      	b.n	800385e <B1FaultFlagsToStr+0xee>
    }
    if (flags & FAULT_TEMP) 	strncat(buf, "TEMP-",len);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d004      	beq.n	80037b4 <B1FaultFlagsToStr+0x44>
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	492e      	ldr	r1, [pc, #184]	@ (8003868 <B1FaultFlagsToStr+0xf8>)
 80037ae:	68b8      	ldr	r0, [r7, #8]
 80037b0:	f00f feba 	bl	8013528 <strncat>
    if (flags & FAULT_BATT) 	strncat(buf, "BATT-",len);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d004      	beq.n	80037c8 <B1FaultFlagsToStr+0x58>
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	492a      	ldr	r1, [pc, #168]	@ (800386c <B1FaultFlagsToStr+0xfc>)
 80037c2:	68b8      	ldr	r0, [r7, #8]
 80037c4:	f00f feb0 	bl	8013528 <strncat>
    if (flags & FAULT_RX) 		strncat(buf, "RX-",len);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f003 0304 	and.w	r3, r3, #4
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d004      	beq.n	80037dc <B1FaultFlagsToStr+0x6c>
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	4926      	ldr	r1, [pc, #152]	@ (8003870 <B1FaultFlagsToStr+0x100>)
 80037d6:	68b8      	ldr	r0, [r7, #8]
 80037d8:	f00f fea6 	bl	8013528 <strncat>
    if (flags & FAULT_WHEEL_FL) strncat(buf, "FL-", len);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d004      	beq.n	80037f0 <B1FaultFlagsToStr+0x80>
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	4922      	ldr	r1, [pc, #136]	@ (8003874 <B1FaultFlagsToStr+0x104>)
 80037ea:	68b8      	ldr	r0, [r7, #8]
 80037ec:	f00f fe9c 	bl	8013528 <strncat>
    if (flags & FAULT_WHEEL_FR) strncat(buf, "FR-", len);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f003 0310 	and.w	r3, r3, #16
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d004      	beq.n	8003804 <B1FaultFlagsToStr+0x94>
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	491e      	ldr	r1, [pc, #120]	@ (8003878 <B1FaultFlagsToStr+0x108>)
 80037fe:	68b8      	ldr	r0, [r7, #8]
 8003800:	f00f fe92 	bl	8013528 <strncat>
    if (flags & FAULT_WHEEL_RL) strncat(buf, "RL-", len);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0320 	and.w	r3, r3, #32
 800380a:	2b00      	cmp	r3, #0
 800380c:	d004      	beq.n	8003818 <B1FaultFlagsToStr+0xa8>
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	491a      	ldr	r1, [pc, #104]	@ (800387c <B1FaultFlagsToStr+0x10c>)
 8003812:	68b8      	ldr	r0, [r7, #8]
 8003814:	f00f fe88 	bl	8013528 <strncat>
    if (flags & FAULT_WHEEL_RR) strncat(buf, "RR-", len);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800381e:	2b00      	cmp	r3, #0
 8003820:	d004      	beq.n	800382c <B1FaultFlagsToStr+0xbc>
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	4916      	ldr	r1, [pc, #88]	@ (8003880 <B1FaultFlagsToStr+0x110>)
 8003826:	68b8      	ldr	r0, [r7, #8]
 8003828:	f00f fe7e 	bl	8013528 <strncat>
    if (flags & FAULT_B2_SUP)   strncat(buf, "B2SUP-", len);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003832:	2b00      	cmp	r3, #0
 8003834:	d004      	beq.n	8003840 <B1FaultFlagsToStr+0xd0>
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	4912      	ldr	r1, [pc, #72]	@ (8003884 <B1FaultFlagsToStr+0x114>)
 800383a:	68b8      	ldr	r0, [r7, #8]
 800383c:	f00f fe74 	bl	8013528 <strncat>

    size_t l = strlen(buf);
 8003840:	68b8      	ldr	r0, [r7, #8]
 8003842:	f7fc fd3d 	bl	80002c0 <strlen>
 8003846:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <B1FaultFlagsToStr+0xee>
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	3b01      	subs	r3, #1
 8003852:	68ba      	ldr	r2, [r7, #8]
 8003854:	4413      	add	r3, r2
 8003856:	2200      	movs	r2, #0
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	e000      	b.n	800385e <B1FaultFlagsToStr+0xee>
    if (!buf || len == 0) return;
 800385c:	bf00      	nop
}
 800385e:	3718      	adds	r7, #24
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	08017120 	.word	0x08017120
 8003868:	08017128 	.word	0x08017128
 800386c:	08017130 	.word	0x08017130
 8003870:	08017138 	.word	0x08017138
 8003874:	0801713c 	.word	0x0801713c
 8003878:	08017140 	.word	0x08017140
 800387c:	08017144 	.word	0x08017144
 8003880:	08017148 	.word	0x08017148
 8003884:	0801714c 	.word	0x0801714c

08003888 <B2FaultFlagsToStr>:


void B2FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d044      	beq.n	8003924 <B2FaultFlagsToStr+0x9c>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d041      	beq.n	8003924 <B2FaultFlagsToStr+0x9c>

    buf[0] = '\0';
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2200      	movs	r2, #0
 80038a4:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d105      	bne.n	80038b8 <B2FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	491f      	ldr	r1, [pc, #124]	@ (800392c <B2FaultFlagsToStr+0xa4>)
 80038b0:	68b8      	ldr	r0, [r7, #8]
 80038b2:	f00f fe4c 	bl	801354e <strncpy>
        return;
 80038b6:	e036      	b.n	8003926 <B2FaultFlagsToStr+0x9e>
    }

    if (flags & FAULT_BLE)     strncat(buf, "BLE-", len);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d004      	beq.n	80038cc <B2FaultFlagsToStr+0x44>
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	491a      	ldr	r1, [pc, #104]	@ (8003930 <B2FaultFlagsToStr+0xa8>)
 80038c6:	68b8      	ldr	r0, [r7, #8]
 80038c8:	f00f fe2e 	bl	8013528 <strncat>
    if (flags & FAULT_IMU)     strncat(buf, "IMU-", len);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d004      	beq.n	80038e0 <B2FaultFlagsToStr+0x58>
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	4916      	ldr	r1, [pc, #88]	@ (8003934 <B2FaultFlagsToStr+0xac>)
 80038da:	68b8      	ldr	r0, [r7, #8]
 80038dc:	f00f fe24 	bl	8013528 <strncat>
    if (flags & FAULT_RX)	   strncat(buf, "RX-", len);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f003 0304 	and.w	r3, r3, #4
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d004      	beq.n	80038f4 <B2FaultFlagsToStr+0x6c>
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	4912      	ldr	r1, [pc, #72]	@ (8003938 <B2FaultFlagsToStr+0xb0>)
 80038ee:	68b8      	ldr	r0, [r7, #8]
 80038f0:	f00f fe1a 	bl	8013528 <strncat>
    if (flags & FAULT_B1_SUP)  strncat(buf, "B1SUP-", len);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f003 0308 	and.w	r3, r3, #8
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d004      	beq.n	8003908 <B2FaultFlagsToStr+0x80>
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	490e      	ldr	r1, [pc, #56]	@ (800393c <B2FaultFlagsToStr+0xb4>)
 8003902:	68b8      	ldr	r0, [r7, #8]
 8003904:	f00f fe10 	bl	8013528 <strncat>

    size_t l = strlen(buf);
 8003908:	68b8      	ldr	r0, [r7, #8]
 800390a:	f7fc fcd9 	bl	80002c0 <strlen>
 800390e:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d007      	beq.n	8003926 <B2FaultFlagsToStr+0x9e>
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	3b01      	subs	r3, #1
 800391a:	68ba      	ldr	r2, [r7, #8]
 800391c:	4413      	add	r3, r2
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
 8003922:	e000      	b.n	8003926 <B2FaultFlagsToStr+0x9e>
    if (!buf || len == 0) return;
 8003924:	bf00      	nop
}
 8003926:	3718      	adds	r7, #24
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	08017120 	.word	0x08017120
 8003930:	08017154 	.word	0x08017154
 8003934:	0801715c 	.word	0x0801715c
 8003938:	08017138 	.word	0x08017138
 800393c:	08017164 	.word	0x08017164

08003940 <Log_FormatSnapshot>:
                        unsigned buf_len,
                        const BleControllerSnapshot_t *ble,
                        const IMUSnapshot_t *imu,
                        const SonarSnapshot_t *sonar,
						const RxSnapshot_t *rx)
{
 8003940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003944:	f5ad 7d1f 	sub.w	sp, sp, #636	@ 0x27c
 8003948:	af34      	add	r7, sp, #208	@ 0xd0
 800394a:	f507 74d4 	add.w	r4, r7, #424	@ 0x1a8
 800394e:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 8003952:	6020      	str	r0, [r4, #0]
 8003954:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8003958:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 800395c:	6001      	str	r1, [r0, #0]
 800395e:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8003962:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8003966:	600a      	str	r2, [r1, #0]
 8003968:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800396c:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8003970:	6013      	str	r3, [r2, #0]
    if (!buf || !ble || !imu || !sonar || !rx)
 8003972:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003976:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	f000 81a7 	beq.w	8003cd0 <Log_FormatSnapshot+0x390>
 8003982:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003986:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 819f 	beq.w	8003cd0 <Log_FormatSnapshot+0x390>
 8003992:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003996:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	f000 8197 	beq.w	8003cd0 <Log_FormatSnapshot+0x390>
 80039a2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 8192 	beq.w	8003cd0 <Log_FormatSnapshot+0x390>
 80039ac:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 818d 	beq.w	8003cd0 <Log_FormatSnapshot+0x390>
    char b1_degr[64];
    char b2_crit[64];
    char b2_degr[64];

    static SupervisorSnapshot_t sup;
    SupervisorSnapshot_Read(&sup);
 80039b6:	48b6      	ldr	r0, [pc, #728]	@ (8003c90 <Log_FormatSnapshot+0x350>)
 80039b8:	f000 fd7c 	bl	80044b4 <SupervisorSnapshot_Read>

    B1FaultFlagsToStr(rx->payload.critical_mask, b1_crit, sizeof(b1_crit));
 80039bc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	f507 71b4 	add.w	r1, r7, #360	@ 0x168
 80039c6:	2240      	movs	r2, #64	@ 0x40
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7ff fed1 	bl	8003770 <B1FaultFlagsToStr>
    B1FaultFlagsToStr(rx->payload.degraded_mask, b1_degr, sizeof(b1_degr));
 80039ce:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 80039d8:	2240      	movs	r2, #64	@ 0x40
 80039da:	4618      	mov	r0, r3
 80039dc:	f7ff fec8 	bl	8003770 <B1FaultFlagsToStr>
    B2FaultFlagsToStr(sup.critical_mask, b2_crit, sizeof(b2_crit));
 80039e0:	4bab      	ldr	r3, [pc, #684]	@ (8003c90 <Log_FormatSnapshot+0x350>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f107 01e8 	add.w	r1, r7, #232	@ 0xe8
 80039e8:	2240      	movs	r2, #64	@ 0x40
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7ff ff4c 	bl	8003888 <B2FaultFlagsToStr>
    B2FaultFlagsToStr(sup.degraded_mask, b2_degr, sizeof(b2_degr));
 80039f0:	4ba7      	ldr	r3, [pc, #668]	@ (8003c90 <Log_FormatSnapshot+0x350>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 80039f8:	2240      	movs	r2, #64	@ 0x40
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff ff44 	bl	8003888 <B2FaultFlagsToStr>
        "RX t = %lu | last=%s | valid_t=%lu\r\n"
        "RX PAYLOAD | FL=%.2f FR=%.2f RL=%.2f RR=%.2f | criticalB1=%s | degradedB1=%s | alive=%u\r\n"
        "criticalB2=%s | degradedB2=%s\r\n\r\n",

        /* BLE */
        ble->task_last_run_ms,
 8003a00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a04:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        ble->bx_norm, ble->ay_norm,
 8003a10:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a14:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	691b      	ldr	r3, [r3, #16]
    snprintf(buf, buf_len,
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fc fdbb 	bl	8000598 <__aeabi_f2d>
 8003a22:	e9c7 0122 	strd	r0, r1, [r7, #136]	@ 0x88
        ble->bx_norm, ble->ay_norm,
 8003a26:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a2a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
    snprintf(buf, buf_len,
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fc fdb0 	bl	8000598 <__aeabi_f2d>
 8003a38:	e9c7 0120 	strd	r0, r1, [r7, #128]	@ 0x80
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003a3c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a40:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	7e1b      	ldrb	r3, [r3, #24]
    snprintf(buf, buf_len,
 8003a48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003a4c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a50:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	7e5b      	ldrb	r3, [r3, #25]
    snprintf(buf, buf_len,
 8003a58:	67fb      	str	r3, [r7, #124]	@ 0x7c
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003a5a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a5e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	7e9b      	ldrb	r3, [r3, #26]
    snprintf(buf, buf_len,
 8003a66:	67bb      	str	r3, [r7, #120]	@ 0x78
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003a68:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a6c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	7edb      	ldrb	r3, [r3, #27]
    snprintf(buf, buf_len,
 8003a74:	677b      	str	r3, [r7, #116]	@ 0x74
        ble->data_last_valid_ms,
 8003a76:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a7a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	673a      	str	r2, [r7, #112]	@ 0x70
		//ble->i2c_status,

        /* IMU */
        imu->task_last_run_ms,
 8003a84:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a88:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6819      	ldr	r1, [r3, #0]
 8003a90:	66f9      	str	r1, [r7, #108]	@ 0x6c
        imu->ax_g, imu->ay_g, imu->az_g,
 8003a92:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003a96:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
    snprintf(buf, buf_len,
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fc fd7a 	bl	8000598 <__aeabi_f2d>
 8003aa4:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
        imu->ax_g, imu->ay_g, imu->az_g,
 8003aa8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003aac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	68db      	ldr	r3, [r3, #12]
    snprintf(buf, buf_len,
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7fc fd6f 	bl	8000598 <__aeabi_f2d>
 8003aba:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
        imu->ax_g, imu->ay_g, imu->az_g,
 8003abe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003ac2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691b      	ldr	r3, [r3, #16]
    snprintf(buf, buf_len,
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7fc fd64 	bl	8000598 <__aeabi_f2d>
 8003ad0:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 8003ad4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003ad8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	695b      	ldr	r3, [r3, #20]
    snprintf(buf, buf_len,
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fc fd59 	bl	8000598 <__aeabi_f2d>
 8003ae6:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 8003aea:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003aee:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	699b      	ldr	r3, [r3, #24]
    snprintf(buf, buf_len,
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fc fd4e 	bl	8000598 <__aeabi_f2d>
 8003afc:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 8003b00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003b04:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	69db      	ldr	r3, [r3, #28]
    snprintf(buf, buf_len,
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7fc fd43 	bl	8000598 <__aeabi_f2d>
 8003b12:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 8003b16:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003b1a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    snprintf(buf, buf_len,
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fc fd38 	bl	8000598 <__aeabi_f2d>
 8003b28:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
        imu->temperature_degC,
 8003b2c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003b30:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
    snprintf(buf, buf_len,
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7fc fd2d 	bl	8000598 <__aeabi_f2d>
 8003b3e:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        imu->data_last_valid_ms,
 8003b42:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003b46:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685c      	ldr	r4, [r3, #4]
 8003b4e:	66bc      	str	r4, [r7, #104]	@ 0x68

        /* SONAR */
        sonar->task_last_run_ms,
 8003b50:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b54:	689d      	ldr	r5, [r3, #8]
 8003b56:	627d      	str	r5, [r7, #36]	@ 0x24
        sonar->dist_cm[0], sonar->data_last_valid_ms[0],
 8003b58:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b5c:	881b      	ldrh	r3, [r3, #0]
    snprintf(buf, buf_len,
 8003b5e:	623b      	str	r3, [r7, #32]
        sonar->dist_cm[0], sonar->data_last_valid_ms[0],
 8003b60:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b64:	68de      	ldr	r6, [r3, #12]
 8003b66:	61fe      	str	r6, [r7, #28]
        sonar->dist_cm[1], sonar->data_last_valid_ms[1],
 8003b68:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b6c:	885b      	ldrh	r3, [r3, #2]
    snprintf(buf, buf_len,
 8003b6e:	61bb      	str	r3, [r7, #24]
        sonar->dist_cm[1], sonar->data_last_valid_ms[1],
 8003b70:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b74:	691e      	ldr	r6, [r3, #16]
 8003b76:	617e      	str	r6, [r7, #20]
        sonar->dist_cm[2], sonar->data_last_valid_ms[2],
 8003b78:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b7c:	889b      	ldrh	r3, [r3, #4]
    snprintf(buf, buf_len,
 8003b7e:	613b      	str	r3, [r7, #16]
        sonar->dist_cm[2], sonar->data_last_valid_ms[2],
 8003b80:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b84:	695c      	ldr	r4, [r3, #20]
 8003b86:	60fc      	str	r4, [r7, #12]
        //(sonar->valid_mask != 0U) ? "OK" : "INV",

        /* RX SNAPSHOT B1 */
        rx->task_last_run_ms,
 8003b88:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003b8c:	6a1d      	ldr	r5, [r3, #32]
 8003b8e:	60bd      	str	r5, [r7, #8]
        CommUnpackStatusToStr(rx->last_event),
 8003b90:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003b94:	7f1b      	ldrb	r3, [r3, #28]
    snprintf(buf, buf_len,
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff fdbc 	bl	8003714 <CommUnpackStatusToStr>
 8003b9c:	6078      	str	r0, [r7, #4]
        rx->data_last_valid_ms,
 8003b9e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003ba2:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 8003ba4:	603e      	str	r6, [r7, #0]

        rx->payload.wheel_speed_rpm[0],
 8003ba6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003baa:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, buf_len,
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7fc fcf3 	bl	8000598 <__aeabi_f2d>
 8003bb2:	4682      	mov	sl, r0
 8003bb4:	468b      	mov	fp, r1
        rx->payload.wheel_speed_rpm[1],
 8003bb6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003bba:	685b      	ldr	r3, [r3, #4]
    snprintf(buf, buf_len,
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fc fceb 	bl	8000598 <__aeabi_f2d>
 8003bc2:	4680      	mov	r8, r0
 8003bc4:	4689      	mov	r9, r1
        rx->payload.wheel_speed_rpm[2],
 8003bc6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003bca:	689b      	ldr	r3, [r3, #8]
    snprintf(buf, buf_len,
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7fc fce3 	bl	8000598 <__aeabi_f2d>
 8003bd2:	4604      	mov	r4, r0
 8003bd4:	460d      	mov	r5, r1
        rx->payload.wheel_speed_rpm[3],
 8003bd6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003bda:	68db      	ldr	r3, [r3, #12]
    snprintf(buf, buf_len,
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fc fcdb 	bl	8000598 <__aeabi_f2d>
		b1_crit,
		b1_degr,
        rx->payload.alive_counter,
 8003be2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003be6:	699a      	ldr	r2, [r3, #24]
    snprintf(buf, buf_len,
 8003be8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003bec:	f5a3 7c84 	sub.w	ip, r3, #264	@ 0x108
 8003bf0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003bf4:	f5a3 7682 	sub.w	r6, r3, #260	@ 0x104
 8003bf8:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8003bfc:	9332      	str	r3, [sp, #200]	@ 0xc8
 8003bfe:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8003c02:	9331      	str	r3, [sp, #196]	@ 0xc4
 8003c04:	9230      	str	r2, [sp, #192]	@ 0xc0
 8003c06:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003c0a:	932f      	str	r3, [sp, #188]	@ 0xbc
 8003c0c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8003c10:	932e      	str	r3, [sp, #184]	@ 0xb8
 8003c12:	e9cd 012c 	strd	r0, r1, [sp, #176]	@ 0xb0
 8003c16:	e9cd 452a 	strd	r4, r5, [sp, #168]	@ 0xa8
 8003c1a:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 8003c1e:	e9cd ab26 	strd	sl, fp, [sp, #152]	@ 0x98
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	9224      	str	r2, [sp, #144]	@ 0x90
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	9223      	str	r2, [sp, #140]	@ 0x8c
 8003c2a:	68bd      	ldr	r5, [r7, #8]
 8003c2c:	9522      	str	r5, [sp, #136]	@ 0x88
 8003c2e:	68fc      	ldr	r4, [r7, #12]
 8003c30:	9421      	str	r4, [sp, #132]	@ 0x84
 8003c32:	693c      	ldr	r4, [r7, #16]
 8003c34:	9420      	str	r4, [sp, #128]	@ 0x80
 8003c36:	6979      	ldr	r1, [r7, #20]
 8003c38:	911f      	str	r1, [sp, #124]	@ 0x7c
 8003c3a:	69b9      	ldr	r1, [r7, #24]
 8003c3c:	911e      	str	r1, [sp, #120]	@ 0x78
 8003c3e:	69fa      	ldr	r2, [r7, #28]
 8003c40:	921d      	str	r2, [sp, #116]	@ 0x74
 8003c42:	6a3a      	ldr	r2, [r7, #32]
 8003c44:	921c      	str	r2, [sp, #112]	@ 0x70
 8003c46:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 8003c48:	951b      	str	r5, [sp, #108]	@ 0x6c
 8003c4a:	6ebc      	ldr	r4, [r7, #104]	@ 0x68
 8003c4c:	941a      	str	r4, [sp, #104]	@ 0x68
 8003c4e:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8003c52:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8003c56:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003c5a:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8003c5e:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8003c62:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8003c66:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8003c6a:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8003c6e:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8003c72:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8003c76:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8003c7a:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003c7e:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8003c82:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003c86:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8003c8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8003c8e:	e001      	b.n	8003c94 <Log_FormatSnapshot+0x354>
 8003c90:	20003468 	.word	0x20003468
 8003c94:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003c96:	9109      	str	r1, [sp, #36]	@ 0x24
 8003c98:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003c9a:	9208      	str	r2, [sp, #32]
 8003c9c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003c9e:	9207      	str	r2, [sp, #28]
 8003ca0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003ca2:	9206      	str	r2, [sp, #24]
 8003ca4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003ca6:	9205      	str	r2, [sp, #20]
 8003ca8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003cac:	9204      	str	r2, [sp, #16]
 8003cae:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 8003cb2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003cb6:	ed97 7b22 	vldr	d7, [r7, #136]	@ 0x88
 8003cba:	ed8d 7b00 	vstr	d7, [sp]
 8003cbe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cc2:	4a06      	ldr	r2, [pc, #24]	@ (8003cdc <Log_FormatSnapshot+0x39c>)
 8003cc4:	f8dc 1000 	ldr.w	r1, [ip]
 8003cc8:	6830      	ldr	r0, [r6, #0]
 8003cca:	f00f faf5 	bl	80132b8 <sniprintf>
 8003cce:	e000      	b.n	8003cd2 <Log_FormatSnapshot+0x392>
        return;
 8003cd0:	bf00      	nop
		b2_crit,
		b2_degr
    );

}
 8003cd2:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cdc:	0801716c 	.word	0x0801716c

08003ce0 <_write>:
#include "log/wcet_monitor.h"

#define LOG_BUF_LEN          512

int _write(int file, char *ptr, int len)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf4:	68b9      	ldr	r1, [r7, #8]
 8003cf6:	4804      	ldr	r0, [pc, #16]	@ (8003d08 <_write+0x28>)
 8003cf8:	f005 fd6a 	bl	80097d0 <HAL_UART_Transmit>
    return len;
 8003cfc:	687b      	ldr	r3, [r7, #4]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20003064 	.word	0x20003064

08003d0c <Log_TaskStep>:


void Log_TaskStep(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b0a4      	sub	sp, #144	@ 0x90
 8003d10:	af02      	add	r7, sp, #8
    BleControllerSnapshot_t ble;
    IMUSnapshot_t imu;
    SonarSnapshot_t sonar;
    RxSnapshot_t rx;

    BleControllerSnapshot_Read(&ble);
 8003d12:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 fa46 	bl	80041a8 <BleControllerSnapshot_Read>
    IMUSnapshot_Read(&imu);
 8003d1c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003d20:	4618      	mov	r0, r3
 8003d22:	f000 faa3 	bl	800426c <IMUSnapshot_Read>
    SonarSnapshot_Read(&sonar);
 8003d26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 fb64 	bl	80043f8 <SonarSnapshot_Read>
    RxSnapshot_Read(&rx);
 8003d30:	1d3b      	adds	r3, r7, #4
 8003d32:	4618      	mov	r0, r3
 8003d34:	f000 fafe 	bl	8004334 <RxSnapshot_Read>

    Log_FormatSnapshot(log_buf, LOG_BUF_LEN,
 8003d38:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8003d3c:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8003d40:	1d3b      	adds	r3, r7, #4
 8003d42:	9301      	str	r3, [sp, #4]
 8003d44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d50:	4805      	ldr	r0, [pc, #20]	@ (8003d68 <Log_TaskStep+0x5c>)
 8003d52:	f7ff fdf5 	bl	8003940 <Log_FormatSnapshot>
                       &ble, &imu, &sonar, &rx);

    printf("%s", log_buf);
 8003d56:	4904      	ldr	r1, [pc, #16]	@ (8003d68 <Log_TaskStep+0x5c>)
 8003d58:	4804      	ldr	r0, [pc, #16]	@ (8003d6c <Log_TaskStep+0x60>)
 8003d5a:	f00f fa9b 	bl	8013294 <iprintf>
    //WCET_Print();
}
 8003d5e:	bf00      	nop
 8003d60:	3788      	adds	r7, #136	@ 0x88
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	2000347c 	.word	0x2000347c
 8003d6c:	080172fc 	.word	0x080172fc

08003d70 <WCET_Update>:
#define WCET_MAX(a,b)  (((a) > (b)) ? (a) : (b))

static uint32_t wcet_max[WCET_ID_MAX];

void WCET_Update(wcet_id_t id, uint32_t cycles)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	4603      	mov	r3, r0
 8003d78:	6039      	str	r1, [r7, #0]
 8003d7a:	71fb      	strb	r3, [r7, #7]
    if (cycles > wcet_max[id])
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	4a08      	ldr	r2, [pc, #32]	@ (8003da0 <WCET_Update+0x30>)
 8003d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d904      	bls.n	8003d94 <WCET_Update+0x24>
        wcet_max[id] = cycles;
 8003d8a:	79fb      	ldrb	r3, [r7, #7]
 8003d8c:	4904      	ldr	r1, [pc, #16]	@ (8003da0 <WCET_Update+0x30>)
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	2000367c 	.word	0x2000367c
 8003da4:	00000000 	.word	0x00000000

08003da8 <WCET_Print>:

void WCET_Print(void)
{
 8003da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dac:	ed2d 8b02 	vpush	{d8}
 8003db0:	b097      	sub	sp, #92	@ 0x5c
 8003db2:	af10      	add	r7, sp, #64	@ 0x40
    const double cyc2us = 1e6 / (double)SystemCoreClock;
 8003db4:	4baa      	ldr	r3, [pc, #680]	@ (8004060 <WCET_Print+0x2b8>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7fc fbcb 	bl	8000554 <__aeabi_ui2d>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	a1a5      	add	r1, pc, #660	@ (adr r1, 8004058 <WCET_Print+0x2b0>)
 8003dc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003dc8:	f7fc fd68 	bl	800089c <__aeabi_ddiv>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* ================= TASK ================= */
    printf(
 8003dd4:	4ba3      	ldr	r3, [pc, #652]	@ (8004064 <WCET_Print+0x2bc>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	60fb      	str	r3, [r7, #12]
        "BLE=%lu (%.2fus) "
        "IMU=%lu (%.2fus) "
        "SONAR=%lu (%.2fus)\r\n"
		"SUPERVISOR=%lu (%.2fus)\r\n",
        wcet_max[WCET_TASK_BLE],
        wcet_max[WCET_TASK_BLE] * cyc2us,
 8003dda:	4ba2      	ldr	r3, [pc, #648]	@ (8004064 <WCET_Print+0x2bc>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
    printf(
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fc fbb8 	bl	8000554 <__aeabi_ui2d>
 8003de4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003de8:	f7fc fc2e 	bl	8000648 <__aeabi_dmul>
 8003dec:	4602      	mov	r2, r0
 8003dee:	460b      	mov	r3, r1
 8003df0:	4692      	mov	sl, r2
 8003df2:	469b      	mov	fp, r3
 8003df4:	4b9b      	ldr	r3, [pc, #620]	@ (8004064 <WCET_Print+0x2bc>)
 8003df6:	685e      	ldr	r6, [r3, #4]
        wcet_max[WCET_TASK_IMU],
        wcet_max[WCET_TASK_IMU] * cyc2us,
 8003df8:	4b9a      	ldr	r3, [pc, #616]	@ (8004064 <WCET_Print+0x2bc>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
    printf(
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fc fba9 	bl	8000554 <__aeabi_ui2d>
 8003e02:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003e06:	f7fc fc1f 	bl	8000648 <__aeabi_dmul>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	4614      	mov	r4, r2
 8003e10:	461d      	mov	r5, r3
 8003e12:	4b94      	ldr	r3, [pc, #592]	@ (8004064 <WCET_Print+0x2bc>)
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	603a      	str	r2, [r7, #0]
        wcet_max[WCET_TASK_SONAR],
        wcet_max[WCET_TASK_SONAR] * cyc2us,
 8003e18:	4b92      	ldr	r3, [pc, #584]	@ (8004064 <WCET_Print+0x2bc>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
    printf(
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fc fb99 	bl	8000554 <__aeabi_ui2d>
 8003e22:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003e26:	f7fc fc0f 	bl	8000648 <__aeabi_dmul>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	4690      	mov	r8, r2
 8003e30:	4699      	mov	r9, r3
 8003e32:	4b8c      	ldr	r3, [pc, #560]	@ (8004064 <WCET_Print+0x2bc>)
 8003e34:	6958      	ldr	r0, [r3, #20]
 8003e36:	60b8      	str	r0, [r7, #8]
        wcet_max[WCET_TASK_SUPERVISOR],
        wcet_max[WCET_TASK_SUPERVISOR] * cyc2us
 8003e38:	4b8a      	ldr	r3, [pc, #552]	@ (8004064 <WCET_Print+0x2bc>)
 8003e3a:	695b      	ldr	r3, [r3, #20]
    printf(
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fc fb89 	bl	8000554 <__aeabi_ui2d>
 8003e42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003e46:	f7fc fbff 	bl	8000648 <__aeabi_dmul>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8003e52:	68b8      	ldr	r0, [r7, #8]
 8003e54:	9008      	str	r0, [sp, #32]
 8003e56:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	9204      	str	r2, [sp, #16]
 8003e5e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003e62:	9600      	str	r6, [sp, #0]
 8003e64:	4652      	mov	r2, sl
 8003e66:	465b      	mov	r3, fp
 8003e68:	68f9      	ldr	r1, [r7, #12]
 8003e6a:	487f      	ldr	r0, [pc, #508]	@ (8004068 <WCET_Print+0x2c0>)
 8003e6c:	f00f fa12 	bl	8013294 <iprintf>
    );

    /* ================= I2C ISR ================= */
    printf(
 8003e70:	4b7c      	ldr	r3, [pc, #496]	@ (8004064 <WCET_Print+0x2bc>)
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	60fb      	str	r3, [r7, #12]
        "I2C1_EV=%lu (%.2fus) "
        "I2C1_ER=%lu (%.2fus) "
        "I2C3_EV=%lu (%.2fus) "
        "I2C3_ER=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_I2C1_EV],
        wcet_max[WCET_ISR_I2C1_EV] * cyc2us,
 8003e76:	4b7b      	ldr	r3, [pc, #492]	@ (8004064 <WCET_Print+0x2bc>)
 8003e78:	699b      	ldr	r3, [r3, #24]
    printf(
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fc fb6a 	bl	8000554 <__aeabi_ui2d>
 8003e80:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003e84:	f7fc fbe0 	bl	8000648 <__aeabi_dmul>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	4692      	mov	sl, r2
 8003e8e:	469b      	mov	fp, r3
 8003e90:	4b74      	ldr	r3, [pc, #464]	@ (8004064 <WCET_Print+0x2bc>)
 8003e92:	69de      	ldr	r6, [r3, #28]
        wcet_max[WCET_ISR_I2C1_ER],
        wcet_max[WCET_ISR_I2C1_ER] * cyc2us,
 8003e94:	4b73      	ldr	r3, [pc, #460]	@ (8004064 <WCET_Print+0x2bc>)
 8003e96:	69db      	ldr	r3, [r3, #28]
    printf(
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7fc fb5b 	bl	8000554 <__aeabi_ui2d>
 8003e9e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ea2:	f7fc fbd1 	bl	8000648 <__aeabi_dmul>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	4614      	mov	r4, r2
 8003eac:	461d      	mov	r5, r3
 8003eae:	4b6d      	ldr	r3, [pc, #436]	@ (8004064 <WCET_Print+0x2bc>)
 8003eb0:	6a1a      	ldr	r2, [r3, #32]
 8003eb2:	603a      	str	r2, [r7, #0]
        wcet_max[WCET_ISR_I2C3_EV],
        wcet_max[WCET_ISR_I2C3_EV] * cyc2us,
 8003eb4:	4b6b      	ldr	r3, [pc, #428]	@ (8004064 <WCET_Print+0x2bc>)
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
    printf(
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7fc fb4b 	bl	8000554 <__aeabi_ui2d>
 8003ebe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ec2:	f7fc fbc1 	bl	8000648 <__aeabi_dmul>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4690      	mov	r8, r2
 8003ecc:	4699      	mov	r9, r3
 8003ece:	4b65      	ldr	r3, [pc, #404]	@ (8004064 <WCET_Print+0x2bc>)
 8003ed0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003ed2:	60b8      	str	r0, [r7, #8]
        wcet_max[WCET_ISR_I2C3_ER],
        wcet_max[WCET_ISR_I2C3_ER] * cyc2us
 8003ed4:	4b63      	ldr	r3, [pc, #396]	@ (8004064 <WCET_Print+0x2bc>)
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf(
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7fc fb3b 	bl	8000554 <__aeabi_ui2d>
 8003ede:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ee2:	f7fc fbb1 	bl	8000648 <__aeabi_dmul>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8003eee:	68b8      	ldr	r0, [r7, #8]
 8003ef0:	9008      	str	r0, [sp, #32]
 8003ef2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	9204      	str	r2, [sp, #16]
 8003efa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003efe:	9600      	str	r6, [sp, #0]
 8003f00:	4652      	mov	r2, sl
 8003f02:	465b      	mov	r3, fp
 8003f04:	68f9      	ldr	r1, [r7, #12]
 8003f06:	4859      	ldr	r0, [pc, #356]	@ (800406c <WCET_Print+0x2c4>)
 8003f08:	f00f f9c4 	bl	8013294 <iprintf>
    );

    /* ================= DMA ISR ================= */
    printf(
 8003f0c:	4b55      	ldr	r3, [pc, #340]	@ (8004064 <WCET_Print+0x2bc>)
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	60fb      	str	r3, [r7, #12]
        "DMA1=%lu (%.2fus) "
        "DMA2=%lu (%.2fus) "
        "DMA3=%lu (%.2fus) "
        "DMA4=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_DMA_1],
        wcet_max[WCET_ISR_DMA_1] * cyc2us,
 8003f12:	4b54      	ldr	r3, [pc, #336]	@ (8004064 <WCET_Print+0x2bc>)
 8003f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf(
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fc fb1c 	bl	8000554 <__aeabi_ui2d>
 8003f1c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003f20:	f7fc fb92 	bl	8000648 <__aeabi_dmul>
 8003f24:	4602      	mov	r2, r0
 8003f26:	460b      	mov	r3, r1
 8003f28:	4692      	mov	sl, r2
 8003f2a:	469b      	mov	fp, r3
 8003f2c:	4b4d      	ldr	r3, [pc, #308]	@ (8004064 <WCET_Print+0x2bc>)
 8003f2e:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
        wcet_max[WCET_ISR_DMA_2],
        wcet_max[WCET_ISR_DMA_2] * cyc2us,
 8003f30:	4b4c      	ldr	r3, [pc, #304]	@ (8004064 <WCET_Print+0x2bc>)
 8003f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    printf(
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7fc fb0d 	bl	8000554 <__aeabi_ui2d>
 8003f3a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003f3e:	f7fc fb83 	bl	8000648 <__aeabi_dmul>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4614      	mov	r4, r2
 8003f48:	461d      	mov	r5, r3
 8003f4a:	4b46      	ldr	r3, [pc, #280]	@ (8004064 <WCET_Print+0x2bc>)
 8003f4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f4e:	603a      	str	r2, [r7, #0]
        wcet_max[WCET_ISR_DMA_3],
        wcet_max[WCET_ISR_DMA_3] * cyc2us,
 8003f50:	4b44      	ldr	r3, [pc, #272]	@ (8004064 <WCET_Print+0x2bc>)
 8003f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    printf(
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fc fafd 	bl	8000554 <__aeabi_ui2d>
 8003f5a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003f5e:	f7fc fb73 	bl	8000648 <__aeabi_dmul>
 8003f62:	4602      	mov	r2, r0
 8003f64:	460b      	mov	r3, r1
 8003f66:	4690      	mov	r8, r2
 8003f68:	4699      	mov	r9, r3
 8003f6a:	4b3e      	ldr	r3, [pc, #248]	@ (8004064 <WCET_Print+0x2bc>)
 8003f6c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003f6e:	60b8      	str	r0, [r7, #8]
        wcet_max[WCET_ISR_DMA_4],
        wcet_max[WCET_ISR_DMA_4] * cyc2us
 8003f70:	4b3c      	ldr	r3, [pc, #240]	@ (8004064 <WCET_Print+0x2bc>)
 8003f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    printf(
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7fc faed 	bl	8000554 <__aeabi_ui2d>
 8003f7a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003f7e:	f7fc fb63 	bl	8000648 <__aeabi_dmul>
 8003f82:	4602      	mov	r2, r0
 8003f84:	460b      	mov	r3, r1
 8003f86:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8003f8a:	68b8      	ldr	r0, [r7, #8]
 8003f8c:	9008      	str	r0, [sp, #32]
 8003f8e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	9204      	str	r2, [sp, #16]
 8003f96:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003f9a:	9600      	str	r6, [sp, #0]
 8003f9c:	4652      	mov	r2, sl
 8003f9e:	465b      	mov	r3, fp
 8003fa0:	68f9      	ldr	r1, [r7, #12]
 8003fa2:	4833      	ldr	r0, [pc, #204]	@ (8004070 <WCET_Print+0x2c8>)
 8003fa4:	f00f f976 	bl	8013294 <iprintf>
    );

    /* ================= TIM ISR ================= */
    printf(
 8003fa8:	4b2e      	ldr	r3, [pc, #184]	@ (8004064 <WCET_Print+0x2bc>)
 8003faa:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
        "WCET ISR TIM |"
        "TIM_IC=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_TIM_IC],
        wcet_max[WCET_ISR_TIM_IC] * cyc2us
 8003fac:	4b2d      	ldr	r3, [pc, #180]	@ (8004064 <WCET_Print+0x2bc>)
 8003fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    printf(
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7fc facf 	bl	8000554 <__aeabi_ui2d>
 8003fb6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003fba:	f7fc fb45 	bl	8000648 <__aeabi_dmul>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4621      	mov	r1, r4
 8003fc4:	482b      	ldr	r0, [pc, #172]	@ (8004074 <WCET_Print+0x2cc>)
 8003fc6:	f00f f965 	bl	8013294 <iprintf>
		"IMU=%lu (%.2fus) "
		"SONAR=%lu (%.2fus) "
    	"RX =%lu (%.2fus) "
    	"TX =%lu (%.2fus)\r\n\n\n",

        wcet_max[WCET_TASK_BLE] + WCET_MAX(wcet_max[WCET_ISR_I2C1_EV],wcet_max[WCET_ISR_I2C1_ER]),
 8003fca:	4b26      	ldr	r3, [pc, #152]	@ (8004064 <WCET_Print+0x2bc>)
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	4b25      	ldr	r3, [pc, #148]	@ (8004064 <WCET_Print+0x2bc>)
 8003fd0:	69d9      	ldr	r1, [r3, #28]
 8003fd2:	4b24      	ldr	r3, [pc, #144]	@ (8004064 <WCET_Print+0x2bc>)
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	428b      	cmp	r3, r1
 8003fd8:	bf38      	it	cc
 8003fda:	460b      	movcc	r3, r1
    printf(
 8003fdc:	18d3      	adds	r3, r2, r3
 8003fde:	60fb      	str	r3, [r7, #12]
        (wcet_max[WCET_TASK_BLE] + WCET_MAX(wcet_max[WCET_ISR_I2C1_EV],wcet_max[WCET_ISR_I2C1_ER])) * cyc2us,
 8003fe0:	4b20      	ldr	r3, [pc, #128]	@ (8004064 <WCET_Print+0x2bc>)
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8004064 <WCET_Print+0x2bc>)
 8003fe6:	69d9      	ldr	r1, [r3, #28]
 8003fe8:	4b1e      	ldr	r3, [pc, #120]	@ (8004064 <WCET_Print+0x2bc>)
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	428b      	cmp	r3, r1
 8003fee:	bf38      	it	cc
 8003ff0:	460b      	movcc	r3, r1
 8003ff2:	4413      	add	r3, r2
    printf(
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7fc faad 	bl	8000554 <__aeabi_ui2d>
 8003ffa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ffe:	f7fc fb23 	bl	8000648 <__aeabi_dmul>
 8004002:	4602      	mov	r2, r0
 8004004:	460b      	mov	r3, r1
 8004006:	e9c7 2300 	strd	r2, r3, [r7]
        wcet_max[WCET_TASK_IMU] + WCET_MAX(wcet_max[WCET_ISR_I2C3_EV], wcet_max[WCET_ISR_I2C3_ER]),
 800400a:	4b16      	ldr	r3, [pc, #88]	@ (8004064 <WCET_Print+0x2bc>)
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	4b15      	ldr	r3, [pc, #84]	@ (8004064 <WCET_Print+0x2bc>)
 8004010:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004012:	4b14      	ldr	r3, [pc, #80]	@ (8004064 <WCET_Print+0x2bc>)
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	428b      	cmp	r3, r1
 8004018:	bf38      	it	cc
 800401a:	460b      	movcc	r3, r1
    printf(
 800401c:	18d5      	adds	r5, r2, r3
        (wcet_max[WCET_TASK_IMU] +  WCET_MAX(wcet_max[WCET_ISR_I2C3_EV], wcet_max[WCET_ISR_I2C3_ER])) * cyc2us,
 800401e:	4b11      	ldr	r3, [pc, #68]	@ (8004064 <WCET_Print+0x2bc>)
 8004020:	685a      	ldr	r2, [r3, #4]
 8004022:	4b10      	ldr	r3, [pc, #64]	@ (8004064 <WCET_Print+0x2bc>)
 8004024:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004026:	4b0f      	ldr	r3, [pc, #60]	@ (8004064 <WCET_Print+0x2bc>)
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	428b      	cmp	r3, r1
 800402c:	bf38      	it	cc
 800402e:	460b      	movcc	r3, r1
 8004030:	4413      	add	r3, r2
    printf(
 8004032:	4618      	mov	r0, r3
 8004034:	f7fc fa8e 	bl	8000554 <__aeabi_ui2d>
 8004038:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800403c:	f7fc fb04 	bl	8000648 <__aeabi_dmul>
 8004040:	4602      	mov	r2, r0
 8004042:	460b      	mov	r3, r1
 8004044:	4692      	mov	sl, r2
 8004046:	469b      	mov	fp, r3
        wcet_max[WCET_TASK_SONAR] + wcet_max[WCET_ISR_DMA_1] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_DMA_3],
 8004048:	4b06      	ldr	r3, [pc, #24]	@ (8004064 <WCET_Print+0x2bc>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	4b05      	ldr	r3, [pc, #20]	@ (8004064 <WCET_Print+0x2bc>)
 800404e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004050:	441a      	add	r2, r3
 8004052:	e011      	b.n	8004078 <WCET_Print+0x2d0>
 8004054:	f3af 8000 	nop.w
 8004058:	00000000 	.word	0x00000000
 800405c:	412e8480 	.word	0x412e8480
 8004060:	20000000 	.word	0x20000000
 8004064:	2000367c 	.word	0x2000367c
 8004068:	08017300 	.word	0x08017300
 800406c:	0801735c 	.word	0x0801735c
 8004070:	080173c0 	.word	0x080173c0
 8004074:	08017418 	.word	0x08017418
 8004078:	4b2c      	ldr	r3, [pc, #176]	@ (800412c <WCET_Print+0x384>)
 800407a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407c:	441a      	add	r2, r3
 800407e:	4b2b      	ldr	r3, [pc, #172]	@ (800412c <WCET_Print+0x384>)
 8004080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    printf(
 8004082:	18d6      	adds	r6, r2, r3
        (wcet_max[WCET_TASK_SONAR] + wcet_max[WCET_ISR_DMA_1] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_DMA_3]) * cyc2us,
 8004084:	4b29      	ldr	r3, [pc, #164]	@ (800412c <WCET_Print+0x384>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	4b28      	ldr	r3, [pc, #160]	@ (800412c <WCET_Print+0x384>)
 800408a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408c:	441a      	add	r2, r3
 800408e:	4b27      	ldr	r3, [pc, #156]	@ (800412c <WCET_Print+0x384>)
 8004090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004092:	441a      	add	r2, r3
 8004094:	4b25      	ldr	r3, [pc, #148]	@ (800412c <WCET_Print+0x384>)
 8004096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004098:	4413      	add	r3, r2
    printf(
 800409a:	4618      	mov	r0, r3
 800409c:	f7fc fa5a 	bl	8000554 <__aeabi_ui2d>
 80040a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80040a4:	f7fc fad0 	bl	8000648 <__aeabi_dmul>
 80040a8:	4602      	mov	r2, r0
 80040aa:	460b      	mov	r3, r1
 80040ac:	ec43 2b18 	vmov	d8, r2, r3
 80040b0:	4b1e      	ldr	r3, [pc, #120]	@ (800412c <WCET_Print+0x384>)
 80040b2:	6918      	ldr	r0, [r3, #16]
 80040b4:	60b8      	str	r0, [r7, #8]

        wcet_max[WCET_TASK_RX],
        wcet_max[WCET_TASK_RX] * cyc2us,
 80040b6:	4b1d      	ldr	r3, [pc, #116]	@ (800412c <WCET_Print+0x384>)
 80040b8:	691b      	ldr	r3, [r3, #16]
    printf(
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fc fa4a 	bl	8000554 <__aeabi_ui2d>
 80040c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80040c4:	f7fc fac0 	bl	8000648 <__aeabi_dmul>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	4690      	mov	r8, r2
 80040ce:	4699      	mov	r9, r3

        wcet_max[WCET_TASK_TX] + wcet_max[WCET_ISR_DMA_4],
 80040d0:	4b16      	ldr	r3, [pc, #88]	@ (800412c <WCET_Print+0x384>)
 80040d2:	68da      	ldr	r2, [r3, #12]
 80040d4:	4b15      	ldr	r3, [pc, #84]	@ (800412c <WCET_Print+0x384>)
 80040d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    printf(
 80040d8:	18d4      	adds	r4, r2, r3
        (wcet_max[WCET_TASK_TX] + wcet_max[WCET_ISR_DMA_4]) * cyc2us
 80040da:	4b14      	ldr	r3, [pc, #80]	@ (800412c <WCET_Print+0x384>)
 80040dc:	68da      	ldr	r2, [r3, #12]
 80040de:	4b13      	ldr	r3, [pc, #76]	@ (800412c <WCET_Print+0x384>)
 80040e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e2:	4413      	add	r3, r2
    printf(
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7fc fa35 	bl	8000554 <__aeabi_ui2d>
 80040ea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80040ee:	f7fc faab 	bl	8000648 <__aeabi_dmul>
 80040f2:	4602      	mov	r2, r0
 80040f4:	460b      	mov	r3, r1
 80040f6:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 80040fa:	940c      	str	r4, [sp, #48]	@ 0x30
 80040fc:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 8004100:	68b8      	ldr	r0, [r7, #8]
 8004102:	9008      	str	r0, [sp, #32]
 8004104:	ed8d 8b06 	vstr	d8, [sp, #24]
 8004108:	9604      	str	r6, [sp, #16]
 800410a:	e9cd ab02 	strd	sl, fp, [sp, #8]
 800410e:	9500      	str	r5, [sp, #0]
 8004110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004114:	68f9      	ldr	r1, [r7, #12]
 8004116:	4806      	ldr	r0, [pc, #24]	@ (8004130 <WCET_Print+0x388>)
 8004118:	f00f f8bc 	bl	8013294 <iprintf>
    );
}
 800411c:	bf00      	nop
 800411e:	371c      	adds	r7, #28
 8004120:	46bd      	mov	sp, r7
 8004122:	ecbd 8b02 	vpop	{d8}
 8004126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800412a:	bf00      	nop
 800412c:	2000367c 	.word	0x2000367c
 8004130:	0801743c 	.word	0x0801743c

08004134 <BleControllerSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void BleControllerSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 800413c:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <BleControllerSnapshot_MutexInit+0x24>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d102      	bne.n	800414a <BleControllerSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004144:	4a04      	ldr	r2, [pc, #16]	@ (8004158 <BleControllerSnapshot_MutexInit+0x24>)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6013      	str	r3, [r2, #0]
	}
}
 800414a:	bf00      	nop
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	200036d8 	.word	0x200036d8

0800415c <BleControllerSnapshot_Write>:


void BleControllerSnapshot_Write(const BleControllerSnapshot_t *src)
{
 800415c:	b5b0      	push	{r4, r5, r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d016      	beq.n	8004198 <BleControllerSnapshot_Write+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 800416a:	4b0d      	ldr	r3, [pc, #52]	@ (80041a0 <BleControllerSnapshot_Write+0x44>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f04f 31ff 	mov.w	r1, #4294967295
 8004172:	4618      	mov	r0, r3
 8004174:	f00a fe45 	bl	800ee02 <osMutexAcquire>
    snapshot = *src;
 8004178:	4a0a      	ldr	r2, [pc, #40]	@ (80041a4 <BleControllerSnapshot_Write+0x48>)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4614      	mov	r4, r2
 800417e:	461d      	mov	r5, r3
 8004180:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004182:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004184:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004188:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osMutexRelease(snapshot_mutex);
 800418c:	4b04      	ldr	r3, [pc, #16]	@ (80041a0 <BleControllerSnapshot_Write+0x44>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4618      	mov	r0, r3
 8004192:	f00a fe81 	bl	800ee98 <osMutexRelease>
 8004196:	e000      	b.n	800419a <BleControllerSnapshot_Write+0x3e>
        return;
 8004198:	bf00      	nop
}
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bdb0      	pop	{r4, r5, r7, pc}
 80041a0:	200036d8 	.word	0x200036d8
 80041a4:	200036bc 	.word	0x200036bc

080041a8 <BleControllerSnapshot_Read>:

void BleControllerSnapshot_Read(BleControllerSnapshot_t *dst)
{
 80041a8:	b5b0      	push	{r4, r5, r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d016      	beq.n	80041e4 <BleControllerSnapshot_Read+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 80041b6:	4b0d      	ldr	r3, [pc, #52]	@ (80041ec <BleControllerSnapshot_Read+0x44>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f04f 31ff 	mov.w	r1, #4294967295
 80041be:	4618      	mov	r0, r3
 80041c0:	f00a fe1f 	bl	800ee02 <osMutexAcquire>
    *dst = snapshot;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a0a      	ldr	r2, [pc, #40]	@ (80041f0 <BleControllerSnapshot_Read+0x48>)
 80041c8:	461c      	mov	r4, r3
 80041ca:	4615      	mov	r5, r2
 80041cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80041ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80041d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80041d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osMutexRelease(snapshot_mutex);
 80041d8:	4b04      	ldr	r3, [pc, #16]	@ (80041ec <BleControllerSnapshot_Read+0x44>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4618      	mov	r0, r3
 80041de:	f00a fe5b 	bl	800ee98 <osMutexRelease>
 80041e2:	e000      	b.n	80041e6 <BleControllerSnapshot_Read+0x3e>
        return;
 80041e4:	bf00      	nop
}
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bdb0      	pop	{r4, r5, r7, pc}
 80041ec:	200036d8 	.word	0x200036d8
 80041f0:	200036bc 	.word	0x200036bc

080041f4 <IMUSnapshot_MutexInit>:

/* Mutex */
static osMutexId_t snapshot_mutex;

void IMUSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 80041fc:	4b06      	ldr	r3, [pc, #24]	@ (8004218 <IMUSnapshot_MutexInit+0x24>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d102      	bne.n	800420a <IMUSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004204:	4a04      	ldr	r2, [pc, #16]	@ (8004218 <IMUSnapshot_MutexInit+0x24>)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6013      	str	r3, [r2, #0]
	}
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	20003704 	.word	0x20003704

0800421c <IMUSnapshot_Write>:


/* ================= API ================= */

void IMUSnapshot_Write(const IMUSnapshot_t *src)
{
 800421c:	b5b0      	push	{r4, r5, r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d018      	beq.n	800425c <IMUSnapshot_Write+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 800422a:	4b0e      	ldr	r3, [pc, #56]	@ (8004264 <IMUSnapshot_Write+0x48>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f04f 31ff 	mov.w	r1, #4294967295
 8004232:	4618      	mov	r0, r3
 8004234:	f00a fde5 	bl	800ee02 <osMutexAcquire>
    snapshot = *src;
 8004238:	4a0b      	ldr	r2, [pc, #44]	@ (8004268 <IMUSnapshot_Write+0x4c>)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4614      	mov	r4, r2
 800423e:	461d      	mov	r5, r3
 8004240:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004242:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004244:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004246:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004248:	e895 0003 	ldmia.w	r5, {r0, r1}
 800424c:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004250:	4b04      	ldr	r3, [pc, #16]	@ (8004264 <IMUSnapshot_Write+0x48>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f00a fe1f 	bl	800ee98 <osMutexRelease>
 800425a:	e000      	b.n	800425e <IMUSnapshot_Write+0x42>
        return;
 800425c:	bf00      	nop
}
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bdb0      	pop	{r4, r5, r7, pc}
 8004264:	20003704 	.word	0x20003704
 8004268:	200036dc 	.word	0x200036dc

0800426c <IMUSnapshot_Read>:

void IMUSnapshot_Read(IMUSnapshot_t *dst)
{
 800426c:	b5b0      	push	{r4, r5, r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d018      	beq.n	80042ac <IMUSnapshot_Read+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 800427a:	4b0e      	ldr	r3, [pc, #56]	@ (80042b4 <IMUSnapshot_Read+0x48>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f04f 31ff 	mov.w	r1, #4294967295
 8004282:	4618      	mov	r0, r3
 8004284:	f00a fdbd 	bl	800ee02 <osMutexAcquire>
    *dst = snapshot;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a0b      	ldr	r2, [pc, #44]	@ (80042b8 <IMUSnapshot_Read+0x4c>)
 800428c:	461c      	mov	r4, r3
 800428e:	4615      	mov	r5, r2
 8004290:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004292:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004294:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004296:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004298:	e895 0003 	ldmia.w	r5, {r0, r1}
 800429c:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 80042a0:	4b04      	ldr	r3, [pc, #16]	@ (80042b4 <IMUSnapshot_Read+0x48>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f00a fdf7 	bl	800ee98 <osMutexRelease>
 80042aa:	e000      	b.n	80042ae <IMUSnapshot_Read+0x42>
        return;
 80042ac:	bf00      	nop
}
 80042ae:	3708      	adds	r7, #8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bdb0      	pop	{r4, r5, r7, pc}
 80042b4:	20003704 	.word	0x20003704
 80042b8:	200036dc 	.word	0x200036dc

080042bc <RxSnapshot_MutexInit>:

/* Mutex */
static osMutexId_t snapshot_mutex;

void RxSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 80042c4:	4b06      	ldr	r3, [pc, #24]	@ (80042e0 <RxSnapshot_MutexInit+0x24>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d102      	bne.n	80042d2 <RxSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 80042cc:	4a04      	ldr	r2, [pc, #16]	@ (80042e0 <RxSnapshot_MutexInit+0x24>)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6013      	str	r3, [r2, #0]
	}
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	20003730 	.word	0x20003730

080042e4 <RxSnapshot_Write>:

/* ===== Writer ===== */
void RxSnapshot_Write(const RxSnapshot_t *src)
{
 80042e4:	b5b0      	push	{r4, r5, r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d018      	beq.n	8004324 <RxSnapshot_Write+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 80042f2:	4b0e      	ldr	r3, [pc, #56]	@ (800432c <RxSnapshot_Write+0x48>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f04f 31ff 	mov.w	r1, #4294967295
 80042fa:	4618      	mov	r0, r3
 80042fc:	f00a fd81 	bl	800ee02 <osMutexAcquire>
    snapshot = *src;
 8004300:	4a0b      	ldr	r2, [pc, #44]	@ (8004330 <RxSnapshot_Write+0x4c>)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4614      	mov	r4, r2
 8004306:	461d      	mov	r5, r3
 8004308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800430a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800430c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800430e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004310:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004314:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004318:	4b04      	ldr	r3, [pc, #16]	@ (800432c <RxSnapshot_Write+0x48>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4618      	mov	r0, r3
 800431e:	f00a fdbb 	bl	800ee98 <osMutexRelease>
 8004322:	e000      	b.n	8004326 <RxSnapshot_Write+0x42>
        return;
 8004324:	bf00      	nop
}
 8004326:	3708      	adds	r7, #8
 8004328:	46bd      	mov	sp, r7
 800432a:	bdb0      	pop	{r4, r5, r7, pc}
 800432c:	20003730 	.word	0x20003730
 8004330:	20003708 	.word	0x20003708

08004334 <RxSnapshot_Read>:

/* ===== Reader ===== */
void RxSnapshot_Read(RxSnapshot_t *dst)
{
 8004334:	b5b0      	push	{r4, r5, r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d018      	beq.n	8004374 <RxSnapshot_Read+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004342:	4b0e      	ldr	r3, [pc, #56]	@ (800437c <RxSnapshot_Read+0x48>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f04f 31ff 	mov.w	r1, #4294967295
 800434a:	4618      	mov	r0, r3
 800434c:	f00a fd59 	bl	800ee02 <osMutexAcquire>
    *dst = snapshot;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a0b      	ldr	r2, [pc, #44]	@ (8004380 <RxSnapshot_Read+0x4c>)
 8004354:	461c      	mov	r4, r3
 8004356:	4615      	mov	r5, r2
 8004358:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800435a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800435c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800435e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004360:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004364:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004368:	4b04      	ldr	r3, [pc, #16]	@ (800437c <RxSnapshot_Read+0x48>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f00a fd93 	bl	800ee98 <osMutexRelease>
 8004372:	e000      	b.n	8004376 <RxSnapshot_Read+0x42>
        return;
 8004374:	bf00      	nop
}
 8004376:	3708      	adds	r7, #8
 8004378:	46bd      	mov	sp, r7
 800437a:	bdb0      	pop	{r4, r5, r7, pc}
 800437c:	20003730 	.word	0x20003730
 8004380:	20003708 	.word	0x20003708

08004384 <SonarSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void SonarSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 800438c:	4b06      	ldr	r3, [pc, #24]	@ (80043a8 <SonarSnapshot_MutexInit+0x24>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d102      	bne.n	800439a <SonarSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004394:	4a04      	ldr	r2, [pc, #16]	@ (80043a8 <SonarSnapshot_MutexInit+0x24>)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6013      	str	r3, [r2, #0]
	}
}
 800439a:	bf00      	nop
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	2000374c 	.word	0x2000374c

080043ac <SonarSnapshot_Write>:

void SonarSnapshot_Write(const SonarSnapshot_t *src)
{
 80043ac:	b5b0      	push	{r4, r5, r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d016      	beq.n	80043e8 <SonarSnapshot_Write+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 80043ba:	4b0d      	ldr	r3, [pc, #52]	@ (80043f0 <SonarSnapshot_Write+0x44>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f04f 31ff 	mov.w	r1, #4294967295
 80043c2:	4618      	mov	r0, r3
 80043c4:	f00a fd1d 	bl	800ee02 <osMutexAcquire>
    snapshot = *src;
 80043c8:	4a0a      	ldr	r2, [pc, #40]	@ (80043f4 <SonarSnapshot_Write+0x48>)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4614      	mov	r4, r2
 80043ce:	461d      	mov	r5, r3
 80043d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80043d8:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 80043dc:	4b04      	ldr	r3, [pc, #16]	@ (80043f0 <SonarSnapshot_Write+0x44>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f00a fd59 	bl	800ee98 <osMutexRelease>
 80043e6:	e000      	b.n	80043ea <SonarSnapshot_Write+0x3e>
        return;
 80043e8:	bf00      	nop
}
 80043ea:	3708      	adds	r7, #8
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bdb0      	pop	{r4, r5, r7, pc}
 80043f0:	2000374c 	.word	0x2000374c
 80043f4:	20003734 	.word	0x20003734

080043f8 <SonarSnapshot_Read>:

void SonarSnapshot_Read(SonarSnapshot_t *dst)
{
 80043f8:	b5b0      	push	{r4, r5, r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d016      	beq.n	8004434 <SonarSnapshot_Read+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004406:	4b0d      	ldr	r3, [pc, #52]	@ (800443c <SonarSnapshot_Read+0x44>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f04f 31ff 	mov.w	r1, #4294967295
 800440e:	4618      	mov	r0, r3
 8004410:	f00a fcf7 	bl	800ee02 <osMutexAcquire>
    *dst = snapshot;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a0a      	ldr	r2, [pc, #40]	@ (8004440 <SonarSnapshot_Read+0x48>)
 8004418:	461c      	mov	r4, r3
 800441a:	4615      	mov	r5, r2
 800441c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800441e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004420:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004424:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004428:	4b04      	ldr	r3, [pc, #16]	@ (800443c <SonarSnapshot_Read+0x44>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f00a fd33 	bl	800ee98 <osMutexRelease>
 8004432:	e000      	b.n	8004436 <SonarSnapshot_Read+0x3e>
        return;
 8004434:	bf00      	nop
}
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bdb0      	pop	{r4, r5, r7, pc}
 800443c:	2000374c 	.word	0x2000374c
 8004440:	20003734 	.word	0x20003734

08004444 <SupervisorSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void SupervisorSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 800444c:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <SupervisorSnapshot_MutexInit+0x24>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d102      	bne.n	800445a <SupervisorSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004454:	4a04      	ldr	r2, [pc, #16]	@ (8004468 <SupervisorSnapshot_MutexInit+0x24>)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6013      	str	r3, [r2, #0]
	}
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	20003764 	.word	0x20003764

0800446c <SupervisorSnapshot_Write>:

/* ================= API ================= */

void SupervisorSnapshot_Write(const SupervisorSnapshot_t *src)
{
 800446c:	b5b0      	push	{r4, r5, r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d014      	beq.n	80044a4 <SupervisorSnapshot_Write+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 800447a:	4b0c      	ldr	r3, [pc, #48]	@ (80044ac <SupervisorSnapshot_Write+0x40>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f04f 31ff 	mov.w	r1, #4294967295
 8004482:	4618      	mov	r0, r3
 8004484:	f00a fcbd 	bl	800ee02 <osMutexAcquire>
    snapshot = *src;
 8004488:	4a09      	ldr	r2, [pc, #36]	@ (80044b0 <SupervisorSnapshot_Write+0x44>)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4614      	mov	r4, r2
 800448e:	461d      	mov	r5, r3
 8004490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004494:	682b      	ldr	r3, [r5, #0]
 8004496:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8004498:	4b04      	ldr	r3, [pc, #16]	@ (80044ac <SupervisorSnapshot_Write+0x40>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f00a fcfb 	bl	800ee98 <osMutexRelease>
 80044a2:	e000      	b.n	80044a6 <SupervisorSnapshot_Write+0x3a>
        return;
 80044a4:	bf00      	nop
}
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bdb0      	pop	{r4, r5, r7, pc}
 80044ac:	20003764 	.word	0x20003764
 80044b0:	20003750 	.word	0x20003750

080044b4 <SupervisorSnapshot_Read>:

void SupervisorSnapshot_Read(SupervisorSnapshot_t *dst)
{
 80044b4:	b5b0      	push	{r4, r5, r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d014      	beq.n	80044ec <SupervisorSnapshot_Read+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 80044c2:	4b0c      	ldr	r3, [pc, #48]	@ (80044f4 <SupervisorSnapshot_Read+0x40>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f04f 31ff 	mov.w	r1, #4294967295
 80044ca:	4618      	mov	r0, r3
 80044cc:	f00a fc99 	bl	800ee02 <osMutexAcquire>
    *dst = snapshot;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a09      	ldr	r2, [pc, #36]	@ (80044f8 <SupervisorSnapshot_Read+0x44>)
 80044d4:	461c      	mov	r4, r3
 80044d6:	4615      	mov	r5, r2
 80044d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044dc:	682b      	ldr	r3, [r5, #0]
 80044de:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 80044e0:	4b04      	ldr	r3, [pc, #16]	@ (80044f4 <SupervisorSnapshot_Read+0x40>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f00a fcd7 	bl	800ee98 <osMutexRelease>
 80044ea:	e000      	b.n	80044ee <SupervisorSnapshot_Read+0x3a>
        return;
 80044ec:	bf00      	nop
}
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bdb0      	pop	{r4, r5, r7, pc}
 80044f4:	20003764 	.word	0x20003764
 80044f8:	20003750 	.word	0x20003750

080044fc <scan>:

// Variabile per contare quanti sonar hanno completato la lettura
uint8_t sonar_count = 0;

void scan()
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
    // 1. DISABILITA gli interrupt per configurare in modo atomico
    __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3);
 8004502:	4b46      	ldr	r3, [pc, #280]	@ (800461c <scan+0x120>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68da      	ldr	r2, [r3, #12]
 8004508:	4b44      	ldr	r3, [pc, #272]	@ (800461c <scan+0x120>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 020e 	bic.w	r2, r2, #14
 8004510:	60da      	str	r2, [r3, #12]
    sonar_count = 0;
 8004512:	4b43      	ldr	r3, [pc, #268]	@ (8004620 <scan+0x124>)
 8004514:	2200      	movs	r2, #0
 8004516:	701a      	strb	r2, [r3, #0]
    flag.sonar1_ok = 0;
 8004518:	4b42      	ldr	r3, [pc, #264]	@ (8004624 <scan+0x128>)
 800451a:	2200      	movs	r2, #0
 800451c:	701a      	strb	r2, [r3, #0]
    flag.sonar2_ok = 0;
 800451e:	4b41      	ldr	r3, [pc, #260]	@ (8004624 <scan+0x128>)
 8004520:	2200      	movs	r2, #0
 8004522:	705a      	strb	r2, [r3, #1]
    flag.sonar3_ok = 0;
 8004524:	4b3f      	ldr	r3, [pc, #252]	@ (8004624 <scan+0x128>)
 8004526:	2200      	movs	r2, #0
 8004528:	709a      	strb	r2, [r3, #2]

    while(ulTaskNotifyTake(pdTRUE, 0) > 0);
 800452a:	bf00      	nop
 800452c:	2100      	movs	r1, #0
 800452e:	2001      	movs	r0, #1
 8004530:	f00c fdd2 	bl	80110d8 <ulTaskNotifyTake>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1f8      	bne.n	800452c <scan+0x30>

    memset(&buffers, 0, sizeof(buffers));
 800453a:	220c      	movs	r2, #12
 800453c:	2100      	movs	r1, #0
 800453e:	483a      	ldr	r0, [pc, #232]	@ (8004628 <scan+0x12c>)
 8004540:	f00e ffea 	bl	8013518 <memset>

    // 2. RE-INIZIALIZZA il DMA1
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8004544:	2100      	movs	r1, #0
 8004546:	4835      	ldr	r0, [pc, #212]	@ (800461c <scan+0x120>)
 8004548:	f003 fd50 	bl	8007fec <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_2);
 800454c:	2104      	movs	r1, #4
 800454e:	4833      	ldr	r0, [pc, #204]	@ (800461c <scan+0x120>)
 8004550:	f003 fd4c 	bl	8007fec <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_3);
 8004554:	2108      	movs	r1, #8
 8004556:	4831      	ldr	r0, [pc, #196]	@ (800461c <scan+0x120>)
 8004558:	f003 fd48 	bl	8007fec <HAL_TIM_IC_Stop_DMA>

    HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)buffers.buf_ch1, 2);
 800455c:	2302      	movs	r3, #2
 800455e:	4a32      	ldr	r2, [pc, #200]	@ (8004628 <scan+0x12c>)
 8004560:	2100      	movs	r1, #0
 8004562:	482e      	ldr	r0, [pc, #184]	@ (800461c <scan+0x120>)
 8004564:	f003 fb70 	bl	8007c48 <HAL_TIM_IC_Start_DMA>
    HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_2, (uint32_t*)buffers.buf_ch2, 2);
 8004568:	2302      	movs	r3, #2
 800456a:	4a30      	ldr	r2, [pc, #192]	@ (800462c <scan+0x130>)
 800456c:	2104      	movs	r1, #4
 800456e:	482b      	ldr	r0, [pc, #172]	@ (800461c <scan+0x120>)
 8004570:	f003 fb6a 	bl	8007c48 <HAL_TIM_IC_Start_DMA>
    HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)buffers.buf_ch3, 2);
 8004574:	2302      	movs	r3, #2
 8004576:	4a2e      	ldr	r2, [pc, #184]	@ (8004630 <scan+0x134>)
 8004578:	2108      	movs	r1, #8
 800457a:	4828      	ldr	r0, [pc, #160]	@ (800461c <scan+0x120>)
 800457c:	f003 fb64 	bl	8007c48 <HAL_TIM_IC_Start_DMA>

    // 3. RE-ABILITA e Trigger
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8004580:	2100      	movs	r1, #0
 8004582:	482c      	ldr	r0, [pc, #176]	@ (8004634 <scan+0x138>)
 8004584:	f003 f95a 	bl	800783c <HAL_TIM_PWM_Start>

    // Attesa

    ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(SONAR_TIMEOUT_MS));
 8004588:	2114      	movs	r1, #20
 800458a:	2001      	movs	r0, #1
 800458c:	f00c fda4 	bl	80110d8 <ulTaskNotifyTake>

	uint32_t c_start = DWT->CYCCNT;
 8004590:	4b29      	ldr	r3, [pc, #164]	@ (8004638 <scan+0x13c>)
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	607b      	str	r3, [r7, #4]
    // 4. STOP RIGOROSO
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8004596:	2100      	movs	r1, #0
 8004598:	4826      	ldr	r0, [pc, #152]	@ (8004634 <scan+0x138>)
 800459a:	f003 fa61 	bl	8007a60 <HAL_TIM_PWM_Stop>

    // Chiudi tutto subito per evitare interrupt spuri mentre il rover frena
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_1);
 800459e:	2100      	movs	r1, #0
 80045a0:	481e      	ldr	r0, [pc, #120]	@ (800461c <scan+0x120>)
 80045a2:	f003 fd23 	bl	8007fec <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_2);
 80045a6:	2104      	movs	r1, #4
 80045a8:	481c      	ldr	r0, [pc, #112]	@ (800461c <scan+0x120>)
 80045aa:	f003 fd1f 	bl	8007fec <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_3);
 80045ae:	2108      	movs	r1, #8
 80045b0:	481a      	ldr	r0, [pc, #104]	@ (800461c <scan+0x120>)
 80045b2:	f003 fd1b 	bl	8007fec <HAL_TIM_IC_Stop_DMA>

    __HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3);
 80045b6:	4b19      	ldr	r3, [pc, #100]	@ (800461c <scan+0x120>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f06f 020e 	mvn.w	r2, #14
 80045be:	611a      	str	r2, [r3, #16]

    // 5. Calcolo (ora sicuro perch gli interrupt sono spenti)
    distances.distance1 = flag.sonar1_ok ? read_distance(buffers.buf_ch1) : SONAR_MAX_CM;
 80045c0:	4b18      	ldr	r3, [pc, #96]	@ (8004624 <scan+0x128>)
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d005      	beq.n	80045d4 <scan+0xd8>
 80045c8:	4817      	ldr	r0, [pc, #92]	@ (8004628 <scan+0x12c>)
 80045ca:	f000 f839 	bl	8004640 <read_distance>
 80045ce:	4603      	mov	r3, r0
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	e001      	b.n	80045d8 <scan+0xdc>
 80045d4:	f240 132d 	movw	r3, #301	@ 0x12d
 80045d8:	4a18      	ldr	r2, [pc, #96]	@ (800463c <scan+0x140>)
 80045da:	8013      	strh	r3, [r2, #0]
    distances.distance2 = flag.sonar2_ok ? read_distance(buffers.buf_ch2) : SONAR_MAX_CM;
 80045dc:	4b11      	ldr	r3, [pc, #68]	@ (8004624 <scan+0x128>)
 80045de:	785b      	ldrb	r3, [r3, #1]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d005      	beq.n	80045f0 <scan+0xf4>
 80045e4:	4811      	ldr	r0, [pc, #68]	@ (800462c <scan+0x130>)
 80045e6:	f000 f82b 	bl	8004640 <read_distance>
 80045ea:	4603      	mov	r3, r0
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	e001      	b.n	80045f4 <scan+0xf8>
 80045f0:	f240 132d 	movw	r3, #301	@ 0x12d
 80045f4:	4a11      	ldr	r2, [pc, #68]	@ (800463c <scan+0x140>)
 80045f6:	8053      	strh	r3, [r2, #2]
    distances.distance3 = flag.sonar3_ok ? read_distance(buffers.buf_ch3) : SONAR_MAX_CM;
 80045f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004624 <scan+0x128>)
 80045fa:	789b      	ldrb	r3, [r3, #2]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <scan+0x110>
 8004600:	480b      	ldr	r0, [pc, #44]	@ (8004630 <scan+0x134>)
 8004602:	f000 f81d 	bl	8004640 <read_distance>
 8004606:	4603      	mov	r3, r0
 8004608:	b29b      	uxth	r3, r3
 800460a:	e001      	b.n	8004610 <scan+0x114>
 800460c:	f240 132d 	movw	r3, #301	@ 0x12d
 8004610:	4a0a      	ldr	r2, [pc, #40]	@ (800463c <scan+0x140>)
 8004612:	8093      	strh	r3, [r2, #4]

}
 8004614:	bf00      	nop
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20002eac 	.word	0x20002eac
 8004620:	20003780 	.word	0x20003780
 8004624:	20003768 	.word	0x20003768
 8004628:	20003774 	.word	0x20003774
 800462c:	20003778 	.word	0x20003778
 8004630:	2000377c 	.word	0x2000377c
 8004634:	20002ef8 	.word	0x20002ef8
 8004638:	e0001000 	.word	0xe0001000
 800463c:	2000376c 	.word	0x2000376c

08004640 <read_distance>:

uint32_t read_distance(uint16_t* buf){
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]

	uint16_t ic1 = buf[0];
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	881b      	ldrh	r3, [r3, #0]
 800464c:	81bb      	strh	r3, [r7, #12]
	uint16_t ic2 = buf[1];
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	885b      	ldrh	r3, [r3, #2]
 8004652:	817b      	strh	r3, [r7, #10]
    uint16_t width;


	if (ic2 >= ic1)
 8004654:	897a      	ldrh	r2, [r7, #10]
 8004656:	89bb      	ldrh	r3, [r7, #12]
 8004658:	429a      	cmp	r2, r3
 800465a:	d304      	bcc.n	8004666 <read_distance+0x26>
		width = ic2 - ic1;
 800465c:	897a      	ldrh	r2, [r7, #10]
 800465e:	89bb      	ldrh	r3, [r7, #12]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	81fb      	strh	r3, [r7, #14]
 8004664:	e003      	b.n	800466e <read_distance+0x2e>
	else
		width = (0xFFFF - ic1) + ic2 + 1;
 8004666:	897a      	ldrh	r2, [r7, #10]
 8004668:	89bb      	ldrh	r3, [r7, #12]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	81fb      	strh	r3, [r7, #14]

	// TIM4 deve avere un clock di 1MHz. In questo modo la variabile width sar il numero di microsecondi trascorsi.
	// Distanza in cm =  Width(che  il numero di microsecondi trascorsi) / 58
	return (uint16_t)(width / 58);
 800466e:	89fb      	ldrh	r3, [r7, #14]
 8004670:	4a05      	ldr	r2, [pc, #20]	@ (8004688 <read_distance+0x48>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	095b      	lsrs	r3, r3, #5
 8004678:	b29b      	uxth	r3, r3
}
 800467a:	4618      	mov	r0, r3
 800467c:	3714      	adds	r7, #20
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	8d3dcb09 	.word	0x8d3dcb09

0800468c <SonarHW_GetDistances>:

void SonarHW_GetDistances(uint16_t *d1, uint16_t *d2, uint16_t *d3){
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
    if (d1) *d1 = distances.distance1;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <SonarHW_GetDistances+0x1a>
 800469e:	4b0c      	ldr	r3, [pc, #48]	@ (80046d0 <SonarHW_GetDistances+0x44>)
 80046a0:	881a      	ldrh	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	801a      	strh	r2, [r3, #0]
    if (d2) *d2 = distances.distance2;
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <SonarHW_GetDistances+0x28>
 80046ac:	4b08      	ldr	r3, [pc, #32]	@ (80046d0 <SonarHW_GetDistances+0x44>)
 80046ae:	885a      	ldrh	r2, [r3, #2]
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	801a      	strh	r2, [r3, #0]
    if (d3) *d3 = distances.distance3;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <SonarHW_GetDistances+0x36>
 80046ba:	4b05      	ldr	r3, [pc, #20]	@ (80046d0 <SonarHW_GetDistances+0x44>)
 80046bc:	889a      	ldrh	r2, [r3, #4]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	801a      	strh	r2, [r3, #0]
}
 80046c2:	bf00      	nop
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	2000376c 	.word	0x2000376c

080046d4 <Sonar_TaskInit>:

// Variabile per contare quanti sonar hanno completato la lettura
extern uint8_t sonar_count;

void Sonar_TaskInit(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	af00      	add	r7, sp, #0
    sonarTaskHandle = xTaskGetCurrentTaskHandle();
 80046d8:	f00c fb60 	bl	8010d9c <xTaskGetCurrentTaskHandle>
 80046dc:	4603      	mov	r3, r0
 80046de:	4a02      	ldr	r2, [pc, #8]	@ (80046e8 <Sonar_TaskInit+0x14>)
 80046e0:	6013      	str	r3, [r2, #0]
}
 80046e2:	bf00      	nop
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	20003784 	.word	0x20003784

080046ec <Sonar_TaskStep>:

void Sonar_TaskStep(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
    static SonarSnapshot_t snap;

    snap.task_last_run_ms = osKernelGetTickCount();
 80046f0:	f00a fa12 	bl	800eb18 <osKernelGetTickCount>
 80046f4:	4603      	mov	r3, r0
 80046f6:	4a07      	ldr	r2, [pc, #28]	@ (8004714 <Sonar_TaskStep+0x28>)
 80046f8:	6093      	str	r3, [r2, #8]

    scan();
 80046fa:	f7ff feff 	bl	80044fc <scan>

    SonarHW_GetDistances(&snap.dist_cm[0], &snap.dist_cm[1], &snap.dist_cm[2]);
 80046fe:	4a06      	ldr	r2, [pc, #24]	@ (8004718 <Sonar_TaskStep+0x2c>)
 8004700:	4906      	ldr	r1, [pc, #24]	@ (800471c <Sonar_TaskStep+0x30>)
 8004702:	4804      	ldr	r0, [pc, #16]	@ (8004714 <Sonar_TaskStep+0x28>)
 8004704:	f7ff ffc2 	bl	800468c <SonarHW_GetDistances>

    SonarSnapshot_Write(&snap);
 8004708:	4802      	ldr	r0, [pc, #8]	@ (8004714 <Sonar_TaskStep+0x28>)
 800470a:	f7ff fe4f 	bl	80043ac <SonarSnapshot_Write>

}
 800470e:	bf00      	nop
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	20003788 	.word	0x20003788
 8004718:	2000378c 	.word	0x2000378c
 800471c:	2000378a 	.word	0x2000378a

08004720 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af02      	add	r7, sp, #8
 8004726:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004728:	2300      	movs	r3, #0
 800472a:	60fb      	str	r3, [r7, #12]

    if(htim->Instance == TIM1){
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a2d      	ldr	r2, [pc, #180]	@ (80047e8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d13b      	bne.n	80047ae <HAL_TIM_IC_CaptureCallback+0x8e>
    	switch(htim->Channel){
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	7f1b      	ldrb	r3, [r3, #28]
 800473a:	2b04      	cmp	r3, #4
 800473c:	d022      	beq.n	8004784 <HAL_TIM_IC_CaptureCallback+0x64>
 800473e:	2b04      	cmp	r3, #4
 8004740:	dc2e      	bgt.n	80047a0 <HAL_TIM_IC_CaptureCallback+0x80>
 8004742:	2b01      	cmp	r3, #1
 8004744:	d002      	beq.n	800474c <HAL_TIM_IC_CaptureCallback+0x2c>
 8004746:	2b02      	cmp	r3, #2
 8004748:	d00e      	beq.n	8004768 <HAL_TIM_IC_CaptureCallback+0x48>
    				flag.sonar3_ok = 1;
    				sonar_count ++;
    			}
		        break;
    		default:
    		        break;
 800474a:	e029      	b.n	80047a0 <HAL_TIM_IC_CaptureCallback+0x80>
    			if(flag.sonar1_ok == 0){
 800474c:	4b27      	ldr	r3, [pc, #156]	@ (80047ec <HAL_TIM_IC_CaptureCallback+0xcc>)
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d127      	bne.n	80047a4 <HAL_TIM_IC_CaptureCallback+0x84>
    				flag.sonar1_ok = 1;
 8004754:	4b25      	ldr	r3, [pc, #148]	@ (80047ec <HAL_TIM_IC_CaptureCallback+0xcc>)
 8004756:	2201      	movs	r2, #1
 8004758:	701a      	strb	r2, [r3, #0]
    				sonar_count ++;
 800475a:	4b25      	ldr	r3, [pc, #148]	@ (80047f0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	3301      	adds	r3, #1
 8004760:	b2da      	uxtb	r2, r3
 8004762:	4b23      	ldr	r3, [pc, #140]	@ (80047f0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004764:	701a      	strb	r2, [r3, #0]
		        break;
 8004766:	e01d      	b.n	80047a4 <HAL_TIM_IC_CaptureCallback+0x84>
    			if(flag.sonar2_ok == 0){
 8004768:	4b20      	ldr	r3, [pc, #128]	@ (80047ec <HAL_TIM_IC_CaptureCallback+0xcc>)
 800476a:	785b      	ldrb	r3, [r3, #1]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d11b      	bne.n	80047a8 <HAL_TIM_IC_CaptureCallback+0x88>
    				flag.sonar2_ok = 1;
 8004770:	4b1e      	ldr	r3, [pc, #120]	@ (80047ec <HAL_TIM_IC_CaptureCallback+0xcc>)
 8004772:	2201      	movs	r2, #1
 8004774:	705a      	strb	r2, [r3, #1]
					sonar_count ++;
 8004776:	4b1e      	ldr	r3, [pc, #120]	@ (80047f0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	3301      	adds	r3, #1
 800477c:	b2da      	uxtb	r2, r3
 800477e:	4b1c      	ldr	r3, [pc, #112]	@ (80047f0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004780:	701a      	strb	r2, [r3, #0]
		        break;
 8004782:	e011      	b.n	80047a8 <HAL_TIM_IC_CaptureCallback+0x88>
    			if(flag.sonar3_ok == 0){
 8004784:	4b19      	ldr	r3, [pc, #100]	@ (80047ec <HAL_TIM_IC_CaptureCallback+0xcc>)
 8004786:	789b      	ldrb	r3, [r3, #2]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10f      	bne.n	80047ac <HAL_TIM_IC_CaptureCallback+0x8c>
    				flag.sonar3_ok = 1;
 800478c:	4b17      	ldr	r3, [pc, #92]	@ (80047ec <HAL_TIM_IC_CaptureCallback+0xcc>)
 800478e:	2201      	movs	r2, #1
 8004790:	709a      	strb	r2, [r3, #2]
    				sonar_count ++;
 8004792:	4b17      	ldr	r3, [pc, #92]	@ (80047f0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	3301      	adds	r3, #1
 8004798:	b2da      	uxtb	r2, r3
 800479a:	4b15      	ldr	r3, [pc, #84]	@ (80047f0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800479c:	701a      	strb	r2, [r3, #0]
		        break;
 800479e:	e005      	b.n	80047ac <HAL_TIM_IC_CaptureCallback+0x8c>
    		        break;
 80047a0:	bf00      	nop
 80047a2:	e004      	b.n	80047ae <HAL_TIM_IC_CaptureCallback+0x8e>
		        break;
 80047a4:	bf00      	nop
 80047a6:	e002      	b.n	80047ae <HAL_TIM_IC_CaptureCallback+0x8e>
		        break;
 80047a8:	bf00      	nop
 80047aa:	e000      	b.n	80047ae <HAL_TIM_IC_CaptureCallback+0x8e>
		        break;
 80047ac:	bf00      	nop

    	}
    }

    if (sonar_count >= 3) {
 80047ae:	4b10      	ldr	r3, [pc, #64]	@ (80047f0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d914      	bls.n	80047e0 <HAL_TIM_IC_CaptureCallback+0xc0>
        // Notifica il task e richiedi uno switch immediato se necessario
        xTaskNotifyFromISR(sonarTaskHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 80047b6:	4b0f      	ldr	r3, [pc, #60]	@ (80047f4 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80047b8:	6818      	ldr	r0, [r3, #0]
 80047ba:	f107 030c 	add.w	r3, r7, #12
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	2300      	movs	r3, #0
 80047c2:	2200      	movs	r2, #0
 80047c4:	2100      	movs	r1, #0
 80047c6:	f00c fcd3 	bl	8011170 <xTaskGenericNotifyFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d007      	beq.n	80047e0 <HAL_TIM_IC_CaptureCallback+0xc0>
 80047d0:	4b09      	ldr	r3, [pc, #36]	@ (80047f8 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80047d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	f3bf 8f6f 	isb	sy
    }
}
 80047e0:	bf00      	nop
 80047e2:	3710      	adds	r7, #16
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40012c00 	.word	0x40012c00
 80047ec:	20003768 	.word	0x20003768
 80047f0:	20003780 	.word	0x20003780
 80047f4:	20003784 	.word	0x20003784
 80047f8:	e000ed04 	.word	0xe000ed04

080047fc <Supervisor_TaskInit>:
#include "rtwtypes.h"

#include "cmsis_os2.h"
#include <stdbool.h>

void Supervisor_TaskInit(void){
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
	SupervisorB2_initialize();
 8004800:	f009 fffe 	bl	800e800 <SupervisorB2_initialize>
}
 8004804:	bf00      	nop
 8004806:	bd80      	pop	{r7, pc}

08004808 <Supervisor_TaskStep>:

void Supervisor_TaskStep(void)
{
 8004808:	b5b0      	push	{r4, r5, r7, lr}
 800480a:	b08c      	sub	sp, #48	@ 0x30
 800480c:	af00      	add	r7, sp, #0
	static RxSnapshot_t rx;
	static SupervisorSnapshot_t sup;
	static uint8_t last_sup_counter = 0;
	static uint32_t last_sup_update_ms = 0;

	SonarSnapshot_Read(&son);
 800480e:	485d      	ldr	r0, [pc, #372]	@ (8004984 <Supervisor_TaskStep+0x17c>)
 8004810:	f7ff fdf2 	bl	80043f8 <SonarSnapshot_Read>
	IMUSnapshot_Read(&imu);
 8004814:	485c      	ldr	r0, [pc, #368]	@ (8004988 <Supervisor_TaskStep+0x180>)
 8004816:	f7ff fd29 	bl	800426c <IMUSnapshot_Read>
	BleControllerSnapshot_Read(&ble);
 800481a:	485c      	ldr	r0, [pc, #368]	@ (800498c <Supervisor_TaskStep+0x184>)
 800481c:	f7ff fcc4 	bl	80041a8 <BleControllerSnapshot_Read>
	RxSnapshot_Read(&rx);
 8004820:	485b      	ldr	r0, [pc, #364]	@ (8004990 <Supervisor_TaskStep+0x188>)
 8004822:	f7ff fd87 	bl	8004334 <RxSnapshot_Read>

	uint32_t now = osKernelGetTickCount();
 8004826:	f00a f977 	bl	800eb18 <osKernelGetTickCount>
 800482a:	62f8      	str	r0, [r7, #44]	@ 0x2c

	CommPayloadB1_t payload = rx.payload;
 800482c:	4b58      	ldr	r3, [pc, #352]	@ (8004990 <Supervisor_TaskStep+0x188>)
 800482e:	463c      	mov	r4, r7
 8004830:	461d      	mov	r5, r3
 8004832:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004834:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004836:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800483a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	if (payload.alive_counter != last_sup_counter) {
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	4a54      	ldr	r2, [pc, #336]	@ (8004994 <Supervisor_TaskStep+0x18c>)
 8004842:	7812      	ldrb	r2, [r2, #0]
 8004844:	4293      	cmp	r3, r2
 8004846:	d006      	beq.n	8004856 <Supervisor_TaskStep+0x4e>
	    last_sup_counter = payload.alive_counter;
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	b2da      	uxtb	r2, r3
 800484c:	4b51      	ldr	r3, [pc, #324]	@ (8004994 <Supervisor_TaskStep+0x18c>)
 800484e:	701a      	strb	r2, [r3, #0]
	    last_sup_update_ms = now;
 8004850:	4a51      	ldr	r2, [pc, #324]	@ (8004998 <Supervisor_TaskStep+0x190>)
 8004852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004854:	6013      	str	r3, [r2, #0]
	}

	SupervisorB2_U.Board1_Data= rx;
 8004856:	4b51      	ldr	r3, [pc, #324]	@ (800499c <Supervisor_TaskStep+0x194>)
 8004858:	4a4d      	ldr	r2, [pc, #308]	@ (8004990 <Supervisor_TaskStep+0x188>)
 800485a:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800485e:	4615      	mov	r5, r2
 8004860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004864:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004866:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004868:	e895 0003 	ldmia.w	r5, {r0, r1}
 800486c:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB2_U.BLE = ble;
 8004870:	4b4a      	ldr	r3, [pc, #296]	@ (800499c <Supervisor_TaskStep+0x194>)
 8004872:	4a46      	ldr	r2, [pc, #280]	@ (800498c <Supervisor_TaskStep+0x184>)
 8004874:	f103 0470 	add.w	r4, r3, #112	@ 0x70
 8004878:	4615      	mov	r5, r2
 800487a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800487c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800487e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004882:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	SupervisorB2_U.IMU = imu;
 8004886:	4a45      	ldr	r2, [pc, #276]	@ (800499c <Supervisor_TaskStep+0x194>)
 8004888:	4b3f      	ldr	r3, [pc, #252]	@ (8004988 <Supervisor_TaskStep+0x180>)
 800488a:	4614      	mov	r4, r2
 800488c:	461d      	mov	r5, r3
 800488e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004890:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004892:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004894:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004896:	e895 0003 	ldmia.w	r5, {r0, r1}
 800489a:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB2_U.Sonars = son;
 800489e:	4b3f      	ldr	r3, [pc, #252]	@ (800499c <Supervisor_TaskStep+0x194>)
 80048a0:	4a38      	ldr	r2, [pc, #224]	@ (8004984 <Supervisor_TaskStep+0x17c>)
 80048a2:	f103 0458 	add.w	r4, r3, #88	@ 0x58
 80048a6:	4615      	mov	r5, r2
 80048a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048ac:	e895 0003 	ldmia.w	r5, {r0, r1}
 80048b0:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB2_U.last_valid_b1_ms = last_sup_update_ms;
 80048b4:	4b38      	ldr	r3, [pc, #224]	@ (8004998 <Supervisor_TaskStep+0x190>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a38      	ldr	r2, [pc, #224]	@ (800499c <Supervisor_TaskStep+0x194>)
 80048ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
	SupervisorB2_U.now_ms = now;
 80048bc:	4a37      	ldr	r2, [pc, #220]	@ (800499c <Supervisor_TaskStep+0x194>)
 80048be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c0:	6293      	str	r3, [r2, #40]	@ 0x28

	SupervisorB2_step();
 80048c2:	f008 f9fd 	bl	800ccc0 <SupervisorB2_step>

	sup.critical_mask = SupervisorB2_Y.critical_mask;
 80048c6:	4b36      	ldr	r3, [pc, #216]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	4a36      	ldr	r2, [pc, #216]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 80048cc:	6093      	str	r3, [r2, #8]
	sup.degraded_mask = SupervisorB2_Y.degraded_mask;
 80048ce:	4b34      	ldr	r3, [pc, #208]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	4a34      	ldr	r2, [pc, #208]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 80048d4:	6053      	str	r3, [r2, #4]
	sup.command = SupervisorB2_Y.B2Decision;
 80048d6:	4b32      	ldr	r3, [pc, #200]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 80048d8:	781a      	ldrb	r2, [r3, #0]
 80048da:	4b32      	ldr	r3, [pc, #200]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 80048dc:	731a      	strb	r2, [r3, #12]
	sup.isMotionConsistent = SupervisorB2_Y.isMotionConsistent;
 80048de:	4b30      	ldr	r3, [pc, #192]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 80048e0:	7b1b      	ldrb	r3, [r3, #12]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	bf14      	ite	ne
 80048e6:	2301      	movne	r3, #1
 80048e8:	2300      	moveq	r3, #0
 80048ea:	b2da      	uxtb	r2, r3
 80048ec:	4b2d      	ldr	r3, [pc, #180]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 80048ee:	735a      	strb	r2, [r3, #13]

	sup.alive_counter ++;
 80048f0:	4b2c      	ldr	r3, [pc, #176]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	3301      	adds	r3, #1
 80048f6:	4a2b      	ldr	r2, [pc, #172]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 80048f8:	6113      	str	r3, [r2, #16]
	sup.task_last_run_ms = now;
 80048fa:	4a2a      	ldr	r2, [pc, #168]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 80048fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048fe:	6013      	str	r3, [r2, #0]

	bool autorized_to_send_command = SupervisorB2_Y.autorized_to_send_command;
 8004900:	4b27      	ldr	r3, [pc, #156]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 8004902:	7b5b      	ldrb	r3, [r3, #13]
 8004904:	2b00      	cmp	r3, #0
 8004906:	bf14      	ite	ne
 8004908:	2301      	movne	r3, #1
 800490a:	2300      	moveq	r3, #0
 800490c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	if(autorized_to_send_command){
 8004910:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004914:	2b00      	cmp	r3, #0
 8004916:	d02d      	beq.n	8004974 <Supervisor_TaskStep+0x16c>

		static bool initialized = false;
		if(!initialized){
 8004918:	4b23      	ldr	r3, [pc, #140]	@ (80049a8 <Supervisor_TaskStep+0x1a0>)
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	f083 0301 	eor.w	r3, r3, #1
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d005      	beq.n	8004932 <Supervisor_TaskStep+0x12a>
			Actuation_Init();
 8004926:	f7fc ff5c 	bl	80017e2 <Actuation_Init>
			initialized = true;
 800492a:	4b1f      	ldr	r3, [pc, #124]	@ (80049a8 <Supervisor_TaskStep+0x1a0>)
 800492c:	2201      	movs	r2, #1
 800492e:	701a      	strb	r2, [r3, #0]
 8004930:	e020      	b.n	8004974 <Supervisor_TaskStep+0x16c>
		}
		else{
			float v_ref = SupervisorB2_Y.v_ref_actuation;
 8004932:	4b1b      	ldr	r3, [pc, #108]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	627b      	str	r3, [r7, #36]	@ 0x24
			float omega_ref = SupervisorB2_Y.omega_ref_actuation;
 8004938:	4b19      	ldr	r3, [pc, #100]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	623b      	str	r3, [r7, #32]


			Actuation_Step(v_ref, omega_ref);
 800493e:	edd7 0a08 	vldr	s1, [r7, #32]
 8004942:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8004946:	f7fc ff53 	bl	80017f0 <Actuation_Step>

			bool emergency_stop_requested = SupervisorB2_Y.actuate_emergency_stop;
 800494a:	4b15      	ldr	r3, [pc, #84]	@ (80049a0 <Supervisor_TaskStep+0x198>)
 800494c:	7e1b      	ldrb	r3, [r3, #24]
 800494e:	2b00      	cmp	r3, #0
 8004950:	bf14      	ite	ne
 8004952:	2301      	movne	r3, #1
 8004954:	2300      	moveq	r3, #0
 8004956:	77fb      	strb	r3, [r7, #31]
			if(emergency_stop_requested){
 8004958:	7ffb      	ldrb	r3, [r7, #31]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d005      	beq.n	800496a <Supervisor_TaskStep+0x162>
				HAL_GPIO_WritePin(ESTOP_GPIO_Port, ESTOP_Pin, GPIO_PIN_RESET);
 800495e:	2200      	movs	r2, #0
 8004960:	2104      	movs	r1, #4
 8004962:	4812      	ldr	r0, [pc, #72]	@ (80049ac <Supervisor_TaskStep+0x1a4>)
 8004964:	f000 fe18 	bl	8005598 <HAL_GPIO_WritePin>
 8004968:	e004      	b.n	8004974 <Supervisor_TaskStep+0x16c>
			}
			else{
				HAL_GPIO_WritePin(ESTOP_GPIO_Port, ESTOP_Pin, GPIO_PIN_SET);
 800496a:	2201      	movs	r2, #1
 800496c:	2104      	movs	r1, #4
 800496e:	480f      	ldr	r0, [pc, #60]	@ (80049ac <Supervisor_TaskStep+0x1a4>)
 8004970:	f000 fe12 	bl	8005598 <HAL_GPIO_WritePin>
			}
		}
	}


	SupervisorSnapshot_Write(&sup);
 8004974:	480b      	ldr	r0, [pc, #44]	@ (80049a4 <Supervisor_TaskStep+0x19c>)
 8004976:	f7ff fd79 	bl	800446c <SupervisorSnapshot_Write>

}
 800497a:	bf00      	nop
 800497c:	3730      	adds	r7, #48	@ 0x30
 800497e:	46bd      	mov	sp, r7
 8004980:	bdb0      	pop	{r4, r5, r7, pc}
 8004982:	bf00      	nop
 8004984:	200037a0 	.word	0x200037a0
 8004988:	200037b8 	.word	0x200037b8
 800498c:	200037e0 	.word	0x200037e0
 8004990:	200037fc 	.word	0x200037fc
 8004994:	20003824 	.word	0x20003824
 8004998:	20003828 	.word	0x20003828
 800499c:	2000399c 	.word	0x2000399c
 80049a0:	20003a28 	.word	0x20003a28
 80049a4:	2000382c 	.word	0x2000382c
 80049a8:	20003840 	.word	0x20003840
 80049ac:	48000c00 	.word	0x48000c00

080049b0 <Reset_Handler>:
 80049b0:	480d      	ldr	r0, [pc, #52]	@ (80049e8 <LoopForever+0x2>)
 80049b2:	4685      	mov	sp, r0
 80049b4:	f7fd ff02 	bl	80027bc <SystemInit>
 80049b8:	480c      	ldr	r0, [pc, #48]	@ (80049ec <LoopForever+0x6>)
 80049ba:	490d      	ldr	r1, [pc, #52]	@ (80049f0 <LoopForever+0xa>)
 80049bc:	4a0d      	ldr	r2, [pc, #52]	@ (80049f4 <LoopForever+0xe>)
 80049be:	2300      	movs	r3, #0
 80049c0:	e002      	b.n	80049c8 <LoopCopyDataInit>

080049c2 <CopyDataInit>:
 80049c2:	58d4      	ldr	r4, [r2, r3]
 80049c4:	50c4      	str	r4, [r0, r3]
 80049c6:	3304      	adds	r3, #4

080049c8 <LoopCopyDataInit>:
 80049c8:	18c4      	adds	r4, r0, r3
 80049ca:	428c      	cmp	r4, r1
 80049cc:	d3f9      	bcc.n	80049c2 <CopyDataInit>
 80049ce:	4a0a      	ldr	r2, [pc, #40]	@ (80049f8 <LoopForever+0x12>)
 80049d0:	4c0a      	ldr	r4, [pc, #40]	@ (80049fc <LoopForever+0x16>)
 80049d2:	2300      	movs	r3, #0
 80049d4:	e001      	b.n	80049da <LoopFillZerobss>

080049d6 <FillZerobss>:
 80049d6:	6013      	str	r3, [r2, #0]
 80049d8:	3204      	adds	r2, #4

080049da <LoopFillZerobss>:
 80049da:	42a2      	cmp	r2, r4
 80049dc:	d3fb      	bcc.n	80049d6 <FillZerobss>
 80049de:	f00e fe77 	bl	80136d0 <__libc_init_array>
 80049e2:	f7fd fc67 	bl	80022b4 <main>

080049e6 <LoopForever>:
 80049e6:	e7fe      	b.n	80049e6 <LoopForever>
 80049e8:	20020000 	.word	0x20020000
 80049ec:	20000000 	.word	0x20000000
 80049f0:	200001dc 	.word	0x200001dc
 80049f4:	08017ac4 	.word	0x08017ac4
 80049f8:	200001e0 	.word	0x200001e0
 80049fc:	20004f60 	.word	0x20004f60

08004a00 <ADC1_2_IRQHandler>:
 8004a00:	e7fe      	b.n	8004a00 <ADC1_2_IRQHandler>

08004a02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a0c:	2003      	movs	r0, #3
 8004a0e:	f000 f8dc 	bl	8004bca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a12:	200f      	movs	r0, #15
 8004a14:	f7fd fd00 	bl	8002418 <HAL_InitTick>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	71fb      	strb	r3, [r7, #7]
 8004a22:	e001      	b.n	8004a28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004a24:	f7fd fcce 	bl	80023c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a28:	79fb      	ldrb	r3, [r7, #7]

}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a38:	4b05      	ldr	r3, [pc, #20]	@ (8004a50 <HAL_IncTick+0x1c>)
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	4b05      	ldr	r3, [pc, #20]	@ (8004a54 <HAL_IncTick+0x20>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4413      	add	r3, r2
 8004a42:	4a03      	ldr	r2, [pc, #12]	@ (8004a50 <HAL_IncTick+0x1c>)
 8004a44:	6013      	str	r3, [r2, #0]
}
 8004a46:	bf00      	nop
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	20003844 	.word	0x20003844
 8004a54:	20000008 	.word	0x20000008

08004a58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8004a5c:	4b03      	ldr	r3, [pc, #12]	@ (8004a6c <HAL_GetTick+0x14>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	20003844 	.word	0x20003844

08004a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a80:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aa2:	4a04      	ldr	r2, [pc, #16]	@ (8004ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	60d3      	str	r3, [r2, #12]
}
 8004aa8:	bf00      	nop
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	e000ed00 	.word	0xe000ed00

08004ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004abc:	4b04      	ldr	r3, [pc, #16]	@ (8004ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	0a1b      	lsrs	r3, r3, #8
 8004ac2:	f003 0307 	and.w	r3, r3, #7
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	e000ed00 	.word	0xe000ed00

08004ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	4603      	mov	r3, r0
 8004adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	db0b      	blt.n	8004afe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ae6:	79fb      	ldrb	r3, [r7, #7]
 8004ae8:	f003 021f 	and.w	r2, r3, #31
 8004aec:	4907      	ldr	r1, [pc, #28]	@ (8004b0c <__NVIC_EnableIRQ+0x38>)
 8004aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af2:	095b      	lsrs	r3, r3, #5
 8004af4:	2001      	movs	r0, #1
 8004af6:	fa00 f202 	lsl.w	r2, r0, r2
 8004afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004afe:	bf00      	nop
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	e000e100 	.word	0xe000e100

08004b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	6039      	str	r1, [r7, #0]
 8004b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	db0a      	blt.n	8004b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	490c      	ldr	r1, [pc, #48]	@ (8004b5c <__NVIC_SetPriority+0x4c>)
 8004b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2e:	0112      	lsls	r2, r2, #4
 8004b30:	b2d2      	uxtb	r2, r2
 8004b32:	440b      	add	r3, r1
 8004b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b38:	e00a      	b.n	8004b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	4908      	ldr	r1, [pc, #32]	@ (8004b60 <__NVIC_SetPriority+0x50>)
 8004b40:	79fb      	ldrb	r3, [r7, #7]
 8004b42:	f003 030f 	and.w	r3, r3, #15
 8004b46:	3b04      	subs	r3, #4
 8004b48:	0112      	lsls	r2, r2, #4
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	761a      	strb	r2, [r3, #24]
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	e000e100 	.word	0xe000e100
 8004b60:	e000ed00 	.word	0xe000ed00

08004b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b089      	sub	sp, #36	@ 0x24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f003 0307 	and.w	r3, r3, #7
 8004b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	f1c3 0307 	rsb	r3, r3, #7
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	bf28      	it	cs
 8004b82:	2304      	movcs	r3, #4
 8004b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	3304      	adds	r3, #4
 8004b8a:	2b06      	cmp	r3, #6
 8004b8c:	d902      	bls.n	8004b94 <NVIC_EncodePriority+0x30>
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	3b03      	subs	r3, #3
 8004b92:	e000      	b.n	8004b96 <NVIC_EncodePriority+0x32>
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b98:	f04f 32ff 	mov.w	r2, #4294967295
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	43da      	mvns	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	401a      	ands	r2, r3
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bac:	f04f 31ff 	mov.w	r1, #4294967295
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb6:	43d9      	mvns	r1, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bbc:	4313      	orrs	r3, r2
         );
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3724      	adds	r7, #36	@ 0x24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b082      	sub	sp, #8
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f7ff ff4c 	bl	8004a70 <__NVIC_SetPriorityGrouping>
}
 8004bd8:	bf00      	nop
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
 8004bec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004bee:	f7ff ff63 	bl	8004ab8 <__NVIC_GetPriorityGrouping>
 8004bf2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	68b9      	ldr	r1, [r7, #8]
 8004bf8:	6978      	ldr	r0, [r7, #20]
 8004bfa:	f7ff ffb3 	bl	8004b64 <NVIC_EncodePriority>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c04:	4611      	mov	r1, r2
 8004c06:	4618      	mov	r0, r3
 8004c08:	f7ff ff82 	bl	8004b10 <__NVIC_SetPriority>
}
 8004c0c:	bf00      	nop
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7ff ff56 	bl	8004ad4 <__NVIC_EnableIRQ>
}
 8004c28:	bf00      	nop
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e08d      	b.n	8004d5e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	461a      	mov	r2, r3
 8004c48:	4b47      	ldr	r3, [pc, #284]	@ (8004d68 <HAL_DMA_Init+0x138>)
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d80f      	bhi.n	8004c6e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	461a      	mov	r2, r3
 8004c54:	4b45      	ldr	r3, [pc, #276]	@ (8004d6c <HAL_DMA_Init+0x13c>)
 8004c56:	4413      	add	r3, r2
 8004c58:	4a45      	ldr	r2, [pc, #276]	@ (8004d70 <HAL_DMA_Init+0x140>)
 8004c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5e:	091b      	lsrs	r3, r3, #4
 8004c60:	009a      	lsls	r2, r3, #2
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a42      	ldr	r2, [pc, #264]	@ (8004d74 <HAL_DMA_Init+0x144>)
 8004c6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8004c6c:	e00e      	b.n	8004c8c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	461a      	mov	r2, r3
 8004c74:	4b40      	ldr	r3, [pc, #256]	@ (8004d78 <HAL_DMA_Init+0x148>)
 8004c76:	4413      	add	r3, r2
 8004c78:	4a3d      	ldr	r2, [pc, #244]	@ (8004d70 <HAL_DMA_Init+0x140>)
 8004c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7e:	091b      	lsrs	r3, r3, #4
 8004c80:	009a      	lsls	r2, r3, #2
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a3c      	ldr	r2, [pc, #240]	@ (8004d7c <HAL_DMA_Init+0x14c>)
 8004c8a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ca6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004cb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 fa76 	bl	80051d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cec:	d102      	bne.n	8004cf4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cfc:	b2d2      	uxtb	r2, r2
 8004cfe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d08:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d010      	beq.n	8004d34 <HAL_DMA_Init+0x104>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b04      	cmp	r3, #4
 8004d18:	d80c      	bhi.n	8004d34 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 fa96 	bl	800524c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d24:	2200      	movs	r2, #0
 8004d26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d30:	605a      	str	r2, [r3, #4]
 8004d32:	e008      	b.n	8004d46 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	40020407 	.word	0x40020407
 8004d6c:	bffdfff8 	.word	0xbffdfff8
 8004d70:	cccccccd 	.word	0xcccccccd
 8004d74:	40020000 	.word	0x40020000
 8004d78:	bffdfbf8 	.word	0xbffdfbf8
 8004d7c:	40020400 	.word	0x40020400

08004d80 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
 8004d8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d101      	bne.n	8004da0 <HAL_DMA_Start_IT+0x20>
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	e066      	b.n	8004e6e <HAL_DMA_Start_IT+0xee>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d155      	bne.n	8004e60 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2202      	movs	r2, #2
 8004db8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0201 	bic.w	r2, r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	68b9      	ldr	r1, [r7, #8]
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f000 f9bb 	bl	8005154 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d008      	beq.n	8004df8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 020e 	orr.w	r2, r2, #14
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	e00f      	b.n	8004e18 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0204 	bic.w	r2, r2, #4
 8004e06:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f042 020a 	orr.w	r2, r2, #10
 8004e16:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d007      	beq.n	8004e36 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e34:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d007      	beq.n	8004e4e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e4c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f042 0201 	orr.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	e005      	b.n	8004e6c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004e68:	2302      	movs	r3, #2
 8004e6a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b085      	sub	sp, #20
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d005      	beq.n	8004e9a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2204      	movs	r2, #4
 8004e92:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	73fb      	strb	r3, [r7, #15]
 8004e98:	e037      	b.n	8004f0a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 020e 	bic.w	r2, r2, #14
 8004ea8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004eb8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0201 	bic.w	r2, r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ece:	f003 021f 	and.w	r2, r3, #31
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8004edc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ee6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00c      	beq.n	8004f0a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004efe:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f08:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f30:	2300      	movs	r3, #0
 8004f32:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d00d      	beq.n	8004f5c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2204      	movs	r2, #4
 8004f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	73fb      	strb	r3, [r7, #15]
 8004f5a:	e047      	b.n	8004fec <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 020e 	bic.w	r2, r2, #14
 8004f6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0201 	bic.w	r2, r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f90:	f003 021f 	and.w	r2, r3, #31
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f98:	2101      	movs	r1, #1
 8004f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f9e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004fa8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00c      	beq.n	8004fcc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004fc0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004fca:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	4798      	blx	r3
    }
  }
  return status;
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005012:	f003 031f 	and.w	r3, r3, #31
 8005016:	2204      	movs	r2, #4
 8005018:	409a      	lsls	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	4013      	ands	r3, r2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d026      	beq.n	8005070 <HAL_DMA_IRQHandler+0x7a>
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	2b00      	cmp	r3, #0
 800502a:	d021      	beq.n	8005070 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0320 	and.w	r3, r3, #32
 8005036:	2b00      	cmp	r3, #0
 8005038:	d107      	bne.n	800504a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f022 0204 	bic.w	r2, r2, #4
 8005048:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800504e:	f003 021f 	and.w	r2, r3, #31
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005056:	2104      	movs	r1, #4
 8005058:	fa01 f202 	lsl.w	r2, r1, r2
 800505c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005062:	2b00      	cmp	r3, #0
 8005064:	d071      	beq.n	800514a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800506e:	e06c      	b.n	800514a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005074:	f003 031f 	and.w	r3, r3, #31
 8005078:	2202      	movs	r2, #2
 800507a:	409a      	lsls	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	4013      	ands	r3, r2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d02e      	beq.n	80050e2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f003 0302 	and.w	r3, r3, #2
 800508a:	2b00      	cmp	r3, #0
 800508c:	d029      	beq.n	80050e2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0320 	and.w	r3, r3, #32
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10b      	bne.n	80050b4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 020a 	bic.w	r2, r2, #10
 80050aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b8:	f003 021f 	and.w	r2, r3, #31
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c0:	2102      	movs	r1, #2
 80050c2:	fa01 f202 	lsl.w	r2, r1, r2
 80050c6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d038      	beq.n	800514a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80050e0:	e033      	b.n	800514a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	2208      	movs	r2, #8
 80050ec:	409a      	lsls	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	4013      	ands	r3, r2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d02a      	beq.n	800514c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	f003 0308 	and.w	r3, r3, #8
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d025      	beq.n	800514c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 020e 	bic.w	r2, r2, #14
 800510e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005114:	f003 021f 	and.w	r2, r3, #31
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511c:	2101      	movs	r1, #1
 800511e:	fa01 f202 	lsl.w	r2, r1, r2
 8005122:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513e:	2b00      	cmp	r3, #0
 8005140:	d004      	beq.n	800514c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800514a:	bf00      	nop
 800514c:	bf00      	nop
}
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
 8005160:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800516a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005170:	2b00      	cmp	r3, #0
 8005172:	d004      	beq.n	800517e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800517c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005182:	f003 021f 	and.w	r2, r3, #31
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518a:	2101      	movs	r1, #1
 800518c:	fa01 f202 	lsl.w	r2, r1, r2
 8005190:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	683a      	ldr	r2, [r7, #0]
 8005198:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	2b10      	cmp	r3, #16
 80051a0:	d108      	bne.n	80051b4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80051b2:	e007      	b.n	80051c4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	60da      	str	r2, [r3, #12]
}
 80051c4:	bf00      	nop
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	461a      	mov	r2, r3
 80051de:	4b16      	ldr	r3, [pc, #88]	@ (8005238 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d802      	bhi.n	80051ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80051e4:	4b15      	ldr	r3, [pc, #84]	@ (800523c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80051e6:	617b      	str	r3, [r7, #20]
 80051e8:	e001      	b.n	80051ee <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80051ea:	4b15      	ldr	r3, [pc, #84]	@ (8005240 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80051ec:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	3b08      	subs	r3, #8
 80051fa:	4a12      	ldr	r2, [pc, #72]	@ (8005244 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80051fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005200:	091b      	lsrs	r3, r3, #4
 8005202:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005208:	089b      	lsrs	r3, r3, #2
 800520a:	009a      	lsls	r2, r3, #2
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	4413      	add	r3, r2
 8005210:	461a      	mov	r2, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a0b      	ldr	r2, [pc, #44]	@ (8005248 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800521a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f003 031f 	and.w	r3, r3, #31
 8005222:	2201      	movs	r2, #1
 8005224:	409a      	lsls	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800522a:	bf00      	nop
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	40020407 	.word	0x40020407
 800523c:	40020800 	.word	0x40020800
 8005240:	40020820 	.word	0x40020820
 8005244:	cccccccd 	.word	0xcccccccd
 8005248:	40020880 	.word	0x40020880

0800524c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	4b0b      	ldr	r3, [pc, #44]	@ (800528c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005260:	4413      	add	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	461a      	mov	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a08      	ldr	r2, [pc, #32]	@ (8005290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800526e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	3b01      	subs	r3, #1
 8005274:	f003 031f 	and.w	r3, r3, #31
 8005278:	2201      	movs	r2, #1
 800527a:	409a      	lsls	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005280:	bf00      	nop
 8005282:	3714      	adds	r7, #20
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	1000823f 	.word	0x1000823f
 8005290:	40020940 	.word	0x40020940

08005294 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005294:	b480      	push	{r7}
 8005296:	b087      	sub	sp, #28
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800529e:	2300      	movs	r3, #0
 80052a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80052a2:	e15a      	b.n	800555a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	2101      	movs	r1, #1
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	fa01 f303 	lsl.w	r3, r1, r3
 80052b0:	4013      	ands	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 814c 	beq.w	8005554 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f003 0303 	and.w	r3, r3, #3
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d005      	beq.n	80052d4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d130      	bne.n	8005336 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	2203      	movs	r2, #3
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	43db      	mvns	r3, r3
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	4013      	ands	r3, r2
 80052ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	68da      	ldr	r2, [r3, #12]
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	005b      	lsls	r3, r3, #1
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	693a      	ldr	r2, [r7, #16]
 8005302:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800530a:	2201      	movs	r2, #1
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	fa02 f303 	lsl.w	r3, r2, r3
 8005312:	43db      	mvns	r3, r3
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	4013      	ands	r3, r2
 8005318:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	091b      	lsrs	r3, r3, #4
 8005320:	f003 0201 	and.w	r2, r3, #1
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	fa02 f303 	lsl.w	r3, r2, r3
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	4313      	orrs	r3, r2
 800532e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f003 0303 	and.w	r3, r3, #3
 800533e:	2b03      	cmp	r3, #3
 8005340:	d017      	beq.n	8005372 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	005b      	lsls	r3, r3, #1
 800534c:	2203      	movs	r2, #3
 800534e:	fa02 f303 	lsl.w	r3, r2, r3
 8005352:	43db      	mvns	r3, r3
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	4013      	ands	r3, r2
 8005358:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	689a      	ldr	r2, [r3, #8]
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	fa02 f303 	lsl.w	r3, r2, r3
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d123      	bne.n	80053c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	08da      	lsrs	r2, r3, #3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	3208      	adds	r2, #8
 8005386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800538a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	f003 0307 	and.w	r3, r3, #7
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	220f      	movs	r2, #15
 8005396:	fa02 f303 	lsl.w	r3, r2, r3
 800539a:	43db      	mvns	r3, r3
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	4013      	ands	r3, r2
 80053a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	691a      	ldr	r2, [r3, #16]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f003 0307 	and.w	r3, r3, #7
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	fa02 f303 	lsl.w	r3, r2, r3
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	08da      	lsrs	r2, r3, #3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	3208      	adds	r2, #8
 80053c0:	6939      	ldr	r1, [r7, #16]
 80053c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	2203      	movs	r2, #3
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	43db      	mvns	r3, r3
 80053d8:	693a      	ldr	r2, [r7, #16]
 80053da:	4013      	ands	r3, r2
 80053dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f003 0203 	and.w	r2, r3, #3
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	005b      	lsls	r3, r3, #1
 80053ea:	fa02 f303 	lsl.w	r3, r2, r3
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 80a6 	beq.w	8005554 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005408:	4b5b      	ldr	r3, [pc, #364]	@ (8005578 <HAL_GPIO_Init+0x2e4>)
 800540a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800540c:	4a5a      	ldr	r2, [pc, #360]	@ (8005578 <HAL_GPIO_Init+0x2e4>)
 800540e:	f043 0301 	orr.w	r3, r3, #1
 8005412:	6613      	str	r3, [r2, #96]	@ 0x60
 8005414:	4b58      	ldr	r3, [pc, #352]	@ (8005578 <HAL_GPIO_Init+0x2e4>)
 8005416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	60bb      	str	r3, [r7, #8]
 800541e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005420:	4a56      	ldr	r2, [pc, #344]	@ (800557c <HAL_GPIO_Init+0x2e8>)
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	089b      	lsrs	r3, r3, #2
 8005426:	3302      	adds	r3, #2
 8005428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800542c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f003 0303 	and.w	r3, r3, #3
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	220f      	movs	r2, #15
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	43db      	mvns	r3, r3
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	4013      	ands	r3, r2
 8005442:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800544a:	d01f      	beq.n	800548c <HAL_GPIO_Init+0x1f8>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a4c      	ldr	r2, [pc, #304]	@ (8005580 <HAL_GPIO_Init+0x2ec>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d019      	beq.n	8005488 <HAL_GPIO_Init+0x1f4>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a4b      	ldr	r2, [pc, #300]	@ (8005584 <HAL_GPIO_Init+0x2f0>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d013      	beq.n	8005484 <HAL_GPIO_Init+0x1f0>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a4a      	ldr	r2, [pc, #296]	@ (8005588 <HAL_GPIO_Init+0x2f4>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d00d      	beq.n	8005480 <HAL_GPIO_Init+0x1ec>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a49      	ldr	r2, [pc, #292]	@ (800558c <HAL_GPIO_Init+0x2f8>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d007      	beq.n	800547c <HAL_GPIO_Init+0x1e8>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a48      	ldr	r2, [pc, #288]	@ (8005590 <HAL_GPIO_Init+0x2fc>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d101      	bne.n	8005478 <HAL_GPIO_Init+0x1e4>
 8005474:	2305      	movs	r3, #5
 8005476:	e00a      	b.n	800548e <HAL_GPIO_Init+0x1fa>
 8005478:	2306      	movs	r3, #6
 800547a:	e008      	b.n	800548e <HAL_GPIO_Init+0x1fa>
 800547c:	2304      	movs	r3, #4
 800547e:	e006      	b.n	800548e <HAL_GPIO_Init+0x1fa>
 8005480:	2303      	movs	r3, #3
 8005482:	e004      	b.n	800548e <HAL_GPIO_Init+0x1fa>
 8005484:	2302      	movs	r3, #2
 8005486:	e002      	b.n	800548e <HAL_GPIO_Init+0x1fa>
 8005488:	2301      	movs	r3, #1
 800548a:	e000      	b.n	800548e <HAL_GPIO_Init+0x1fa>
 800548c:	2300      	movs	r3, #0
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	f002 0203 	and.w	r2, r2, #3
 8005494:	0092      	lsls	r2, r2, #2
 8005496:	4093      	lsls	r3, r2
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	4313      	orrs	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800549e:	4937      	ldr	r1, [pc, #220]	@ (800557c <HAL_GPIO_Init+0x2e8>)
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	089b      	lsrs	r3, r3, #2
 80054a4:	3302      	adds	r3, #2
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054ac:	4b39      	ldr	r3, [pc, #228]	@ (8005594 <HAL_GPIO_Init+0x300>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	43db      	mvns	r3, r3
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	4013      	ands	r3, r2
 80054ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d003      	beq.n	80054d0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80054d0:	4a30      	ldr	r2, [pc, #192]	@ (8005594 <HAL_GPIO_Init+0x300>)
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80054d6:	4b2f      	ldr	r3, [pc, #188]	@ (8005594 <HAL_GPIO_Init+0x300>)
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	43db      	mvns	r3, r3
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	4013      	ands	r3, r2
 80054e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054fa:	4a26      	ldr	r2, [pc, #152]	@ (8005594 <HAL_GPIO_Init+0x300>)
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005500:	4b24      	ldr	r3, [pc, #144]	@ (8005594 <HAL_GPIO_Init+0x300>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	43db      	mvns	r3, r3
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	4013      	ands	r3, r2
 800550e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	4313      	orrs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005524:	4a1b      	ldr	r2, [pc, #108]	@ (8005594 <HAL_GPIO_Init+0x300>)
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800552a:	4b1a      	ldr	r3, [pc, #104]	@ (8005594 <HAL_GPIO_Init+0x300>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	43db      	mvns	r3, r3
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	4013      	ands	r3, r2
 8005538:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d003      	beq.n	800554e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	4313      	orrs	r3, r2
 800554c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800554e:	4a11      	ldr	r2, [pc, #68]	@ (8005594 <HAL_GPIO_Init+0x300>)
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	3301      	adds	r3, #1
 8005558:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	fa22 f303 	lsr.w	r3, r2, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	f47f ae9d 	bne.w	80052a4 <HAL_GPIO_Init+0x10>
  }
}
 800556a:	bf00      	nop
 800556c:	bf00      	nop
 800556e:	371c      	adds	r7, #28
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	40021000 	.word	0x40021000
 800557c:	40010000 	.word	0x40010000
 8005580:	48000400 	.word	0x48000400
 8005584:	48000800 	.word	0x48000800
 8005588:	48000c00 	.word	0x48000c00
 800558c:	48001000 	.word	0x48001000
 8005590:	48001400 	.word	0x48001400
 8005594:	40010400 	.word	0x40010400

08005598 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	460b      	mov	r3, r1
 80055a2:	807b      	strh	r3, [r7, #2]
 80055a4:	4613      	mov	r3, r2
 80055a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80055a8:	787b      	ldrb	r3, [r7, #1]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055ae:	887a      	ldrh	r2, [r7, #2]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80055b4:	e002      	b.n	80055bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055b6:	887a      	ldrh	r2, [r7, #2]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e08d      	b.n	80056f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d106      	bne.n	80055f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f7fc fdaa 	bl	8002148 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2224      	movs	r2, #36	@ 0x24
 80055f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0201 	bic.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685a      	ldr	r2, [r3, #4]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005618:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005628:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d107      	bne.n	8005642 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	689a      	ldr	r2, [r3, #8]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800563e:	609a      	str	r2, [r3, #8]
 8005640:	e006      	b.n	8005650 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689a      	ldr	r2, [r3, #8]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800564e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	2b02      	cmp	r3, #2
 8005656:	d108      	bne.n	800566a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005666:	605a      	str	r2, [r3, #4]
 8005668:	e007      	b.n	800567a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	685a      	ldr	r2, [r3, #4]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005678:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	6812      	ldr	r2, [r2, #0]
 8005684:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005688:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800568c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68da      	ldr	r2, [r3, #12]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800569c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	691a      	ldr	r2, [r3, #16]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	430a      	orrs	r2, r1
 80056b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69d9      	ldr	r1, [r3, #28]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a1a      	ldr	r2, [r3, #32]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
	...

08005700 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af02      	add	r7, sp, #8
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	607a      	str	r2, [r7, #4]
 800570a:	461a      	mov	r2, r3
 800570c:	460b      	mov	r3, r1
 800570e:	817b      	strh	r3, [r7, #10]
 8005710:	4613      	mov	r3, r2
 8005712:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b20      	cmp	r3, #32
 800571e:	f040 80db 	bne.w	80058d8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005728:	2b01      	cmp	r3, #1
 800572a:	d101      	bne.n	8005730 <HAL_I2C_Master_Receive+0x30>
 800572c:	2302      	movs	r3, #2
 800572e:	e0d4      	b.n	80058da <HAL_I2C_Master_Receive+0x1da>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005738:	f7ff f98e 	bl	8004a58 <HAL_GetTick>
 800573c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	2319      	movs	r3, #25
 8005744:	2201      	movs	r2, #1
 8005746:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f000 fbc8 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e0bf      	b.n	80058da <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2222      	movs	r2, #34	@ 0x22
 800575e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2210      	movs	r2, #16
 8005766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	893a      	ldrh	r2, [r7, #8]
 800577a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005786:	b29b      	uxth	r3, r3
 8005788:	2bff      	cmp	r3, #255	@ 0xff
 800578a:	d90e      	bls.n	80057aa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	22ff      	movs	r2, #255	@ 0xff
 8005790:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005796:	b2da      	uxtb	r2, r3
 8005798:	8979      	ldrh	r1, [r7, #10]
 800579a:	4b52      	ldr	r3, [pc, #328]	@ (80058e4 <HAL_I2C_Master_Receive+0x1e4>)
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 fdec 	bl	8006380 <I2C_TransferConfig>
 80057a8:	e06d      	b.n	8005886 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057ae:	b29a      	uxth	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	8979      	ldrh	r1, [r7, #10]
 80057bc:	4b49      	ldr	r3, [pc, #292]	@ (80058e4 <HAL_I2C_Master_Receive+0x1e4>)
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f000 fddb 	bl	8006380 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80057ca:	e05c      	b.n	8005886 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	6a39      	ldr	r1, [r7, #32]
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 fc69 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d001      	beq.n	80057e0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e07c      	b.n	80058da <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ea:	b2d2      	uxtb	r2, r2
 80057ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f2:	1c5a      	adds	r2, r3, #1
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057fc:	3b01      	subs	r3, #1
 80057fe:	b29a      	uxth	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005808:	b29b      	uxth	r3, r3
 800580a:	3b01      	subs	r3, #1
 800580c:	b29a      	uxth	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d034      	beq.n	8005886 <HAL_I2C_Master_Receive+0x186>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005820:	2b00      	cmp	r3, #0
 8005822:	d130      	bne.n	8005886 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	9300      	str	r3, [sp, #0]
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	2200      	movs	r2, #0
 800582c:	2180      	movs	r1, #128	@ 0x80
 800582e:	68f8      	ldr	r0, [r7, #12]
 8005830:	f000 fb56 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d001      	beq.n	800583e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e04d      	b.n	80058da <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005842:	b29b      	uxth	r3, r3
 8005844:	2bff      	cmp	r3, #255	@ 0xff
 8005846:	d90e      	bls.n	8005866 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	22ff      	movs	r2, #255	@ 0xff
 800584c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005852:	b2da      	uxtb	r2, r3
 8005854:	8979      	ldrh	r1, [r7, #10]
 8005856:	2300      	movs	r3, #0
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f000 fd8e 	bl	8006380 <I2C_TransferConfig>
 8005864:	e00f      	b.n	8005886 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800586a:	b29a      	uxth	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005874:	b2da      	uxtb	r2, r3
 8005876:	8979      	ldrh	r1, [r7, #10]
 8005878:	2300      	movs	r3, #0
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 fd7d 	bl	8006380 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800588a:	b29b      	uxth	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d19d      	bne.n	80057cc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	6a39      	ldr	r1, [r7, #32]
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f000 fbc3 	bl	8006020 <I2C_WaitOnSTOPFlagUntilTimeout>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d001      	beq.n	80058a4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e01a      	b.n	80058da <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2220      	movs	r2, #32
 80058aa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	6859      	ldr	r1, [r3, #4]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	4b0c      	ldr	r3, [pc, #48]	@ (80058e8 <HAL_I2C_Master_Receive+0x1e8>)
 80058b8:	400b      	ands	r3, r1
 80058ba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2220      	movs	r2, #32
 80058c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058d4:	2300      	movs	r3, #0
 80058d6:	e000      	b.n	80058da <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80058d8:	2302      	movs	r3, #2
  }
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	80002400 	.word	0x80002400
 80058e8:	fe00e800 	.word	0xfe00e800

080058ec <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b088      	sub	sp, #32
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	4608      	mov	r0, r1
 80058f6:	4611      	mov	r1, r2
 80058f8:	461a      	mov	r2, r3
 80058fa:	4603      	mov	r3, r0
 80058fc:	817b      	strh	r3, [r7, #10]
 80058fe:	460b      	mov	r3, r1
 8005900:	813b      	strh	r3, [r7, #8]
 8005902:	4613      	mov	r3, r2
 8005904:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b20      	cmp	r3, #32
 8005910:	f040 80f9 	bne.w	8005b06 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <HAL_I2C_Mem_Write+0x34>
 800591a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800591c:	2b00      	cmp	r3, #0
 800591e:	d105      	bne.n	800592c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005926:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e0ed      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005932:	2b01      	cmp	r3, #1
 8005934:	d101      	bne.n	800593a <HAL_I2C_Mem_Write+0x4e>
 8005936:	2302      	movs	r3, #2
 8005938:	e0e6      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005942:	f7ff f889 	bl	8004a58 <HAL_GetTick>
 8005946:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	2319      	movs	r3, #25
 800594e:	2201      	movs	r2, #1
 8005950:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f000 fac3 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d001      	beq.n	8005964 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e0d1      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2221      	movs	r2, #33	@ 0x21
 8005968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2240      	movs	r2, #64	@ 0x40
 8005970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a3a      	ldr	r2, [r7, #32]
 800597e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005984:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800598c:	88f8      	ldrh	r0, [r7, #6]
 800598e:	893a      	ldrh	r2, [r7, #8]
 8005990:	8979      	ldrh	r1, [r7, #10]
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	9301      	str	r3, [sp, #4]
 8005996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	4603      	mov	r3, r0
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 f9d3 	bl	8005d48 <I2C_RequestMemoryWrite>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d005      	beq.n	80059b4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e0a9      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2bff      	cmp	r3, #255	@ 0xff
 80059bc:	d90e      	bls.n	80059dc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	22ff      	movs	r2, #255	@ 0xff
 80059c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	8979      	ldrh	r1, [r7, #10]
 80059cc:	2300      	movs	r3, #0
 80059ce:	9300      	str	r3, [sp, #0]
 80059d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f000 fcd3 	bl	8006380 <I2C_TransferConfig>
 80059da:	e00f      	b.n	80059fc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e0:	b29a      	uxth	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	8979      	ldrh	r1, [r7, #10]
 80059ee:	2300      	movs	r3, #0
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 fcc2 	bl	8006380 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 fac6 	bl	8005f92 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e07b      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a14:	781a      	ldrb	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a38:	3b01      	subs	r3, #1
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d034      	beq.n	8005ab4 <HAL_I2C_Mem_Write+0x1c8>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d130      	bne.n	8005ab4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a58:	2200      	movs	r2, #0
 8005a5a:	2180      	movs	r1, #128	@ 0x80
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 fa3f 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e04d      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	2bff      	cmp	r3, #255	@ 0xff
 8005a74:	d90e      	bls.n	8005a94 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	22ff      	movs	r2, #255	@ 0xff
 8005a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	8979      	ldrh	r1, [r7, #10]
 8005a84:	2300      	movs	r3, #0
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f000 fc77 	bl	8006380 <I2C_TransferConfig>
 8005a92:	e00f      	b.n	8005ab4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa2:	b2da      	uxtb	r2, r3
 8005aa4:	8979      	ldrh	r1, [r7, #10]
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 fc66 	bl	8006380 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d19e      	bne.n	80059fc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 faac 	bl	8006020 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e01a      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6859      	ldr	r1, [r3, #4]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8005b10 <HAL_I2C_Mem_Write+0x224>)
 8005ae6:	400b      	ands	r3, r1
 8005ae8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2220      	movs	r2, #32
 8005aee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005b02:	2300      	movs	r3, #0
 8005b04:	e000      	b.n	8005b08 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005b06:	2302      	movs	r3, #2
  }
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3718      	adds	r7, #24
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	fe00e800 	.word	0xfe00e800

08005b14 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b088      	sub	sp, #32
 8005b18:	af02      	add	r7, sp, #8
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	4608      	mov	r0, r1
 8005b1e:	4611      	mov	r1, r2
 8005b20:	461a      	mov	r2, r3
 8005b22:	4603      	mov	r3, r0
 8005b24:	817b      	strh	r3, [r7, #10]
 8005b26:	460b      	mov	r3, r1
 8005b28:	813b      	strh	r3, [r7, #8]
 8005b2a:	4613      	mov	r3, r2
 8005b2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b20      	cmp	r3, #32
 8005b38:	f040 80fd 	bne.w	8005d36 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b3c:	6a3b      	ldr	r3, [r7, #32]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d002      	beq.n	8005b48 <HAL_I2C_Mem_Read+0x34>
 8005b42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d105      	bne.n	8005b54 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b4e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e0f1      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d101      	bne.n	8005b62 <HAL_I2C_Mem_Read+0x4e>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e0ea      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b6a:	f7fe ff75 	bl	8004a58 <HAL_GetTick>
 8005b6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	2319      	movs	r3, #25
 8005b76:	2201      	movs	r2, #1
 8005b78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 f9af 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d001      	beq.n	8005b8c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e0d5      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2222      	movs	r2, #34	@ 0x22
 8005b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2240      	movs	r2, #64	@ 0x40
 8005b98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6a3a      	ldr	r2, [r7, #32]
 8005ba6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005bac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005bb4:	88f8      	ldrh	r0, [r7, #6]
 8005bb6:	893a      	ldrh	r2, [r7, #8]
 8005bb8:	8979      	ldrh	r1, [r7, #10]
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	9301      	str	r3, [sp, #4]
 8005bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc0:	9300      	str	r3, [sp, #0]
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f000 f913 	bl	8005df0 <I2C_RequestMemoryRead>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d005      	beq.n	8005bdc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e0ad      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	2bff      	cmp	r3, #255	@ 0xff
 8005be4:	d90e      	bls.n	8005c04 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	22ff      	movs	r2, #255	@ 0xff
 8005bea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bf0:	b2da      	uxtb	r2, r3
 8005bf2:	8979      	ldrh	r1, [r7, #10]
 8005bf4:	4b52      	ldr	r3, [pc, #328]	@ (8005d40 <HAL_I2C_Mem_Read+0x22c>)
 8005bf6:	9300      	str	r3, [sp, #0]
 8005bf8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 fbbf 	bl	8006380 <I2C_TransferConfig>
 8005c02:	e00f      	b.n	8005c24 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c12:	b2da      	uxtb	r2, r3
 8005c14:	8979      	ldrh	r1, [r7, #10]
 8005c16:	4b4a      	ldr	r3, [pc, #296]	@ (8005d40 <HAL_I2C_Mem_Read+0x22c>)
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f000 fbae 	bl	8006380 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	2104      	movs	r1, #4
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f000 f956 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e07c      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c48:	b2d2      	uxtb	r2, r2
 8005c4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c50:	1c5a      	adds	r2, r3, #1
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	b29a      	uxth	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d034      	beq.n	8005ce4 <HAL_I2C_Mem_Read+0x1d0>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d130      	bne.n	8005ce4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c88:	2200      	movs	r2, #0
 8005c8a:	2180      	movs	r1, #128	@ 0x80
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f927 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d001      	beq.n	8005c9c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e04d      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2bff      	cmp	r3, #255	@ 0xff
 8005ca4:	d90e      	bls.n	8005cc4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	22ff      	movs	r2, #255	@ 0xff
 8005caa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	8979      	ldrh	r1, [r7, #10]
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f000 fb5f 	bl	8006380 <I2C_TransferConfig>
 8005cc2:	e00f      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd2:	b2da      	uxtb	r2, r3
 8005cd4:	8979      	ldrh	r1, [r7, #10]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f000 fb4e 	bl	8006380 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d19a      	bne.n	8005c24 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f000 f994 	bl	8006020 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e01a      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2220      	movs	r2, #32
 8005d08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6859      	ldr	r1, [r3, #4]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	4b0b      	ldr	r3, [pc, #44]	@ (8005d44 <HAL_I2C_Mem_Read+0x230>)
 8005d16:	400b      	ands	r3, r1
 8005d18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	e000      	b.n	8005d38 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005d36:	2302      	movs	r3, #2
  }
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3718      	adds	r7, #24
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	80002400 	.word	0x80002400
 8005d44:	fe00e800 	.word	0xfe00e800

08005d48 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af02      	add	r7, sp, #8
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	4608      	mov	r0, r1
 8005d52:	4611      	mov	r1, r2
 8005d54:	461a      	mov	r2, r3
 8005d56:	4603      	mov	r3, r0
 8005d58:	817b      	strh	r3, [r7, #10]
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	813b      	strh	r3, [r7, #8]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005d62:	88fb      	ldrh	r3, [r7, #6]
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	8979      	ldrh	r1, [r7, #10]
 8005d68:	4b20      	ldr	r3, [pc, #128]	@ (8005dec <I2C_RequestMemoryWrite+0xa4>)
 8005d6a:	9300      	str	r3, [sp, #0]
 8005d6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f000 fb05 	bl	8006380 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d76:	69fa      	ldr	r2, [r7, #28]
 8005d78:	69b9      	ldr	r1, [r7, #24]
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f000 f909 	bl	8005f92 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d001      	beq.n	8005d8a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e02c      	b.n	8005de4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d8a:	88fb      	ldrh	r3, [r7, #6]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d105      	bne.n	8005d9c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d90:	893b      	ldrh	r3, [r7, #8]
 8005d92:	b2da      	uxtb	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d9a:	e015      	b.n	8005dc8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d9c:	893b      	ldrh	r3, [r7, #8]
 8005d9e:	0a1b      	lsrs	r3, r3, #8
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005daa:	69fa      	ldr	r2, [r7, #28]
 8005dac:	69b9      	ldr	r1, [r7, #24]
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f000 f8ef 	bl	8005f92 <I2C_WaitOnTXISFlagUntilTimeout>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d001      	beq.n	8005dbe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e012      	b.n	8005de4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005dbe:	893b      	ldrh	r3, [r7, #8]
 8005dc0:	b2da      	uxtb	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	2180      	movs	r1, #128	@ 0x80
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f000 f884 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e000      	b.n	8005de4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3710      	adds	r7, #16
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	80002000 	.word	0x80002000

08005df0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af02      	add	r7, sp, #8
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	4608      	mov	r0, r1
 8005dfa:	4611      	mov	r1, r2
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	4603      	mov	r3, r0
 8005e00:	817b      	strh	r3, [r7, #10]
 8005e02:	460b      	mov	r3, r1
 8005e04:	813b      	strh	r3, [r7, #8]
 8005e06:	4613      	mov	r3, r2
 8005e08:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005e0a:	88fb      	ldrh	r3, [r7, #6]
 8005e0c:	b2da      	uxtb	r2, r3
 8005e0e:	8979      	ldrh	r1, [r7, #10]
 8005e10:	4b20      	ldr	r3, [pc, #128]	@ (8005e94 <I2C_RequestMemoryRead+0xa4>)
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	2300      	movs	r3, #0
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f000 fab2 	bl	8006380 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	69b9      	ldr	r1, [r7, #24]
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f000 f8b6 	bl	8005f92 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d001      	beq.n	8005e30 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e02c      	b.n	8005e8a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e30:	88fb      	ldrh	r3, [r7, #6]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d105      	bne.n	8005e42 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e36:	893b      	ldrh	r3, [r7, #8]
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e40:	e015      	b.n	8005e6e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e42:	893b      	ldrh	r3, [r7, #8]
 8005e44:	0a1b      	lsrs	r3, r3, #8
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e50:	69fa      	ldr	r2, [r7, #28]
 8005e52:	69b9      	ldr	r1, [r7, #24]
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f000 f89c 	bl	8005f92 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d001      	beq.n	8005e64 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e012      	b.n	8005e8a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e64:	893b      	ldrh	r3, [r7, #8]
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	2200      	movs	r2, #0
 8005e76:	2140      	movs	r1, #64	@ 0x40
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f000 f831 	bl	8005ee0 <I2C_WaitOnFlagUntilTimeout>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e000      	b.n	8005e8a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	80002000 	.word	0x80002000

08005e98 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	699b      	ldr	r3, [r3, #24]
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d103      	bne.n	8005eb6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	f003 0301 	and.w	r3, r3, #1
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d007      	beq.n	8005ed4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	699a      	ldr	r2, [r3, #24]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	619a      	str	r2, [r3, #24]
  }
}
 8005ed4:	bf00      	nop
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	603b      	str	r3, [r7, #0]
 8005eec:	4613      	mov	r3, r2
 8005eee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ef0:	e03b      	b.n	8005f6a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ef2:	69ba      	ldr	r2, [r7, #24]
 8005ef4:	6839      	ldr	r1, [r7, #0]
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 f962 	bl	80061c0 <I2C_IsErrorOccurred>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e041      	b.n	8005f8a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0c:	d02d      	beq.n	8005f6a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f0e:	f7fe fda3 	bl	8004a58 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	683a      	ldr	r2, [r7, #0]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d302      	bcc.n	8005f24 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d122      	bne.n	8005f6a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	699a      	ldr	r2, [r3, #24]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	bf0c      	ite	eq
 8005f34:	2301      	moveq	r3, #1
 8005f36:	2300      	movne	r3, #0
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	79fb      	ldrb	r3, [r7, #7]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d113      	bne.n	8005f6a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f46:	f043 0220 	orr.w	r2, r3, #32
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2220      	movs	r2, #32
 8005f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e00f      	b.n	8005f8a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	699a      	ldr	r2, [r3, #24]
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4013      	ands	r3, r2
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	bf0c      	ite	eq
 8005f7a:	2301      	moveq	r3, #1
 8005f7c:	2300      	movne	r3, #0
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	79fb      	ldrb	r3, [r7, #7]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d0b4      	beq.n	8005ef2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3710      	adds	r7, #16
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b084      	sub	sp, #16
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	60f8      	str	r0, [r7, #12]
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f9e:	e033      	b.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	68b9      	ldr	r1, [r7, #8]
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 f90b 	bl	80061c0 <I2C_IsErrorOccurred>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d001      	beq.n	8005fb4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e031      	b.n	8006018 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fba:	d025      	beq.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fbc:	f7fe fd4c 	bl	8004a58 <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d302      	bcc.n	8005fd2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d11a      	bne.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	f003 0302 	and.w	r3, r3, #2
 8005fdc:	2b02      	cmp	r3, #2
 8005fde:	d013      	beq.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fe4:	f043 0220 	orr.w	r2, r3, #32
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2220      	movs	r2, #32
 8005ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e007      	b.n	8006018 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b02      	cmp	r3, #2
 8006014:	d1c4      	bne.n	8005fa0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800602c:	e02f      	b.n	800608e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	68b9      	ldr	r1, [r7, #8]
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 f8c4 	bl	80061c0 <I2C_IsErrorOccurred>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e02d      	b.n	800609e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006042:	f7fe fd09 	bl	8004a58 <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	68ba      	ldr	r2, [r7, #8]
 800604e:	429a      	cmp	r2, r3
 8006050:	d302      	bcc.n	8006058 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d11a      	bne.n	800608e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	f003 0320 	and.w	r3, r3, #32
 8006062:	2b20      	cmp	r3, #32
 8006064:	d013      	beq.n	800608e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800606a:	f043 0220 	orr.w	r2, r3, #32
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2220      	movs	r2, #32
 8006076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e007      	b.n	800609e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	f003 0320 	and.w	r3, r3, #32
 8006098:	2b20      	cmp	r3, #32
 800609a:	d1c8      	bne.n	800602e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3710      	adds	r7, #16
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
	...

080060a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060b4:	2300      	movs	r3, #0
 80060b6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80060b8:	e071      	b.n	800619e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	68b9      	ldr	r1, [r7, #8]
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f000 f87e 	bl	80061c0 <I2C_IsErrorOccurred>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d001      	beq.n	80060ce <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	f003 0320 	and.w	r3, r3, #32
 80060d8:	2b20      	cmp	r3, #32
 80060da:	d13b      	bne.n	8006154 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80060dc:	7dfb      	ldrb	r3, [r7, #23]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d138      	bne.n	8006154 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d105      	bne.n	80060fc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d001      	beq.n	80060fc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80060f8:	2300      	movs	r3, #0
 80060fa:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	f003 0310 	and.w	r3, r3, #16
 8006106:	2b10      	cmp	r3, #16
 8006108:	d121      	bne.n	800614e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2210      	movs	r2, #16
 8006110:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2204      	movs	r2, #4
 8006116:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2220      	movs	r2, #32
 800611e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	6859      	ldr	r1, [r3, #4]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	4b24      	ldr	r3, [pc, #144]	@ (80061bc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800612c:	400b      	ands	r3, r1
 800612e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2220      	movs	r2, #32
 8006134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	75fb      	strb	r3, [r7, #23]
 800614c:	e002      	b.n	8006154 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8006154:	f7fe fc80 	bl	8004a58 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	429a      	cmp	r2, r3
 8006162:	d302      	bcc.n	800616a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d119      	bne.n	800619e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800616a:	7dfb      	ldrb	r3, [r7, #23]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d116      	bne.n	800619e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699b      	ldr	r3, [r3, #24]
 8006176:	f003 0304 	and.w	r3, r3, #4
 800617a:	2b04      	cmp	r3, #4
 800617c:	d00f      	beq.n	800619e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006182:	f043 0220 	orr.w	r2, r3, #32
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2220      	movs	r2, #32
 800618e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	f003 0304 	and.w	r3, r3, #4
 80061a8:	2b04      	cmp	r3, #4
 80061aa:	d002      	beq.n	80061b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80061ac:	7dfb      	ldrb	r3, [r7, #23]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d083      	beq.n	80060ba <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80061b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3718      	adds	r7, #24
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	fe00e800 	.word	0xfe00e800

080061c0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b08a      	sub	sp, #40	@ 0x28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80061da:	2300      	movs	r3, #0
 80061dc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	f003 0310 	and.w	r3, r3, #16
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d068      	beq.n	80062be <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2210      	movs	r2, #16
 80061f2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061f4:	e049      	b.n	800628a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fc:	d045      	beq.n	800628a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80061fe:	f7fe fc2b 	bl	8004a58 <HAL_GetTick>
 8006202:	4602      	mov	r2, r0
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	429a      	cmp	r2, r3
 800620c:	d302      	bcc.n	8006214 <I2C_IsErrorOccurred+0x54>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d13a      	bne.n	800628a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800621e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006226:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006232:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006236:	d121      	bne.n	800627c <I2C_IsErrorOccurred+0xbc>
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800623e:	d01d      	beq.n	800627c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006240:	7cfb      	ldrb	r3, [r7, #19]
 8006242:	2b20      	cmp	r3, #32
 8006244:	d01a      	beq.n	800627c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	685a      	ldr	r2, [r3, #4]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006254:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006256:	f7fe fbff 	bl	8004a58 <HAL_GetTick>
 800625a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800625c:	e00e      	b.n	800627c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800625e:	f7fe fbfb 	bl	8004a58 <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	2b19      	cmp	r3, #25
 800626a:	d907      	bls.n	800627c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800626c:	6a3b      	ldr	r3, [r7, #32]
 800626e:	f043 0320 	orr.w	r3, r3, #32
 8006272:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800627a:	e006      	b.n	800628a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	699b      	ldr	r3, [r3, #24]
 8006282:	f003 0320 	and.w	r3, r3, #32
 8006286:	2b20      	cmp	r3, #32
 8006288:	d1e9      	bne.n	800625e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	f003 0320 	and.w	r3, r3, #32
 8006294:	2b20      	cmp	r3, #32
 8006296:	d003      	beq.n	80062a0 <I2C_IsErrorOccurred+0xe0>
 8006298:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0aa      	beq.n	80061f6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80062a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d103      	bne.n	80062b0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2220      	movs	r2, #32
 80062ae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	f043 0304 	orr.w	r3, r3, #4
 80062b6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	699b      	ldr	r3, [r3, #24]
 80062c4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d00b      	beq.n	80062e8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80062d0:	6a3b      	ldr	r3, [r7, #32]
 80062d2:	f043 0301 	orr.w	r3, r3, #1
 80062d6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80062e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00b      	beq.n	800630a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80062f2:	6a3b      	ldr	r3, [r7, #32]
 80062f4:	f043 0308 	orr.w	r3, r3, #8
 80062f8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006302:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006310:	2b00      	cmp	r3, #0
 8006312:	d00b      	beq.n	800632c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006314:	6a3b      	ldr	r3, [r7, #32]
 8006316:	f043 0302 	orr.w	r3, r3, #2
 800631a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006324:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800632c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006330:	2b00      	cmp	r3, #0
 8006332:	d01c      	beq.n	800636e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f7ff fdaf 	bl	8005e98 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	6859      	ldr	r1, [r3, #4]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	4b0d      	ldr	r3, [pc, #52]	@ (800637c <I2C_IsErrorOccurred+0x1bc>)
 8006346:	400b      	ands	r3, r1
 8006348:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	431a      	orrs	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2220      	movs	r2, #32
 800635a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800636e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006372:	4618      	mov	r0, r3
 8006374:	3728      	adds	r7, #40	@ 0x28
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	fe00e800 	.word	0xfe00e800

08006380 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006380:	b480      	push	{r7}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	607b      	str	r3, [r7, #4]
 800638a:	460b      	mov	r3, r1
 800638c:	817b      	strh	r3, [r7, #10]
 800638e:	4613      	mov	r3, r2
 8006390:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006392:	897b      	ldrh	r3, [r7, #10]
 8006394:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006398:	7a7b      	ldrb	r3, [r7, #9]
 800639a:	041b      	lsls	r3, r3, #16
 800639c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063a0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80063ae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	0d5b      	lsrs	r3, r3, #21
 80063ba:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80063be:	4b08      	ldr	r3, [pc, #32]	@ (80063e0 <I2C_TransferConfig+0x60>)
 80063c0:	430b      	orrs	r3, r1
 80063c2:	43db      	mvns	r3, r3
 80063c4:	ea02 0103 	and.w	r1, r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	697a      	ldr	r2, [r7, #20]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80063d2:	bf00      	nop
 80063d4:	371c      	adds	r7, #28
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop
 80063e0:	03ff63ff 	.word	0x03ff63ff

080063e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	2b20      	cmp	r3, #32
 80063f8:	d138      	bne.n	800646c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006404:	2302      	movs	r3, #2
 8006406:	e032      	b.n	800646e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2224      	movs	r2, #36	@ 0x24
 8006414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0201 	bic.w	r2, r2, #1
 8006426:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006436:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6819      	ldr	r1, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	683a      	ldr	r2, [r7, #0]
 8006444:	430a      	orrs	r2, r1
 8006446:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f042 0201 	orr.w	r2, r2, #1
 8006456:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2220      	movs	r2, #32
 800645c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006468:	2300      	movs	r3, #0
 800646a:	e000      	b.n	800646e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800646c:	2302      	movs	r3, #2
  }
}
 800646e:	4618      	mov	r0, r3
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr

0800647a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800647a:	b480      	push	{r7}
 800647c:	b085      	sub	sp, #20
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
 8006482:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800648a:	b2db      	uxtb	r3, r3
 800648c:	2b20      	cmp	r3, #32
 800648e:	d139      	bne.n	8006504 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006496:	2b01      	cmp	r3, #1
 8006498:	d101      	bne.n	800649e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800649a:	2302      	movs	r3, #2
 800649c:	e033      	b.n	8006506 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2224      	movs	r2, #36	@ 0x24
 80064aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f022 0201 	bic.w	r2, r2, #1
 80064bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80064cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	021b      	lsls	r3, r3, #8
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f042 0201 	orr.w	r2, r2, #1
 80064ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2220      	movs	r2, #32
 80064f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006500:	2300      	movs	r3, #0
 8006502:	e000      	b.n	8006506 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006504:	2302      	movs	r3, #2
  }
}
 8006506:	4618      	mov	r0, r3
 8006508:	3714      	adds	r7, #20
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
	...

08006514 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d141      	bne.n	80065a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006522:	4b4b      	ldr	r3, [pc, #300]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800652a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800652e:	d131      	bne.n	8006594 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006530:	4b47      	ldr	r3, [pc, #284]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006536:	4a46      	ldr	r2, [pc, #280]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800653c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006540:	4b43      	ldr	r3, [pc, #268]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006548:	4a41      	ldr	r2, [pc, #260]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800654a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800654e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006550:	4b40      	ldr	r3, [pc, #256]	@ (8006654 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2232      	movs	r2, #50	@ 0x32
 8006556:	fb02 f303 	mul.w	r3, r2, r3
 800655a:	4a3f      	ldr	r2, [pc, #252]	@ (8006658 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800655c:	fba2 2303 	umull	r2, r3, r2, r3
 8006560:	0c9b      	lsrs	r3, r3, #18
 8006562:	3301      	adds	r3, #1
 8006564:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006566:	e002      	b.n	800656e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	3b01      	subs	r3, #1
 800656c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800656e:	4b38      	ldr	r3, [pc, #224]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800657a:	d102      	bne.n	8006582 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1f2      	bne.n	8006568 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006582:	4b33      	ldr	r3, [pc, #204]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800658a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800658e:	d158      	bne.n	8006642 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e057      	b.n	8006644 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006594:	4b2e      	ldr	r3, [pc, #184]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800659a:	4a2d      	ldr	r2, [pc, #180]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800659c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80065a4:	e04d      	b.n	8006642 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065ac:	d141      	bne.n	8006632 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80065ae:	4b28      	ldr	r3, [pc, #160]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80065b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065ba:	d131      	bne.n	8006620 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80065bc:	4b24      	ldr	r3, [pc, #144]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065c2:	4a23      	ldr	r2, [pc, #140]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80065cc:	4b20      	ldr	r3, [pc, #128]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80065d4:	4a1e      	ldr	r2, [pc, #120]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80065da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80065dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006654 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2232      	movs	r2, #50	@ 0x32
 80065e2:	fb02 f303 	mul.w	r3, r2, r3
 80065e6:	4a1c      	ldr	r2, [pc, #112]	@ (8006658 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80065e8:	fba2 2303 	umull	r2, r3, r2, r3
 80065ec:	0c9b      	lsrs	r3, r3, #18
 80065ee:	3301      	adds	r3, #1
 80065f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065f2:	e002      	b.n	80065fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065fa:	4b15      	ldr	r3, [pc, #84]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006606:	d102      	bne.n	800660e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1f2      	bne.n	80065f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800660e:	4b10      	ldr	r3, [pc, #64]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800661a:	d112      	bne.n	8006642 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e011      	b.n	8006644 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006620:	4b0b      	ldr	r3, [pc, #44]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006626:	4a0a      	ldr	r2, [pc, #40]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800662c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006630:	e007      	b.n	8006642 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006632:	4b07      	ldr	r3, [pc, #28]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800663a:	4a05      	ldr	r2, [pc, #20]	@ (8006650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800663c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006640:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr
 8006650:	40007000 	.word	0x40007000
 8006654:	20000000 	.word	0x20000000
 8006658:	431bde83 	.word	0x431bde83

0800665c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800665c:	b480      	push	{r7}
 800665e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006660:	4b05      	ldr	r3, [pc, #20]	@ (8006678 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	4a04      	ldr	r2, [pc, #16]	@ (8006678 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006666:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800666a:	6093      	str	r3, [r2, #8]
}
 800666c:	bf00      	nop
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	40007000 	.word	0x40007000

0800667c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b088      	sub	sp, #32
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e2fe      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	2b00      	cmp	r3, #0
 8006698:	d075      	beq.n	8006786 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800669a:	4b97      	ldr	r3, [pc, #604]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	f003 030c 	and.w	r3, r3, #12
 80066a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066a4:	4b94      	ldr	r3, [pc, #592]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f003 0303 	and.w	r3, r3, #3
 80066ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	2b0c      	cmp	r3, #12
 80066b2:	d102      	bne.n	80066ba <HAL_RCC_OscConfig+0x3e>
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	2b03      	cmp	r3, #3
 80066b8:	d002      	beq.n	80066c0 <HAL_RCC_OscConfig+0x44>
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	2b08      	cmp	r3, #8
 80066be:	d10b      	bne.n	80066d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066c0:	4b8d      	ldr	r3, [pc, #564]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d05b      	beq.n	8006784 <HAL_RCC_OscConfig+0x108>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d157      	bne.n	8006784 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e2d9      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e0:	d106      	bne.n	80066f0 <HAL_RCC_OscConfig+0x74>
 80066e2:	4b85      	ldr	r3, [pc, #532]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a84      	ldr	r2, [pc, #528]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80066e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	e01d      	b.n	800672c <HAL_RCC_OscConfig+0xb0>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80066f8:	d10c      	bne.n	8006714 <HAL_RCC_OscConfig+0x98>
 80066fa:	4b7f      	ldr	r3, [pc, #508]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a7e      	ldr	r2, [pc, #504]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006700:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006704:	6013      	str	r3, [r2, #0]
 8006706:	4b7c      	ldr	r3, [pc, #496]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a7b      	ldr	r2, [pc, #492]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 800670c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006710:	6013      	str	r3, [r2, #0]
 8006712:	e00b      	b.n	800672c <HAL_RCC_OscConfig+0xb0>
 8006714:	4b78      	ldr	r3, [pc, #480]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a77      	ldr	r2, [pc, #476]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 800671a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800671e:	6013      	str	r3, [r2, #0]
 8006720:	4b75      	ldr	r3, [pc, #468]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a74      	ldr	r2, [pc, #464]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006726:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800672a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d013      	beq.n	800675c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006734:	f7fe f990 	bl	8004a58 <HAL_GetTick>
 8006738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800673a:	e008      	b.n	800674e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800673c:	f7fe f98c 	bl	8004a58 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b64      	cmp	r3, #100	@ 0x64
 8006748:	d901      	bls.n	800674e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e29e      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800674e:	4b6a      	ldr	r3, [pc, #424]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0f0      	beq.n	800673c <HAL_RCC_OscConfig+0xc0>
 800675a:	e014      	b.n	8006786 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800675c:	f7fe f97c 	bl	8004a58 <HAL_GetTick>
 8006760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006762:	e008      	b.n	8006776 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006764:	f7fe f978 	bl	8004a58 <HAL_GetTick>
 8006768:	4602      	mov	r2, r0
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	2b64      	cmp	r3, #100	@ 0x64
 8006770:	d901      	bls.n	8006776 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e28a      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006776:	4b60      	ldr	r3, [pc, #384]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1f0      	bne.n	8006764 <HAL_RCC_OscConfig+0xe8>
 8006782:	e000      	b.n	8006786 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d075      	beq.n	800687e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006792:	4b59      	ldr	r3, [pc, #356]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f003 030c 	and.w	r3, r3, #12
 800679a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800679c:	4b56      	ldr	r3, [pc, #344]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	f003 0303 	and.w	r3, r3, #3
 80067a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	2b0c      	cmp	r3, #12
 80067aa:	d102      	bne.n	80067b2 <HAL_RCC_OscConfig+0x136>
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d002      	beq.n	80067b8 <HAL_RCC_OscConfig+0x13c>
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	2b04      	cmp	r3, #4
 80067b6:	d11f      	bne.n	80067f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067b8:	4b4f      	ldr	r3, [pc, #316]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d005      	beq.n	80067d0 <HAL_RCC_OscConfig+0x154>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d101      	bne.n	80067d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e25d      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067d0:	4b49      	ldr	r3, [pc, #292]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	061b      	lsls	r3, r3, #24
 80067de:	4946      	ldr	r1, [pc, #280]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80067e4:	4b45      	ldr	r3, [pc, #276]	@ (80068fc <HAL_RCC_OscConfig+0x280>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7fb fe15 	bl	8002418 <HAL_InitTick>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d043      	beq.n	800687c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e249      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d023      	beq.n	8006848 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006800:	4b3d      	ldr	r3, [pc, #244]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a3c      	ldr	r2, [pc, #240]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800680a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800680c:	f7fe f924 	bl	8004a58 <HAL_GetTick>
 8006810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006812:	e008      	b.n	8006826 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006814:	f7fe f920 	bl	8004a58 <HAL_GetTick>
 8006818:	4602      	mov	r2, r0
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	2b02      	cmp	r3, #2
 8006820:	d901      	bls.n	8006826 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e232      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006826:	4b34      	ldr	r3, [pc, #208]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800682e:	2b00      	cmp	r3, #0
 8006830:	d0f0      	beq.n	8006814 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006832:	4b31      	ldr	r3, [pc, #196]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	061b      	lsls	r3, r3, #24
 8006840:	492d      	ldr	r1, [pc, #180]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006842:	4313      	orrs	r3, r2
 8006844:	604b      	str	r3, [r1, #4]
 8006846:	e01a      	b.n	800687e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006848:	4b2b      	ldr	r3, [pc, #172]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a2a      	ldr	r2, [pc, #168]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 800684e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006854:	f7fe f900 	bl	8004a58 <HAL_GetTick>
 8006858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800685a:	e008      	b.n	800686e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800685c:	f7fe f8fc 	bl	8004a58 <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	2b02      	cmp	r3, #2
 8006868:	d901      	bls.n	800686e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e20e      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800686e:	4b22      	ldr	r3, [pc, #136]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1f0      	bne.n	800685c <HAL_RCC_OscConfig+0x1e0>
 800687a:	e000      	b.n	800687e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800687c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0308 	and.w	r3, r3, #8
 8006886:	2b00      	cmp	r3, #0
 8006888:	d041      	beq.n	800690e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d01c      	beq.n	80068cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006892:	4b19      	ldr	r3, [pc, #100]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 8006894:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006898:	4a17      	ldr	r2, [pc, #92]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 800689a:	f043 0301 	orr.w	r3, r3, #1
 800689e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a2:	f7fe f8d9 	bl	8004a58 <HAL_GetTick>
 80068a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80068a8:	e008      	b.n	80068bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068aa:	f7fe f8d5 	bl	8004a58 <HAL_GetTick>
 80068ae:	4602      	mov	r2, r0
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d901      	bls.n	80068bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e1e7      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80068bc:	4b0e      	ldr	r3, [pc, #56]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80068be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d0ef      	beq.n	80068aa <HAL_RCC_OscConfig+0x22e>
 80068ca:	e020      	b.n	800690e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068cc:	4b0a      	ldr	r3, [pc, #40]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80068ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068d2:	4a09      	ldr	r2, [pc, #36]	@ (80068f8 <HAL_RCC_OscConfig+0x27c>)
 80068d4:	f023 0301 	bic.w	r3, r3, #1
 80068d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068dc:	f7fe f8bc 	bl	8004a58 <HAL_GetTick>
 80068e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80068e2:	e00d      	b.n	8006900 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068e4:	f7fe f8b8 	bl	8004a58 <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d906      	bls.n	8006900 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e1ca      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
 80068f6:	bf00      	nop
 80068f8:	40021000 	.word	0x40021000
 80068fc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006900:	4b8c      	ldr	r3, [pc, #560]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1ea      	bne.n	80068e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0304 	and.w	r3, r3, #4
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 80a6 	beq.w	8006a68 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800691c:	2300      	movs	r3, #0
 800691e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006920:	4b84      	ldr	r3, [pc, #528]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006928:	2b00      	cmp	r3, #0
 800692a:	d101      	bne.n	8006930 <HAL_RCC_OscConfig+0x2b4>
 800692c:	2301      	movs	r3, #1
 800692e:	e000      	b.n	8006932 <HAL_RCC_OscConfig+0x2b6>
 8006930:	2300      	movs	r3, #0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00d      	beq.n	8006952 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006936:	4b7f      	ldr	r3, [pc, #508]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800693a:	4a7e      	ldr	r2, [pc, #504]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 800693c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006940:	6593      	str	r3, [r2, #88]	@ 0x58
 8006942:	4b7c      	ldr	r3, [pc, #496]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800694a:	60fb      	str	r3, [r7, #12]
 800694c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800694e:	2301      	movs	r3, #1
 8006950:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006952:	4b79      	ldr	r3, [pc, #484]	@ (8006b38 <HAL_RCC_OscConfig+0x4bc>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800695a:	2b00      	cmp	r3, #0
 800695c:	d118      	bne.n	8006990 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800695e:	4b76      	ldr	r3, [pc, #472]	@ (8006b38 <HAL_RCC_OscConfig+0x4bc>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a75      	ldr	r2, [pc, #468]	@ (8006b38 <HAL_RCC_OscConfig+0x4bc>)
 8006964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006968:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800696a:	f7fe f875 	bl	8004a58 <HAL_GetTick>
 800696e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006970:	e008      	b.n	8006984 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006972:	f7fe f871 	bl	8004a58 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d901      	bls.n	8006984 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e183      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006984:	4b6c      	ldr	r3, [pc, #432]	@ (8006b38 <HAL_RCC_OscConfig+0x4bc>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800698c:	2b00      	cmp	r3, #0
 800698e:	d0f0      	beq.n	8006972 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d108      	bne.n	80069aa <HAL_RCC_OscConfig+0x32e>
 8006998:	4b66      	ldr	r3, [pc, #408]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 800699a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800699e:	4a65      	ldr	r2, [pc, #404]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069a0:	f043 0301 	orr.w	r3, r3, #1
 80069a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069a8:	e024      	b.n	80069f4 <HAL_RCC_OscConfig+0x378>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	2b05      	cmp	r3, #5
 80069b0:	d110      	bne.n	80069d4 <HAL_RCC_OscConfig+0x358>
 80069b2:	4b60      	ldr	r3, [pc, #384]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069b8:	4a5e      	ldr	r2, [pc, #376]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069ba:	f043 0304 	orr.w	r3, r3, #4
 80069be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069c2:	4b5c      	ldr	r3, [pc, #368]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069c8:	4a5a      	ldr	r2, [pc, #360]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069ca:	f043 0301 	orr.w	r3, r3, #1
 80069ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069d2:	e00f      	b.n	80069f4 <HAL_RCC_OscConfig+0x378>
 80069d4:	4b57      	ldr	r3, [pc, #348]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069da:	4a56      	ldr	r2, [pc, #344]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069dc:	f023 0301 	bic.w	r3, r3, #1
 80069e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069e4:	4b53      	ldr	r3, [pc, #332]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ea:	4a52      	ldr	r2, [pc, #328]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 80069ec:	f023 0304 	bic.w	r3, r3, #4
 80069f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d016      	beq.n	8006a2a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069fc:	f7fe f82c 	bl	8004a58 <HAL_GetTick>
 8006a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a02:	e00a      	b.n	8006a1a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a04:	f7fe f828 	bl	8004a58 <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d901      	bls.n	8006a1a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006a16:	2303      	movs	r3, #3
 8006a18:	e138      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a1a:	4b46      	ldr	r3, [pc, #280]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d0ed      	beq.n	8006a04 <HAL_RCC_OscConfig+0x388>
 8006a28:	e015      	b.n	8006a56 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a2a:	f7fe f815 	bl	8004a58 <HAL_GetTick>
 8006a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a30:	e00a      	b.n	8006a48 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a32:	f7fe f811 	bl	8004a58 <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e121      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a48:	4b3a      	ldr	r3, [pc, #232]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a4e:	f003 0302 	and.w	r3, r3, #2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1ed      	bne.n	8006a32 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a56:	7ffb      	ldrb	r3, [r7, #31]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d105      	bne.n	8006a68 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a5c:	4b35      	ldr	r3, [pc, #212]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a60:	4a34      	ldr	r2, [pc, #208]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006a62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a66:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 0320 	and.w	r3, r3, #32
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d03c      	beq.n	8006aee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d01c      	beq.n	8006ab6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006a7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a82:	4a2c      	ldr	r2, [pc, #176]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006a84:	f043 0301 	orr.w	r3, r3, #1
 8006a88:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a8c:	f7fd ffe4 	bl	8004a58 <HAL_GetTick>
 8006a90:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006a92:	e008      	b.n	8006aa6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a94:	f7fd ffe0 	bl	8004a58 <HAL_GetTick>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	1ad3      	subs	r3, r2, r3
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d901      	bls.n	8006aa6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	e0f2      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006aa6:	4b23      	ldr	r3, [pc, #140]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006aa8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006aac:	f003 0302 	and.w	r3, r3, #2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d0ef      	beq.n	8006a94 <HAL_RCC_OscConfig+0x418>
 8006ab4:	e01b      	b.n	8006aee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006ab6:	4b1f      	ldr	r3, [pc, #124]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006ab8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006abc:	4a1d      	ldr	r2, [pc, #116]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006abe:	f023 0301 	bic.w	r3, r3, #1
 8006ac2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ac6:	f7fd ffc7 	bl	8004a58 <HAL_GetTick>
 8006aca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006acc:	e008      	b.n	8006ae0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ace:	f7fd ffc3 	bl	8004a58 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	2b02      	cmp	r3, #2
 8006ada:	d901      	bls.n	8006ae0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e0d5      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006ae0:	4b14      	ldr	r3, [pc, #80]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006ae2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ae6:	f003 0302 	and.w	r3, r3, #2
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d1ef      	bne.n	8006ace <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 80c9 	beq.w	8006c8a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006af8:	4b0e      	ldr	r3, [pc, #56]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f003 030c 	and.w	r3, r3, #12
 8006b00:	2b0c      	cmp	r3, #12
 8006b02:	f000 8083 	beq.w	8006c0c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	2b02      	cmp	r3, #2
 8006b0c:	d15e      	bne.n	8006bcc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b0e:	4b09      	ldr	r3, [pc, #36]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a08      	ldr	r2, [pc, #32]	@ (8006b34 <HAL_RCC_OscConfig+0x4b8>)
 8006b14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b1a:	f7fd ff9d 	bl	8004a58 <HAL_GetTick>
 8006b1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b20:	e00c      	b.n	8006b3c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b22:	f7fd ff99 	bl	8004a58 <HAL_GetTick>
 8006b26:	4602      	mov	r2, r0
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	1ad3      	subs	r3, r2, r3
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	d905      	bls.n	8006b3c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006b30:	2303      	movs	r3, #3
 8006b32:	e0ab      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
 8006b34:	40021000 	.word	0x40021000
 8006b38:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b3c:	4b55      	ldr	r3, [pc, #340]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1ec      	bne.n	8006b22 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b48:	4b52      	ldr	r3, [pc, #328]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	4b52      	ldr	r3, [pc, #328]	@ (8006c98 <HAL_RCC_OscConfig+0x61c>)
 8006b4e:	4013      	ands	r3, r2
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6a11      	ldr	r1, [r2, #32]
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006b58:	3a01      	subs	r2, #1
 8006b5a:	0112      	lsls	r2, r2, #4
 8006b5c:	4311      	orrs	r1, r2
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006b62:	0212      	lsls	r2, r2, #8
 8006b64:	4311      	orrs	r1, r2
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006b6a:	0852      	lsrs	r2, r2, #1
 8006b6c:	3a01      	subs	r2, #1
 8006b6e:	0552      	lsls	r2, r2, #21
 8006b70:	4311      	orrs	r1, r2
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b76:	0852      	lsrs	r2, r2, #1
 8006b78:	3a01      	subs	r2, #1
 8006b7a:	0652      	lsls	r2, r2, #25
 8006b7c:	4311      	orrs	r1, r2
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006b82:	06d2      	lsls	r2, r2, #27
 8006b84:	430a      	orrs	r2, r1
 8006b86:	4943      	ldr	r1, [pc, #268]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b8c:	4b41      	ldr	r3, [pc, #260]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a40      	ldr	r2, [pc, #256]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b96:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006b98:	4b3e      	ldr	r3, [pc, #248]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	4a3d      	ldr	r2, [pc, #244]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ba2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ba4:	f7fd ff58 	bl	8004a58 <HAL_GetTick>
 8006ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006baa:	e008      	b.n	8006bbe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bac:	f7fd ff54 	bl	8004a58 <HAL_GetTick>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	2b02      	cmp	r3, #2
 8006bb8:	d901      	bls.n	8006bbe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e066      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bbe:	4b35      	ldr	r3, [pc, #212]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d0f0      	beq.n	8006bac <HAL_RCC_OscConfig+0x530>
 8006bca:	e05e      	b.n	8006c8a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bcc:	4b31      	ldr	r3, [pc, #196]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a30      	ldr	r2, [pc, #192]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006bd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd8:	f7fd ff3e 	bl	8004a58 <HAL_GetTick>
 8006bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bde:	e008      	b.n	8006bf2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006be0:	f7fd ff3a 	bl	8004a58 <HAL_GetTick>
 8006be4:	4602      	mov	r2, r0
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d901      	bls.n	8006bf2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e04c      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bf2:	4b28      	ldr	r3, [pc, #160]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1f0      	bne.n	8006be0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006bfe:	4b25      	ldr	r3, [pc, #148]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006c00:	68da      	ldr	r2, [r3, #12]
 8006c02:	4924      	ldr	r1, [pc, #144]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006c04:	4b25      	ldr	r3, [pc, #148]	@ (8006c9c <HAL_RCC_OscConfig+0x620>)
 8006c06:	4013      	ands	r3, r2
 8006c08:	60cb      	str	r3, [r1, #12]
 8006c0a:	e03e      	b.n	8006c8a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	69db      	ldr	r3, [r3, #28]
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d101      	bne.n	8006c18 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e039      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006c18:	4b1e      	ldr	r3, [pc, #120]	@ (8006c94 <HAL_RCC_OscConfig+0x618>)
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	f003 0203 	and.w	r2, r3, #3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d12c      	bne.n	8006c86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c36:	3b01      	subs	r3, #1
 8006c38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d123      	bne.n	8006c86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c48:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d11b      	bne.n	8006c86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c58:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d113      	bne.n	8006c86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c68:	085b      	lsrs	r3, r3, #1
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d109      	bne.n	8006c86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c7c:	085b      	lsrs	r3, r3, #1
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d001      	beq.n	8006c8a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e000      	b.n	8006c8c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3720      	adds	r7, #32
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	40021000 	.word	0x40021000
 8006c98:	019f800c 	.word	0x019f800c
 8006c9c:	feeefffc 	.word	0xfeeefffc

08006ca0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b086      	sub	sp, #24
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006caa:	2300      	movs	r3, #0
 8006cac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e11e      	b.n	8006ef6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006cb8:	4b91      	ldr	r3, [pc, #580]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 030f 	and.w	r3, r3, #15
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d910      	bls.n	8006ce8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cc6:	4b8e      	ldr	r3, [pc, #568]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f023 020f 	bic.w	r2, r3, #15
 8006cce:	498c      	ldr	r1, [pc, #560]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cd6:	4b8a      	ldr	r3, [pc, #552]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	683a      	ldr	r2, [r7, #0]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d001      	beq.n	8006ce8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e106      	b.n	8006ef6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0301 	and.w	r3, r3, #1
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d073      	beq.n	8006ddc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b03      	cmp	r3, #3
 8006cfa:	d129      	bne.n	8006d50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cfc:	4b81      	ldr	r3, [pc, #516]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d101      	bne.n	8006d0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e0f4      	b.n	8006ef6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006d0c:	f000 f9d0 	bl	80070b0 <RCC_GetSysClockFreqFromPLLSource>
 8006d10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	4a7c      	ldr	r2, [pc, #496]	@ (8006f08 <HAL_RCC_ClockConfig+0x268>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d93f      	bls.n	8006d9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006d1a:	4b7a      	ldr	r3, [pc, #488]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d009      	beq.n	8006d3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d033      	beq.n	8006d9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d12f      	bne.n	8006d9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006d3a:	4b72      	ldr	r3, [pc, #456]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d42:	4a70      	ldr	r2, [pc, #448]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006d4a:	2380      	movs	r3, #128	@ 0x80
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	e024      	b.n	8006d9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d107      	bne.n	8006d68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d58:	4b6a      	ldr	r3, [pc, #424]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d109      	bne.n	8006d78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e0c6      	b.n	8006ef6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d68:	4b66      	ldr	r3, [pc, #408]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e0be      	b.n	8006ef6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006d78:	f000 f8ce 	bl	8006f18 <HAL_RCC_GetSysClockFreq>
 8006d7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	4a61      	ldr	r2, [pc, #388]	@ (8006f08 <HAL_RCC_ClockConfig+0x268>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d909      	bls.n	8006d9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006d86:	4b5f      	ldr	r3, [pc, #380]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d8e:	4a5d      	ldr	r2, [pc, #372]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006d96:	2380      	movs	r3, #128	@ 0x80
 8006d98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006d9a:	4b5a      	ldr	r3, [pc, #360]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f023 0203 	bic.w	r2, r3, #3
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	4957      	ldr	r1, [pc, #348]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006da8:	4313      	orrs	r3, r2
 8006daa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dac:	f7fd fe54 	bl	8004a58 <HAL_GetTick>
 8006db0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006db2:	e00a      	b.n	8006dca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006db4:	f7fd fe50 	bl	8004a58 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d901      	bls.n	8006dca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006dc6:	2303      	movs	r3, #3
 8006dc8:	e095      	b.n	8006ef6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dca:	4b4e      	ldr	r3, [pc, #312]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f003 020c 	and.w	r2, r3, #12
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d1eb      	bne.n	8006db4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0302 	and.w	r3, r3, #2
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d023      	beq.n	8006e30 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d005      	beq.n	8006e00 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006df4:	4b43      	ldr	r3, [pc, #268]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	4a42      	ldr	r2, [pc, #264]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006dfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006dfe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0308 	and.w	r3, r3, #8
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d007      	beq.n	8006e1c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006e0c:	4b3d      	ldr	r3, [pc, #244]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006e14:	4a3b      	ldr	r2, [pc, #236]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006e16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006e1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e1c:	4b39      	ldr	r3, [pc, #228]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	4936      	ldr	r1, [pc, #216]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	608b      	str	r3, [r1, #8]
 8006e2e:	e008      	b.n	8006e42 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	2b80      	cmp	r3, #128	@ 0x80
 8006e34:	d105      	bne.n	8006e42 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006e36:	4b33      	ldr	r3, [pc, #204]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	4a32      	ldr	r2, [pc, #200]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006e3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e40:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e42:	4b2f      	ldr	r3, [pc, #188]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 030f 	and.w	r3, r3, #15
 8006e4a:	683a      	ldr	r2, [r7, #0]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d21d      	bcs.n	8006e8c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e50:	4b2b      	ldr	r3, [pc, #172]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f023 020f 	bic.w	r2, r3, #15
 8006e58:	4929      	ldr	r1, [pc, #164]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006e60:	f7fd fdfa 	bl	8004a58 <HAL_GetTick>
 8006e64:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e66:	e00a      	b.n	8006e7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e68:	f7fd fdf6 	bl	8004a58 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d901      	bls.n	8006e7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e03b      	b.n	8006ef6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e7e:	4b20      	ldr	r3, [pc, #128]	@ (8006f00 <HAL_RCC_ClockConfig+0x260>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 030f 	and.w	r3, r3, #15
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d1ed      	bne.n	8006e68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0304 	and.w	r3, r3, #4
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d008      	beq.n	8006eaa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e98:	4b1a      	ldr	r3, [pc, #104]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	4917      	ldr	r1, [pc, #92]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0308 	and.w	r3, r3, #8
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d009      	beq.n	8006eca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006eb6:	4b13      	ldr	r3, [pc, #76]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	00db      	lsls	r3, r3, #3
 8006ec4:	490f      	ldr	r1, [pc, #60]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006eca:	f000 f825 	bl	8006f18 <HAL_RCC_GetSysClockFreq>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8006f04 <HAL_RCC_ClockConfig+0x264>)
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	091b      	lsrs	r3, r3, #4
 8006ed6:	f003 030f 	and.w	r3, r3, #15
 8006eda:	490c      	ldr	r1, [pc, #48]	@ (8006f0c <HAL_RCC_ClockConfig+0x26c>)
 8006edc:	5ccb      	ldrb	r3, [r1, r3]
 8006ede:	f003 031f 	and.w	r3, r3, #31
 8006ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8006f10 <HAL_RCC_ClockConfig+0x270>)
 8006ee8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006eea:	4b0a      	ldr	r3, [pc, #40]	@ (8006f14 <HAL_RCC_ClockConfig+0x274>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7fb fa92 	bl	8002418 <HAL_InitTick>
 8006ef4:	4603      	mov	r3, r0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3718      	adds	r7, #24
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	40022000 	.word	0x40022000
 8006f04:	40021000 	.word	0x40021000
 8006f08:	04c4b400 	.word	0x04c4b400
 8006f0c:	08017634 	.word	0x08017634
 8006f10:	20000000 	.word	0x20000000
 8006f14:	20000004 	.word	0x20000004

08006f18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006f1e:	4b2c      	ldr	r3, [pc, #176]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f003 030c 	and.w	r3, r3, #12
 8006f26:	2b04      	cmp	r3, #4
 8006f28:	d102      	bne.n	8006f30 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006f2a:	4b2a      	ldr	r3, [pc, #168]	@ (8006fd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006f2c:	613b      	str	r3, [r7, #16]
 8006f2e:	e047      	b.n	8006fc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006f30:	4b27      	ldr	r3, [pc, #156]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f003 030c 	and.w	r3, r3, #12
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d102      	bne.n	8006f42 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006f3c:	4b26      	ldr	r3, [pc, #152]	@ (8006fd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006f3e:	613b      	str	r3, [r7, #16]
 8006f40:	e03e      	b.n	8006fc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006f42:	4b23      	ldr	r3, [pc, #140]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	f003 030c 	and.w	r3, r3, #12
 8006f4a:	2b0c      	cmp	r3, #12
 8006f4c:	d136      	bne.n	8006fbc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006f4e:	4b20      	ldr	r3, [pc, #128]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	f003 0303 	and.w	r3, r3, #3
 8006f56:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006f58:	4b1d      	ldr	r3, [pc, #116]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	091b      	lsrs	r3, r3, #4
 8006f5e:	f003 030f 	and.w	r3, r3, #15
 8006f62:	3301      	adds	r3, #1
 8006f64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2b03      	cmp	r3, #3
 8006f6a:	d10c      	bne.n	8006f86 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f6c:	4a1a      	ldr	r2, [pc, #104]	@ (8006fd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f74:	4a16      	ldr	r2, [pc, #88]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f76:	68d2      	ldr	r2, [r2, #12]
 8006f78:	0a12      	lsrs	r2, r2, #8
 8006f7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006f7e:	fb02 f303 	mul.w	r3, r2, r3
 8006f82:	617b      	str	r3, [r7, #20]
      break;
 8006f84:	e00c      	b.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f86:	4a13      	ldr	r2, [pc, #76]	@ (8006fd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f8e:	4a10      	ldr	r2, [pc, #64]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f90:	68d2      	ldr	r2, [r2, #12]
 8006f92:	0a12      	lsrs	r2, r2, #8
 8006f94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006f98:	fb02 f303 	mul.w	r3, r2, r3
 8006f9c:	617b      	str	r3, [r7, #20]
      break;
 8006f9e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8006fd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	0e5b      	lsrs	r3, r3, #25
 8006fa6:	f003 0303 	and.w	r3, r3, #3
 8006faa:	3301      	adds	r3, #1
 8006fac:	005b      	lsls	r3, r3, #1
 8006fae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006fb0:	697a      	ldr	r2, [r7, #20]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb8:	613b      	str	r3, [r7, #16]
 8006fba:	e001      	b.n	8006fc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006fc0:	693b      	ldr	r3, [r7, #16]
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	371c      	adds	r7, #28
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	40021000 	.word	0x40021000
 8006fd4:	00f42400 	.word	0x00f42400
 8006fd8:	007a1200 	.word	0x007a1200

08006fdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fe0:	4b03      	ldr	r3, [pc, #12]	@ (8006ff0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	20000000 	.word	0x20000000

08006ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ff8:	f7ff fff0 	bl	8006fdc <HAL_RCC_GetHCLKFreq>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	4b06      	ldr	r3, [pc, #24]	@ (8007018 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	0a1b      	lsrs	r3, r3, #8
 8007004:	f003 0307 	and.w	r3, r3, #7
 8007008:	4904      	ldr	r1, [pc, #16]	@ (800701c <HAL_RCC_GetPCLK1Freq+0x28>)
 800700a:	5ccb      	ldrb	r3, [r1, r3]
 800700c:	f003 031f 	and.w	r3, r3, #31
 8007010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007014:	4618      	mov	r0, r3
 8007016:	bd80      	pop	{r7, pc}
 8007018:	40021000 	.word	0x40021000
 800701c:	08017644 	.word	0x08017644

08007020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007024:	f7ff ffda 	bl	8006fdc <HAL_RCC_GetHCLKFreq>
 8007028:	4602      	mov	r2, r0
 800702a:	4b06      	ldr	r3, [pc, #24]	@ (8007044 <HAL_RCC_GetPCLK2Freq+0x24>)
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	0adb      	lsrs	r3, r3, #11
 8007030:	f003 0307 	and.w	r3, r3, #7
 8007034:	4904      	ldr	r1, [pc, #16]	@ (8007048 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007036:	5ccb      	ldrb	r3, [r1, r3]
 8007038:	f003 031f 	and.w	r3, r3, #31
 800703c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007040:	4618      	mov	r0, r3
 8007042:	bd80      	pop	{r7, pc}
 8007044:	40021000 	.word	0x40021000
 8007048:	08017644 	.word	0x08017644

0800704c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
 8007054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	220f      	movs	r2, #15
 800705a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800705c:	4b12      	ldr	r3, [pc, #72]	@ (80070a8 <HAL_RCC_GetClockConfig+0x5c>)
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f003 0203 	and.w	r2, r3, #3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007068:	4b0f      	ldr	r3, [pc, #60]	@ (80070a8 <HAL_RCC_GetClockConfig+0x5c>)
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007074:	4b0c      	ldr	r3, [pc, #48]	@ (80070a8 <HAL_RCC_GetClockConfig+0x5c>)
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007080:	4b09      	ldr	r3, [pc, #36]	@ (80070a8 <HAL_RCC_GetClockConfig+0x5c>)
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	08db      	lsrs	r3, r3, #3
 8007086:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800708e:	4b07      	ldr	r3, [pc, #28]	@ (80070ac <HAL_RCC_GetClockConfig+0x60>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 020f 	and.w	r2, r3, #15
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	601a      	str	r2, [r3, #0]
}
 800709a:	bf00      	nop
 800709c:	370c      	adds	r7, #12
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	40021000 	.word	0x40021000
 80070ac:	40022000 	.word	0x40022000

080070b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b087      	sub	sp, #28
 80070b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80070b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f003 0303 	and.w	r3, r3, #3
 80070be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80070c0:	4b1b      	ldr	r3, [pc, #108]	@ (8007130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	091b      	lsrs	r3, r3, #4
 80070c6:	f003 030f 	and.w	r3, r3, #15
 80070ca:	3301      	adds	r3, #1
 80070cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	2b03      	cmp	r3, #3
 80070d2:	d10c      	bne.n	80070ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80070d4:	4a17      	ldr	r2, [pc, #92]	@ (8007134 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80070dc:	4a14      	ldr	r2, [pc, #80]	@ (8007130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80070de:	68d2      	ldr	r2, [r2, #12]
 80070e0:	0a12      	lsrs	r2, r2, #8
 80070e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80070e6:	fb02 f303 	mul.w	r3, r2, r3
 80070ea:	617b      	str	r3, [r7, #20]
    break;
 80070ec:	e00c      	b.n	8007108 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80070ee:	4a12      	ldr	r2, [pc, #72]	@ (8007138 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f6:	4a0e      	ldr	r2, [pc, #56]	@ (8007130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80070f8:	68d2      	ldr	r2, [r2, #12]
 80070fa:	0a12      	lsrs	r2, r2, #8
 80070fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007100:	fb02 f303 	mul.w	r3, r2, r3
 8007104:	617b      	str	r3, [r7, #20]
    break;
 8007106:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007108:	4b09      	ldr	r3, [pc, #36]	@ (8007130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	0e5b      	lsrs	r3, r3, #25
 800710e:	f003 0303 	and.w	r3, r3, #3
 8007112:	3301      	adds	r3, #1
 8007114:	005b      	lsls	r3, r3, #1
 8007116:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007120:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007122:	687b      	ldr	r3, [r7, #4]
}
 8007124:	4618      	mov	r0, r3
 8007126:	371c      	adds	r7, #28
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr
 8007130:	40021000 	.word	0x40021000
 8007134:	007a1200 	.word	0x007a1200
 8007138:	00f42400 	.word	0x00f42400

0800713c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007144:	2300      	movs	r3, #0
 8007146:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007148:	2300      	movs	r3, #0
 800714a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 8098 	beq.w	800728a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800715a:	2300      	movs	r3, #0
 800715c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800715e:	4b43      	ldr	r3, [pc, #268]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10d      	bne.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800716a:	4b40      	ldr	r3, [pc, #256]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800716c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800716e:	4a3f      	ldr	r2, [pc, #252]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007174:	6593      	str	r3, [r2, #88]	@ 0x58
 8007176:	4b3d      	ldr	r3, [pc, #244]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800717a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800717e:	60bb      	str	r3, [r7, #8]
 8007180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007182:	2301      	movs	r3, #1
 8007184:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007186:	4b3a      	ldr	r3, [pc, #232]	@ (8007270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a39      	ldr	r2, [pc, #228]	@ (8007270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800718c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007190:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007192:	f7fd fc61 	bl	8004a58 <HAL_GetTick>
 8007196:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007198:	e009      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800719a:	f7fd fc5d 	bl	8004a58 <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d902      	bls.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	74fb      	strb	r3, [r7, #19]
        break;
 80071ac:	e005      	b.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80071ae:	4b30      	ldr	r3, [pc, #192]	@ (8007270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d0ef      	beq.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80071ba:	7cfb      	ldrb	r3, [r7, #19]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d159      	bne.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80071c0:	4b2a      	ldr	r3, [pc, #168]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d01e      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	429a      	cmp	r2, r3
 80071da:	d019      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80071dc:	4b23      	ldr	r3, [pc, #140]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071e8:	4b20      	ldr	r3, [pc, #128]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ee:	4a1f      	ldr	r2, [pc, #124]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071f8:	4b1c      	ldr	r3, [pc, #112]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071fe:	4a1b      	ldr	r2, [pc, #108]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007208:	4a18      	ldr	r2, [pc, #96]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d016      	beq.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721a:	f7fd fc1d 	bl	8004a58 <HAL_GetTick>
 800721e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007220:	e00b      	b.n	800723a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007222:	f7fd fc19 	bl	8004a58 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007230:	4293      	cmp	r3, r2
 8007232:	d902      	bls.n	800723a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007234:	2303      	movs	r3, #3
 8007236:	74fb      	strb	r3, [r7, #19]
            break;
 8007238:	e006      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800723a:	4b0c      	ldr	r3, [pc, #48]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800723c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0ec      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007248:	7cfb      	ldrb	r3, [r7, #19]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d10b      	bne.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800724e:	4b07      	ldr	r3, [pc, #28]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800725c:	4903      	ldr	r1, [pc, #12]	@ (800726c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800725e:	4313      	orrs	r3, r2
 8007260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007264:	e008      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007266:	7cfb      	ldrb	r3, [r7, #19]
 8007268:	74bb      	strb	r3, [r7, #18]
 800726a:	e005      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800726c:	40021000 	.word	0x40021000
 8007270:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007274:	7cfb      	ldrb	r3, [r7, #19]
 8007276:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007278:	7c7b      	ldrb	r3, [r7, #17]
 800727a:	2b01      	cmp	r3, #1
 800727c:	d105      	bne.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800727e:	4ba7      	ldr	r3, [pc, #668]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007282:	4aa6      	ldr	r2, [pc, #664]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007288:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00a      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007296:	4ba1      	ldr	r3, [pc, #644]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800729c:	f023 0203 	bic.w	r2, r3, #3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	499d      	ldr	r1, [pc, #628]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0302 	and.w	r3, r3, #2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00a      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80072b8:	4b98      	ldr	r3, [pc, #608]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072be:	f023 020c 	bic.w	r2, r3, #12
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	4995      	ldr	r1, [pc, #596]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0304 	and.w	r3, r3, #4
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00a      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80072da:	4b90      	ldr	r3, [pc, #576]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	498c      	ldr	r1, [pc, #560]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ea:	4313      	orrs	r3, r2
 80072ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 0308 	and.w	r3, r3, #8
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00a      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80072fc:	4b87      	ldr	r3, [pc, #540]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007302:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	4984      	ldr	r1, [pc, #528]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800730c:	4313      	orrs	r3, r2
 800730e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 0310 	and.w	r3, r3, #16
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00a      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800731e:	4b7f      	ldr	r3, [pc, #508]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	695b      	ldr	r3, [r3, #20]
 800732c:	497b      	ldr	r1, [pc, #492]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800732e:	4313      	orrs	r3, r2
 8007330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f003 0320 	and.w	r3, r3, #32
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00a      	beq.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007340:	4b76      	ldr	r3, [pc, #472]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007346:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	4973      	ldr	r1, [pc, #460]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007350:	4313      	orrs	r3, r2
 8007352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00a      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007362:	4b6e      	ldr	r3, [pc, #440]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007368:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	69db      	ldr	r3, [r3, #28]
 8007370:	496a      	ldr	r1, [pc, #424]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007372:	4313      	orrs	r3, r2
 8007374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00a      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007384:	4b65      	ldr	r3, [pc, #404]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800738a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a1b      	ldr	r3, [r3, #32]
 8007392:	4962      	ldr	r1, [pc, #392]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007394:	4313      	orrs	r3, r2
 8007396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00a      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80073a6:	4b5d      	ldr	r3, [pc, #372]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b4:	4959      	ldr	r1, [pc, #356]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00a      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80073c8:	4b54      	ldr	r3, [pc, #336]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073ce:	f023 0203 	bic.w	r2, r3, #3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d6:	4951      	ldr	r1, [pc, #324]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073d8:	4313      	orrs	r3, r2
 80073da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073ea:	4b4c      	ldr	r3, [pc, #304]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f8:	4948      	ldr	r1, [pc, #288]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007408:	2b00      	cmp	r3, #0
 800740a:	d015      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800740c:	4b43      	ldr	r3, [pc, #268]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800740e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007412:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741a:	4940      	ldr	r1, [pc, #256]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800741c:	4313      	orrs	r3, r2
 800741e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800742a:	d105      	bne.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800742c:	4b3b      	ldr	r3, [pc, #236]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	4a3a      	ldr	r2, [pc, #232]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007436:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007440:	2b00      	cmp	r3, #0
 8007442:	d015      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007444:	4b35      	ldr	r3, [pc, #212]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007452:	4932      	ldr	r1, [pc, #200]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007454:	4313      	orrs	r3, r2
 8007456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800745e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007462:	d105      	bne.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007464:	4b2d      	ldr	r3, [pc, #180]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	4a2c      	ldr	r2, [pc, #176]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800746a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800746e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007478:	2b00      	cmp	r3, #0
 800747a:	d015      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800747c:	4b27      	ldr	r3, [pc, #156]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800747e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007482:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800748a:	4924      	ldr	r1, [pc, #144]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800748c:	4313      	orrs	r3, r2
 800748e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007496:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800749a:	d105      	bne.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800749c:	4b1f      	ldr	r3, [pc, #124]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	4a1e      	ldr	r2, [pc, #120]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074a6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d015      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074b4:	4b19      	ldr	r3, [pc, #100]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c2:	4916      	ldr	r1, [pc, #88]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074c4:	4313      	orrs	r3, r2
 80074c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074d2:	d105      	bne.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074d4:	4b11      	ldr	r3, [pc, #68]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	4a10      	ldr	r2, [pc, #64]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074de:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d019      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074ec:	4b0b      	ldr	r3, [pc, #44]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074fa:	4908      	ldr	r1, [pc, #32]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800750a:	d109      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800750c:	4b03      	ldr	r3, [pc, #12]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	4a02      	ldr	r2, [pc, #8]	@ (800751c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007516:	60d3      	str	r3, [r2, #12]
 8007518:	e002      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800751a:	bf00      	nop
 800751c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007528:	2b00      	cmp	r3, #0
 800752a:	d015      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800752c:	4b29      	ldr	r3, [pc, #164]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800752e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007532:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800753a:	4926      	ldr	r1, [pc, #152]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800753c:	4313      	orrs	r3, r2
 800753e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007546:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800754a:	d105      	bne.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800754c:	4b21      	ldr	r3, [pc, #132]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	4a20      	ldr	r2, [pc, #128]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007556:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007560:	2b00      	cmp	r3, #0
 8007562:	d015      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007564:	4b1b      	ldr	r3, [pc, #108]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800756a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007572:	4918      	ldr	r1, [pc, #96]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007574:	4313      	orrs	r3, r2
 8007576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800757e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007582:	d105      	bne.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007584:	4b13      	ldr	r3, [pc, #76]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	4a12      	ldr	r2, [pc, #72]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800758a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800758e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007598:	2b00      	cmp	r3, #0
 800759a:	d015      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800759c:	4b0d      	ldr	r3, [pc, #52]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800759e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075aa:	490a      	ldr	r1, [pc, #40]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075ac:	4313      	orrs	r3, r2
 80075ae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80075ba:	d105      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075bc:	4b05      	ldr	r3, [pc, #20]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	4a04      	ldr	r2, [pc, #16]	@ (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80075c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3718      	adds	r7, #24
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	40021000 	.word	0x40021000

080075d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d101      	bne.n	80075ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e049      	b.n	800767e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d106      	bne.n	8007604 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 f841 	bl	8007686 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	3304      	adds	r3, #4
 8007614:	4619      	mov	r1, r3
 8007616:	4610      	mov	r0, r2
 8007618:	f001 fa28 	bl	8008a6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3708      	adds	r7, #8
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007686:	b480      	push	{r7}
 8007688:	b083      	sub	sp, #12
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800768e:	bf00      	nop
 8007690:	370c      	adds	r7, #12
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
	...

0800769c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800769c:	b480      	push	{r7}
 800769e:	b085      	sub	sp, #20
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d001      	beq.n	80076b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e054      	b.n	800775e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2202      	movs	r2, #2
 80076b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	68da      	ldr	r2, [r3, #12]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f042 0201 	orr.w	r2, r2, #1
 80076ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a26      	ldr	r2, [pc, #152]	@ (800776c <HAL_TIM_Base_Start_IT+0xd0>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d022      	beq.n	800771c <HAL_TIM_Base_Start_IT+0x80>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076de:	d01d      	beq.n	800771c <HAL_TIM_Base_Start_IT+0x80>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a22      	ldr	r2, [pc, #136]	@ (8007770 <HAL_TIM_Base_Start_IT+0xd4>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d018      	beq.n	800771c <HAL_TIM_Base_Start_IT+0x80>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a21      	ldr	r2, [pc, #132]	@ (8007774 <HAL_TIM_Base_Start_IT+0xd8>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d013      	beq.n	800771c <HAL_TIM_Base_Start_IT+0x80>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007778 <HAL_TIM_Base_Start_IT+0xdc>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d00e      	beq.n	800771c <HAL_TIM_Base_Start_IT+0x80>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a1e      	ldr	r2, [pc, #120]	@ (800777c <HAL_TIM_Base_Start_IT+0xe0>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d009      	beq.n	800771c <HAL_TIM_Base_Start_IT+0x80>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a1c      	ldr	r2, [pc, #112]	@ (8007780 <HAL_TIM_Base_Start_IT+0xe4>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d004      	beq.n	800771c <HAL_TIM_Base_Start_IT+0x80>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a1b      	ldr	r2, [pc, #108]	@ (8007784 <HAL_TIM_Base_Start_IT+0xe8>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d115      	bne.n	8007748 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	689a      	ldr	r2, [r3, #8]
 8007722:	4b19      	ldr	r3, [pc, #100]	@ (8007788 <HAL_TIM_Base_Start_IT+0xec>)
 8007724:	4013      	ands	r3, r2
 8007726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2b06      	cmp	r3, #6
 800772c:	d015      	beq.n	800775a <HAL_TIM_Base_Start_IT+0xbe>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007734:	d011      	beq.n	800775a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f042 0201 	orr.w	r2, r2, #1
 8007744:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007746:	e008      	b.n	800775a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f042 0201 	orr.w	r2, r2, #1
 8007756:	601a      	str	r2, [r3, #0]
 8007758:	e000      	b.n	800775c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800775a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	40012c00 	.word	0x40012c00
 8007770:	40000400 	.word	0x40000400
 8007774:	40000800 	.word	0x40000800
 8007778:	40000c00 	.word	0x40000c00
 800777c:	40013400 	.word	0x40013400
 8007780:	40014000 	.word	0x40014000
 8007784:	40015000 	.word	0x40015000
 8007788:	00010007 	.word	0x00010007

0800778c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d101      	bne.n	800779e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e049      	b.n	8007832 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d106      	bne.n	80077b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f7fb f9b8 	bl	8002b28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2202      	movs	r2, #2
 80077bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	3304      	adds	r3, #4
 80077c8:	4619      	mov	r1, r3
 80077ca:	4610      	mov	r0, r2
 80077cc:	f001 f94e 	bl	8008a6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3708      	adds	r7, #8
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
	...

0800783c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d109      	bne.n	8007860 <HAL_TIM_PWM_Start+0x24>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007852:	b2db      	uxtb	r3, r3
 8007854:	2b01      	cmp	r3, #1
 8007856:	bf14      	ite	ne
 8007858:	2301      	movne	r3, #1
 800785a:	2300      	moveq	r3, #0
 800785c:	b2db      	uxtb	r3, r3
 800785e:	e03c      	b.n	80078da <HAL_TIM_PWM_Start+0x9e>
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	2b04      	cmp	r3, #4
 8007864:	d109      	bne.n	800787a <HAL_TIM_PWM_Start+0x3e>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b01      	cmp	r3, #1
 8007870:	bf14      	ite	ne
 8007872:	2301      	movne	r3, #1
 8007874:	2300      	moveq	r3, #0
 8007876:	b2db      	uxtb	r3, r3
 8007878:	e02f      	b.n	80078da <HAL_TIM_PWM_Start+0x9e>
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	2b08      	cmp	r3, #8
 800787e:	d109      	bne.n	8007894 <HAL_TIM_PWM_Start+0x58>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007886:	b2db      	uxtb	r3, r3
 8007888:	2b01      	cmp	r3, #1
 800788a:	bf14      	ite	ne
 800788c:	2301      	movne	r3, #1
 800788e:	2300      	moveq	r3, #0
 8007890:	b2db      	uxtb	r3, r3
 8007892:	e022      	b.n	80078da <HAL_TIM_PWM_Start+0x9e>
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2b0c      	cmp	r3, #12
 8007898:	d109      	bne.n	80078ae <HAL_TIM_PWM_Start+0x72>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	bf14      	ite	ne
 80078a6:	2301      	movne	r3, #1
 80078a8:	2300      	moveq	r3, #0
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	e015      	b.n	80078da <HAL_TIM_PWM_Start+0x9e>
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	2b10      	cmp	r3, #16
 80078b2:	d109      	bne.n	80078c8 <HAL_TIM_PWM_Start+0x8c>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	2b01      	cmp	r3, #1
 80078be:	bf14      	ite	ne
 80078c0:	2301      	movne	r3, #1
 80078c2:	2300      	moveq	r3, #0
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	e008      	b.n	80078da <HAL_TIM_PWM_Start+0x9e>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	bf14      	ite	ne
 80078d4:	2301      	movne	r3, #1
 80078d6:	2300      	moveq	r3, #0
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d001      	beq.n	80078e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e0a6      	b.n	8007a30 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d104      	bne.n	80078f2 <HAL_TIM_PWM_Start+0xb6>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2202      	movs	r2, #2
 80078ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078f0:	e023      	b.n	800793a <HAL_TIM_PWM_Start+0xfe>
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	2b04      	cmp	r3, #4
 80078f6:	d104      	bne.n	8007902 <HAL_TIM_PWM_Start+0xc6>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007900:	e01b      	b.n	800793a <HAL_TIM_PWM_Start+0xfe>
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b08      	cmp	r3, #8
 8007906:	d104      	bne.n	8007912 <HAL_TIM_PWM_Start+0xd6>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2202      	movs	r2, #2
 800790c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007910:	e013      	b.n	800793a <HAL_TIM_PWM_Start+0xfe>
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	2b0c      	cmp	r3, #12
 8007916:	d104      	bne.n	8007922 <HAL_TIM_PWM_Start+0xe6>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2202      	movs	r2, #2
 800791c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007920:	e00b      	b.n	800793a <HAL_TIM_PWM_Start+0xfe>
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	2b10      	cmp	r3, #16
 8007926:	d104      	bne.n	8007932 <HAL_TIM_PWM_Start+0xf6>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2202      	movs	r2, #2
 800792c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007930:	e003      	b.n	800793a <HAL_TIM_PWM_Start+0xfe>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2202      	movs	r2, #2
 8007936:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	2201      	movs	r2, #1
 8007940:	6839      	ldr	r1, [r7, #0]
 8007942:	4618      	mov	r0, r3
 8007944:	f001 fd9a 	bl	800947c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a3a      	ldr	r2, [pc, #232]	@ (8007a38 <HAL_TIM_PWM_Start+0x1fc>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d018      	beq.n	8007984 <HAL_TIM_PWM_Start+0x148>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a39      	ldr	r2, [pc, #228]	@ (8007a3c <HAL_TIM_PWM_Start+0x200>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d013      	beq.n	8007984 <HAL_TIM_PWM_Start+0x148>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a37      	ldr	r2, [pc, #220]	@ (8007a40 <HAL_TIM_PWM_Start+0x204>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d00e      	beq.n	8007984 <HAL_TIM_PWM_Start+0x148>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a36      	ldr	r2, [pc, #216]	@ (8007a44 <HAL_TIM_PWM_Start+0x208>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d009      	beq.n	8007984 <HAL_TIM_PWM_Start+0x148>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a34      	ldr	r2, [pc, #208]	@ (8007a48 <HAL_TIM_PWM_Start+0x20c>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d004      	beq.n	8007984 <HAL_TIM_PWM_Start+0x148>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a33      	ldr	r2, [pc, #204]	@ (8007a4c <HAL_TIM_PWM_Start+0x210>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d101      	bne.n	8007988 <HAL_TIM_PWM_Start+0x14c>
 8007984:	2301      	movs	r3, #1
 8007986:	e000      	b.n	800798a <HAL_TIM_PWM_Start+0x14e>
 8007988:	2300      	movs	r3, #0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d007      	beq.n	800799e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800799c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a25      	ldr	r2, [pc, #148]	@ (8007a38 <HAL_TIM_PWM_Start+0x1fc>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d022      	beq.n	80079ee <HAL_TIM_PWM_Start+0x1b2>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079b0:	d01d      	beq.n	80079ee <HAL_TIM_PWM_Start+0x1b2>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a26      	ldr	r2, [pc, #152]	@ (8007a50 <HAL_TIM_PWM_Start+0x214>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d018      	beq.n	80079ee <HAL_TIM_PWM_Start+0x1b2>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a24      	ldr	r2, [pc, #144]	@ (8007a54 <HAL_TIM_PWM_Start+0x218>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d013      	beq.n	80079ee <HAL_TIM_PWM_Start+0x1b2>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a23      	ldr	r2, [pc, #140]	@ (8007a58 <HAL_TIM_PWM_Start+0x21c>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d00e      	beq.n	80079ee <HAL_TIM_PWM_Start+0x1b2>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a19      	ldr	r2, [pc, #100]	@ (8007a3c <HAL_TIM_PWM_Start+0x200>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d009      	beq.n	80079ee <HAL_TIM_PWM_Start+0x1b2>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a18      	ldr	r2, [pc, #96]	@ (8007a40 <HAL_TIM_PWM_Start+0x204>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d004      	beq.n	80079ee <HAL_TIM_PWM_Start+0x1b2>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a18      	ldr	r2, [pc, #96]	@ (8007a4c <HAL_TIM_PWM_Start+0x210>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d115      	bne.n	8007a1a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	689a      	ldr	r2, [r3, #8]
 80079f4:	4b19      	ldr	r3, [pc, #100]	@ (8007a5c <HAL_TIM_PWM_Start+0x220>)
 80079f6:	4013      	ands	r3, r2
 80079f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2b06      	cmp	r3, #6
 80079fe:	d015      	beq.n	8007a2c <HAL_TIM_PWM_Start+0x1f0>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a06:	d011      	beq.n	8007a2c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f042 0201 	orr.w	r2, r2, #1
 8007a16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a18:	e008      	b.n	8007a2c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f042 0201 	orr.w	r2, r2, #1
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	e000      	b.n	8007a2e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3710      	adds	r7, #16
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	40012c00 	.word	0x40012c00
 8007a3c:	40013400 	.word	0x40013400
 8007a40:	40014000 	.word	0x40014000
 8007a44:	40014400 	.word	0x40014400
 8007a48:	40014800 	.word	0x40014800
 8007a4c:	40015000 	.word	0x40015000
 8007a50:	40000400 	.word	0x40000400
 8007a54:	40000800 	.word	0x40000800
 8007a58:	40000c00 	.word	0x40000c00
 8007a5c:	00010007 	.word	0x00010007

08007a60 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b082      	sub	sp, #8
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	6839      	ldr	r1, [r7, #0]
 8007a72:	4618      	mov	r0, r3
 8007a74:	f001 fd02 	bl	800947c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a40      	ldr	r2, [pc, #256]	@ (8007b80 <HAL_TIM_PWM_Stop+0x120>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d018      	beq.n	8007ab4 <HAL_TIM_PWM_Stop+0x54>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a3f      	ldr	r2, [pc, #252]	@ (8007b84 <HAL_TIM_PWM_Stop+0x124>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d013      	beq.n	8007ab4 <HAL_TIM_PWM_Stop+0x54>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a3d      	ldr	r2, [pc, #244]	@ (8007b88 <HAL_TIM_PWM_Stop+0x128>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d00e      	beq.n	8007ab4 <HAL_TIM_PWM_Stop+0x54>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a3c      	ldr	r2, [pc, #240]	@ (8007b8c <HAL_TIM_PWM_Stop+0x12c>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d009      	beq.n	8007ab4 <HAL_TIM_PWM_Stop+0x54>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a3a      	ldr	r2, [pc, #232]	@ (8007b90 <HAL_TIM_PWM_Stop+0x130>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d004      	beq.n	8007ab4 <HAL_TIM_PWM_Stop+0x54>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a39      	ldr	r2, [pc, #228]	@ (8007b94 <HAL_TIM_PWM_Stop+0x134>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d101      	bne.n	8007ab8 <HAL_TIM_PWM_Stop+0x58>
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e000      	b.n	8007aba <HAL_TIM_PWM_Stop+0x5a>
 8007ab8:	2300      	movs	r3, #0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d017      	beq.n	8007aee <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	6a1a      	ldr	r2, [r3, #32]
 8007ac4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007ac8:	4013      	ands	r3, r2
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d10f      	bne.n	8007aee <HAL_TIM_PWM_Stop+0x8e>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	6a1a      	ldr	r2, [r3, #32]
 8007ad4:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007ad8:	4013      	ands	r3, r2
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d107      	bne.n	8007aee <HAL_TIM_PWM_Stop+0x8e>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007aec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	6a1a      	ldr	r2, [r3, #32]
 8007af4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007af8:	4013      	ands	r3, r2
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d10f      	bne.n	8007b1e <HAL_TIM_PWM_Stop+0xbe>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	6a1a      	ldr	r2, [r3, #32]
 8007b04:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007b08:	4013      	ands	r3, r2
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d107      	bne.n	8007b1e <HAL_TIM_PWM_Stop+0xbe>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f022 0201 	bic.w	r2, r2, #1
 8007b1c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d104      	bne.n	8007b2e <HAL_TIM_PWM_Stop+0xce>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b2c:	e023      	b.n	8007b76 <HAL_TIM_PWM_Stop+0x116>
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2b04      	cmp	r3, #4
 8007b32:	d104      	bne.n	8007b3e <HAL_TIM_PWM_Stop+0xde>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b3c:	e01b      	b.n	8007b76 <HAL_TIM_PWM_Stop+0x116>
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	d104      	bne.n	8007b4e <HAL_TIM_PWM_Stop+0xee>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b4c:	e013      	b.n	8007b76 <HAL_TIM_PWM_Stop+0x116>
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	2b0c      	cmp	r3, #12
 8007b52:	d104      	bne.n	8007b5e <HAL_TIM_PWM_Stop+0xfe>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007b5c:	e00b      	b.n	8007b76 <HAL_TIM_PWM_Stop+0x116>
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	2b10      	cmp	r3, #16
 8007b62:	d104      	bne.n	8007b6e <HAL_TIM_PWM_Stop+0x10e>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2201      	movs	r2, #1
 8007b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b6c:	e003      	b.n	8007b76 <HAL_TIM_PWM_Stop+0x116>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8007b76:	2300      	movs	r3, #0
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3708      	adds	r7, #8
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	40012c00 	.word	0x40012c00
 8007b84:	40013400 	.word	0x40013400
 8007b88:	40014000 	.word	0x40014000
 8007b8c:	40014400 	.word	0x40014400
 8007b90:	40014800 	.word	0x40014800
 8007b94:	40015000 	.word	0x40015000

08007b98 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d101      	bne.n	8007baa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e049      	b.n	8007c3e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d106      	bne.n	8007bc4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f7fa fee0 	bl	8002984 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	f000 ff48 	bl	8008a6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2201      	movs	r2, #1
 8007be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3708      	adds	r7, #8
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
	...

08007c48 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d104      	bne.n	8007c6a <HAL_TIM_IC_Start_DMA+0x22>
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	e023      	b.n	8007cb2 <HAL_TIM_IC_Start_DMA+0x6a>
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	2b04      	cmp	r3, #4
 8007c6e:	d104      	bne.n	8007c7a <HAL_TIM_IC_Start_DMA+0x32>
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	e01b      	b.n	8007cb2 <HAL_TIM_IC_Start_DMA+0x6a>
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	2b08      	cmp	r3, #8
 8007c7e:	d104      	bne.n	8007c8a <HAL_TIM_IC_Start_DMA+0x42>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	e013      	b.n	8007cb2 <HAL_TIM_IC_Start_DMA+0x6a>
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	2b0c      	cmp	r3, #12
 8007c8e:	d104      	bne.n	8007c9a <HAL_TIM_IC_Start_DMA+0x52>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	e00b      	b.n	8007cb2 <HAL_TIM_IC_Start_DMA+0x6a>
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	2b10      	cmp	r3, #16
 8007c9e:	d104      	bne.n	8007caa <HAL_TIM_IC_Start_DMA+0x62>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	e003      	b.n	8007cb2 <HAL_TIM_IC_Start_DMA+0x6a>
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d104      	bne.n	8007cc4 <HAL_TIM_IC_Start_DMA+0x7c>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	e013      	b.n	8007cec <HAL_TIM_IC_Start_DMA+0xa4>
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	2b04      	cmp	r3, #4
 8007cc8:	d104      	bne.n	8007cd4 <HAL_TIM_IC_Start_DMA+0x8c>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	e00b      	b.n	8007cec <HAL_TIM_IC_Start_DMA+0xa4>
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2b08      	cmp	r3, #8
 8007cd8:	d104      	bne.n	8007ce4 <HAL_TIM_IC_Start_DMA+0x9c>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	e003      	b.n	8007cec <HAL_TIM_IC_Start_DMA+0xa4>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8007cee:	7dbb      	ldrb	r3, [r7, #22]
 8007cf0:	2b02      	cmp	r3, #2
 8007cf2:	d002      	beq.n	8007cfa <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8007cf4:	7d7b      	ldrb	r3, [r7, #21]
 8007cf6:	2b02      	cmp	r3, #2
 8007cf8:	d101      	bne.n	8007cfe <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 8007cfa:	2302      	movs	r3, #2
 8007cfc:	e15c      	b.n	8007fb8 <HAL_TIM_IC_Start_DMA+0x370>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8007cfe:	7dbb      	ldrb	r3, [r7, #22]
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d153      	bne.n	8007dac <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8007d04:	7d7b      	ldrb	r3, [r7, #21]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d150      	bne.n	8007dac <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d002      	beq.n	8007d16 <HAL_TIM_IC_Start_DMA+0xce>
 8007d10:	887b      	ldrh	r3, [r7, #2]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d101      	bne.n	8007d1a <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e14e      	b.n	8007fb8 <HAL_TIM_IC_Start_DMA+0x370>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d104      	bne.n	8007d2a <HAL_TIM_IC_Start_DMA+0xe2>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2202      	movs	r2, #2
 8007d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d28:	e023      	b.n	8007d72 <HAL_TIM_IC_Start_DMA+0x12a>
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d104      	bne.n	8007d3a <HAL_TIM_IC_Start_DMA+0xf2>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2202      	movs	r2, #2
 8007d34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d38:	e01b      	b.n	8007d72 <HAL_TIM_IC_Start_DMA+0x12a>
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	2b08      	cmp	r3, #8
 8007d3e:	d104      	bne.n	8007d4a <HAL_TIM_IC_Start_DMA+0x102>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d48:	e013      	b.n	8007d72 <HAL_TIM_IC_Start_DMA+0x12a>
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	2b0c      	cmp	r3, #12
 8007d4e:	d104      	bne.n	8007d5a <HAL_TIM_IC_Start_DMA+0x112>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2202      	movs	r2, #2
 8007d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d58:	e00b      	b.n	8007d72 <HAL_TIM_IC_Start_DMA+0x12a>
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	2b10      	cmp	r3, #16
 8007d5e:	d104      	bne.n	8007d6a <HAL_TIM_IC_Start_DMA+0x122>
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2202      	movs	r2, #2
 8007d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d68:	e003      	b.n	8007d72 <HAL_TIM_IC_Start_DMA+0x12a>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d104      	bne.n	8007d82 <HAL_TIM_IC_Start_DMA+0x13a>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8007d80:	e016      	b.n	8007db0 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	2b04      	cmp	r3, #4
 8007d86:	d104      	bne.n	8007d92 <HAL_TIM_IC_Start_DMA+0x14a>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2202      	movs	r2, #2
 8007d8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8007d90:	e00e      	b.n	8007db0 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	2b08      	cmp	r3, #8
 8007d96:	d104      	bne.n	8007da2 <HAL_TIM_IC_Start_DMA+0x15a>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2202      	movs	r2, #2
 8007d9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 8007da0:	e006      	b.n	8007db0 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2202      	movs	r2, #2
 8007da6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 8007daa:	e001      	b.n	8007db0 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e103      	b.n	8007fb8 <HAL_TIM_IC_Start_DMA+0x370>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2201      	movs	r2, #1
 8007db6:	68b9      	ldr	r1, [r7, #8]
 8007db8:	4618      	mov	r0, r3
 8007dba:	f001 fb5f 	bl	800947c <TIM_CCxChannelCmd>

  switch (Channel)
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	2b0c      	cmp	r3, #12
 8007dc2:	f200 80ad 	bhi.w	8007f20 <HAL_TIM_IC_Start_DMA+0x2d8>
 8007dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8007dcc <HAL_TIM_IC_Start_DMA+0x184>)
 8007dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dcc:	08007e01 	.word	0x08007e01
 8007dd0:	08007f21 	.word	0x08007f21
 8007dd4:	08007f21 	.word	0x08007f21
 8007dd8:	08007f21 	.word	0x08007f21
 8007ddc:	08007e49 	.word	0x08007e49
 8007de0:	08007f21 	.word	0x08007f21
 8007de4:	08007f21 	.word	0x08007f21
 8007de8:	08007f21 	.word	0x08007f21
 8007dec:	08007e91 	.word	0x08007e91
 8007df0:	08007f21 	.word	0x08007f21
 8007df4:	08007f21 	.word	0x08007f21
 8007df8:	08007f21 	.word	0x08007f21
 8007dfc:	08007ed9 	.word	0x08007ed9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e04:	4a6e      	ldr	r2, [pc, #440]	@ (8007fc0 <HAL_TIM_IC_Start_DMA+0x378>)
 8007e06:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0c:	4a6d      	ldr	r2, [pc, #436]	@ (8007fc4 <HAL_TIM_IC_Start_DMA+0x37c>)
 8007e0e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e14:	4a6c      	ldr	r2, [pc, #432]	@ (8007fc8 <HAL_TIM_IC_Start_DMA+0x380>)
 8007e16:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	3334      	adds	r3, #52	@ 0x34
 8007e22:	4619      	mov	r1, r3
 8007e24:	687a      	ldr	r2, [r7, #4]
 8007e26:	887b      	ldrh	r3, [r7, #2]
 8007e28:	f7fc ffaa 	bl	8004d80 <HAL_DMA_Start_IT>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007e32:	2301      	movs	r3, #1
 8007e34:	e0c0      	b.n	8007fb8 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68da      	ldr	r2, [r3, #12]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e44:	60da      	str	r2, [r3, #12]
      break;
 8007e46:	e06e      	b.n	8007f26 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4c:	4a5c      	ldr	r2, [pc, #368]	@ (8007fc0 <HAL_TIM_IC_Start_DMA+0x378>)
 8007e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e54:	4a5b      	ldr	r2, [pc, #364]	@ (8007fc4 <HAL_TIM_IC_Start_DMA+0x37c>)
 8007e56:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5c:	4a5a      	ldr	r2, [pc, #360]	@ (8007fc8 <HAL_TIM_IC_Start_DMA+0x380>)
 8007e5e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	3338      	adds	r3, #56	@ 0x38
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	887b      	ldrh	r3, [r7, #2]
 8007e70:	f7fc ff86 	bl	8004d80 <HAL_DMA_Start_IT>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d001      	beq.n	8007e7e <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e09c      	b.n	8007fb8 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68da      	ldr	r2, [r3, #12]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e8c:	60da      	str	r2, [r3, #12]
      break;
 8007e8e:	e04a      	b.n	8007f26 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e94:	4a4a      	ldr	r2, [pc, #296]	@ (8007fc0 <HAL_TIM_IC_Start_DMA+0x378>)
 8007e96:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9c:	4a49      	ldr	r2, [pc, #292]	@ (8007fc4 <HAL_TIM_IC_Start_DMA+0x37c>)
 8007e9e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea4:	4a48      	ldr	r2, [pc, #288]	@ (8007fc8 <HAL_TIM_IC_Start_DMA+0x380>)
 8007ea6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	333c      	adds	r3, #60	@ 0x3c
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	887b      	ldrh	r3, [r7, #2]
 8007eb8:	f7fc ff62 	bl	8004d80 <HAL_DMA_Start_IT>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d001      	beq.n	8007ec6 <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e078      	b.n	8007fb8 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	68da      	ldr	r2, [r3, #12]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ed4:	60da      	str	r2, [r3, #12]
      break;
 8007ed6:	e026      	b.n	8007f26 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007edc:	4a38      	ldr	r2, [pc, #224]	@ (8007fc0 <HAL_TIM_IC_Start_DMA+0x378>)
 8007ede:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee4:	4a37      	ldr	r2, [pc, #220]	@ (8007fc4 <HAL_TIM_IC_Start_DMA+0x37c>)
 8007ee6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eec:	4a36      	ldr	r2, [pc, #216]	@ (8007fc8 <HAL_TIM_IC_Start_DMA+0x380>)
 8007eee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	3340      	adds	r3, #64	@ 0x40
 8007efa:	4619      	mov	r1, r3
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	887b      	ldrh	r3, [r7, #2]
 8007f00:	f7fc ff3e 	bl	8004d80 <HAL_DMA_Start_IT>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d001      	beq.n	8007f0e <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e054      	b.n	8007fb8 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68da      	ldr	r2, [r3, #12]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007f1c:	60da      	str	r2, [r3, #12]
      break;
 8007f1e:	e002      	b.n	8007f26 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	75fb      	strb	r3, [r7, #23]
      break;
 8007f24:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a28      	ldr	r2, [pc, #160]	@ (8007fcc <HAL_TIM_IC_Start_DMA+0x384>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d022      	beq.n	8007f76 <HAL_TIM_IC_Start_DMA+0x32e>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f38:	d01d      	beq.n	8007f76 <HAL_TIM_IC_Start_DMA+0x32e>
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a24      	ldr	r2, [pc, #144]	@ (8007fd0 <HAL_TIM_IC_Start_DMA+0x388>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d018      	beq.n	8007f76 <HAL_TIM_IC_Start_DMA+0x32e>
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a22      	ldr	r2, [pc, #136]	@ (8007fd4 <HAL_TIM_IC_Start_DMA+0x38c>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d013      	beq.n	8007f76 <HAL_TIM_IC_Start_DMA+0x32e>
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a21      	ldr	r2, [pc, #132]	@ (8007fd8 <HAL_TIM_IC_Start_DMA+0x390>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d00e      	beq.n	8007f76 <HAL_TIM_IC_Start_DMA+0x32e>
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8007fdc <HAL_TIM_IC_Start_DMA+0x394>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d009      	beq.n	8007f76 <HAL_TIM_IC_Start_DMA+0x32e>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a1e      	ldr	r2, [pc, #120]	@ (8007fe0 <HAL_TIM_IC_Start_DMA+0x398>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d004      	beq.n	8007f76 <HAL_TIM_IC_Start_DMA+0x32e>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a1c      	ldr	r2, [pc, #112]	@ (8007fe4 <HAL_TIM_IC_Start_DMA+0x39c>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d115      	bne.n	8007fa2 <HAL_TIM_IC_Start_DMA+0x35a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	689a      	ldr	r2, [r3, #8]
 8007f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8007fe8 <HAL_TIM_IC_Start_DMA+0x3a0>)
 8007f7e:	4013      	ands	r3, r2
 8007f80:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	2b06      	cmp	r3, #6
 8007f86:	d015      	beq.n	8007fb4 <HAL_TIM_IC_Start_DMA+0x36c>
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f8e:	d011      	beq.n	8007fb4 <HAL_TIM_IC_Start_DMA+0x36c>
    {
      __HAL_TIM_ENABLE(htim);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f042 0201 	orr.w	r2, r2, #1
 8007f9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fa0:	e008      	b.n	8007fb4 <HAL_TIM_IC_Start_DMA+0x36c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f042 0201 	orr.w	r2, r2, #1
 8007fb0:	601a      	str	r2, [r3, #0]
 8007fb2:	e000      	b.n	8007fb6 <HAL_TIM_IC_Start_DMA+0x36e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fb4:	bf00      	nop
  }

  /* Return function status */
  return status;
 8007fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3718      	adds	r7, #24
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	0800893b 	.word	0x0800893b
 8007fc4:	08008a03 	.word	0x08008a03
 8007fc8:	080088a9 	.word	0x080088a9
 8007fcc:	40012c00 	.word	0x40012c00
 8007fd0:	40000400 	.word	0x40000400
 8007fd4:	40000800 	.word	0x40000800
 8007fd8:	40000c00 	.word	0x40000c00
 8007fdc:	40013400 	.word	0x40013400
 8007fe0:	40014000 	.word	0x40014000
 8007fe4:	40015000 	.word	0x40015000
 8007fe8:	00010007 	.word	0x00010007

08007fec <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2200      	movs	r2, #0
 8008000:	6839      	ldr	r1, [r7, #0]
 8008002:	4618      	mov	r0, r3
 8008004:	f001 fa3a 	bl	800947c <TIM_CCxChannelCmd>

  switch (Channel)
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	2b0c      	cmp	r3, #12
 800800c:	d854      	bhi.n	80080b8 <HAL_TIM_IC_Stop_DMA+0xcc>
 800800e:	a201      	add	r2, pc, #4	@ (adr r2, 8008014 <HAL_TIM_IC_Stop_DMA+0x28>)
 8008010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008014:	08008049 	.word	0x08008049
 8008018:	080080b9 	.word	0x080080b9
 800801c:	080080b9 	.word	0x080080b9
 8008020:	080080b9 	.word	0x080080b9
 8008024:	08008065 	.word	0x08008065
 8008028:	080080b9 	.word	0x080080b9
 800802c:	080080b9 	.word	0x080080b9
 8008030:	080080b9 	.word	0x080080b9
 8008034:	08008081 	.word	0x08008081
 8008038:	080080b9 	.word	0x080080b9
 800803c:	080080b9 	.word	0x080080b9
 8008040:	080080b9 	.word	0x080080b9
 8008044:	0800809d 	.word	0x0800809d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	68da      	ldr	r2, [r3, #12]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008056:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800805c:	4618      	mov	r0, r3
 800805e:	f7fc ff63 	bl	8004f28 <HAL_DMA_Abort_IT>
      break;
 8008062:	e02c      	b.n	80080be <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	68da      	ldr	r2, [r3, #12]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008072:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008078:	4618      	mov	r0, r3
 800807a:	f7fc ff55 	bl	8004f28 <HAL_DMA_Abort_IT>
      break;
 800807e:	e01e      	b.n	80080be <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68da      	ldr	r2, [r3, #12]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800808e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008094:	4618      	mov	r0, r3
 8008096:	f7fc ff47 	bl	8004f28 <HAL_DMA_Abort_IT>
      break;
 800809a:	e010      	b.n	80080be <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68da      	ldr	r2, [r3, #12]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80080aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b0:	4618      	mov	r0, r3
 80080b2:	f7fc ff39 	bl	8004f28 <HAL_DMA_Abort_IT>
      break;
 80080b6:	e002      	b.n	80080be <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    default:
      status = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	73fb      	strb	r3, [r7, #15]
      break;
 80080bc:	bf00      	nop
  }

  if (status == HAL_OK)
 80080be:	7bfb      	ldrb	r3, [r7, #15]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d15f      	bne.n	8008184 <HAL_TIM_IC_Stop_DMA+0x198>
  {
    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	6a1a      	ldr	r2, [r3, #32]
 80080ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80080ce:	4013      	ands	r3, r2
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d10f      	bne.n	80080f4 <HAL_TIM_IC_Stop_DMA+0x108>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	6a1a      	ldr	r2, [r3, #32]
 80080da:	f244 4344 	movw	r3, #17476	@ 0x4444
 80080de:	4013      	ands	r3, r2
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d107      	bne.n	80080f4 <HAL_TIM_IC_Stop_DMA+0x108>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f022 0201 	bic.w	r2, r2, #1
 80080f2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d104      	bne.n	8008104 <HAL_TIM_IC_Stop_DMA+0x118>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2201      	movs	r2, #1
 80080fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008102:	e023      	b.n	800814c <HAL_TIM_IC_Stop_DMA+0x160>
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	2b04      	cmp	r3, #4
 8008108:	d104      	bne.n	8008114 <HAL_TIM_IC_Stop_DMA+0x128>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2201      	movs	r2, #1
 800810e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008112:	e01b      	b.n	800814c <HAL_TIM_IC_Stop_DMA+0x160>
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	2b08      	cmp	r3, #8
 8008118:	d104      	bne.n	8008124 <HAL_TIM_IC_Stop_DMA+0x138>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008122:	e013      	b.n	800814c <HAL_TIM_IC_Stop_DMA+0x160>
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	2b0c      	cmp	r3, #12
 8008128:	d104      	bne.n	8008134 <HAL_TIM_IC_Stop_DMA+0x148>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2201      	movs	r2, #1
 800812e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008132:	e00b      	b.n	800814c <HAL_TIM_IC_Stop_DMA+0x160>
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	2b10      	cmp	r3, #16
 8008138:	d104      	bne.n	8008144 <HAL_TIM_IC_Stop_DMA+0x158>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2201      	movs	r2, #1
 800813e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008142:	e003      	b.n	800814c <HAL_TIM_IC_Stop_DMA+0x160>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d104      	bne.n	800815c <HAL_TIM_IC_Stop_DMA+0x170>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2201      	movs	r2, #1
 8008156:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800815a:	e013      	b.n	8008184 <HAL_TIM_IC_Stop_DMA+0x198>
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	2b04      	cmp	r3, #4
 8008160:	d104      	bne.n	800816c <HAL_TIM_IC_Stop_DMA+0x180>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800816a:	e00b      	b.n	8008184 <HAL_TIM_IC_Stop_DMA+0x198>
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	2b08      	cmp	r3, #8
 8008170:	d104      	bne.n	800817c <HAL_TIM_IC_Stop_DMA+0x190>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2201      	movs	r2, #1
 8008176:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800817a:	e003      	b.n	8008184 <HAL_TIM_IC_Stop_DMA+0x198>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

  /* Return function status */
  return status;
 8008184:	7bfb      	ldrb	r3, [r7, #15]
}
 8008186:	4618      	mov	r0, r3
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop

08008190 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d101      	bne.n	80081a4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e041      	b.n	8008228 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d106      	bne.n	80081be <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f839 	bl	8008230 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2202      	movs	r2, #2
 80081c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	3304      	adds	r3, #4
 80081ce:	4619      	mov	r1, r3
 80081d0:	4610      	mov	r0, r2
 80081d2:	f000 fc4b 	bl	8008a6c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f022 0208 	bic.w	r2, r2, #8
 80081e4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	6819      	ldr	r1, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	683a      	ldr	r2, [r7, #0]
 80081f2:	430a      	orrs	r2, r1
 80081f4:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2201      	movs	r2, #1
 80081fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2201      	movs	r2, #1
 8008202:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2201      	movs	r2, #1
 800820a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2201      	movs	r2, #1
 8008212:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2201      	movs	r2, #1
 800821a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2201      	movs	r2, #1
 8008222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3708      	adds	r7, #8
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	f003 0302 	and.w	r3, r3, #2
 8008262:	2b00      	cmp	r3, #0
 8008264:	d020      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f003 0302 	and.w	r3, r3, #2
 800826c:	2b00      	cmp	r3, #0
 800826e:	d01b      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f06f 0202 	mvn.w	r2, #2
 8008278:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2201      	movs	r2, #1
 800827e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	699b      	ldr	r3, [r3, #24]
 8008286:	f003 0303 	and.w	r3, r3, #3
 800828a:	2b00      	cmp	r3, #0
 800828c:	d003      	beq.n	8008296 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f7fc fa46 	bl	8004720 <HAL_TIM_IC_CaptureCallback>
 8008294:	e005      	b.n	80082a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 fad4 	bl	8008844 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fae5 	bl	800886c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	f003 0304 	and.w	r3, r3, #4
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d020      	beq.n	80082f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f003 0304 	and.w	r3, r3, #4
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d01b      	beq.n	80082f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f06f 0204 	mvn.w	r2, #4
 80082c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2202      	movs	r2, #2
 80082ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d003      	beq.n	80082e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f7fc fa20 	bl	8004720 <HAL_TIM_IC_CaptureCallback>
 80082e0:	e005      	b.n	80082ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 faae 	bl	8008844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 fabf 	bl	800886c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	f003 0308 	and.w	r3, r3, #8
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d020      	beq.n	8008340 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f003 0308 	and.w	r3, r3, #8
 8008304:	2b00      	cmp	r3, #0
 8008306:	d01b      	beq.n	8008340 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f06f 0208 	mvn.w	r2, #8
 8008310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2204      	movs	r2, #4
 8008316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	69db      	ldr	r3, [r3, #28]
 800831e:	f003 0303 	and.w	r3, r3, #3
 8008322:	2b00      	cmp	r3, #0
 8008324:	d003      	beq.n	800832e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7fc f9fa 	bl	8004720 <HAL_TIM_IC_CaptureCallback>
 800832c:	e005      	b.n	800833a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 fa88 	bl	8008844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 fa99 	bl	800886c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	f003 0310 	and.w	r3, r3, #16
 8008346:	2b00      	cmp	r3, #0
 8008348:	d020      	beq.n	800838c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f003 0310 	and.w	r3, r3, #16
 8008350:	2b00      	cmp	r3, #0
 8008352:	d01b      	beq.n	800838c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f06f 0210 	mvn.w	r2, #16
 800835c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2208      	movs	r2, #8
 8008362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	69db      	ldr	r3, [r3, #28]
 800836a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800836e:	2b00      	cmp	r3, #0
 8008370:	d003      	beq.n	800837a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fc f9d4 	bl	8004720 <HAL_TIM_IC_CaptureCallback>
 8008378:	e005      	b.n	8008386 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fa62 	bl	8008844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fa73 	bl	800886c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00c      	beq.n	80083b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f003 0301 	and.w	r3, r3, #1
 800839c:	2b00      	cmp	r3, #0
 800839e:	d007      	beq.n	80083b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f06f 0201 	mvn.w	r2, #1
 80083a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7f9 fff2 	bl	8002394 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d104      	bne.n	80083c4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00c      	beq.n	80083de <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d007      	beq.n	80083de <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80083d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f001 f915 	bl	8009608 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d00c      	beq.n	8008402 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d007      	beq.n	8008402 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80083fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f001 f90d 	bl	800961c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008408:	2b00      	cmp	r3, #0
 800840a:	d00c      	beq.n	8008426 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008412:	2b00      	cmp	r3, #0
 8008414:	d007      	beq.n	8008426 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800841e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f000 fa2d 	bl	8008880 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f003 0320 	and.w	r3, r3, #32
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00c      	beq.n	800844a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f003 0320 	and.w	r3, r3, #32
 8008436:	2b00      	cmp	r3, #0
 8008438:	d007      	beq.n	800844a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f06f 0220 	mvn.w	r2, #32
 8008442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f001 f8d5 	bl	80095f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00c      	beq.n	800846e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800845a:	2b00      	cmp	r3, #0
 800845c:	d007      	beq.n	800846e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f001 f8e1 	bl	8009630 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00c      	beq.n	8008492 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800847e:	2b00      	cmp	r3, #0
 8008480:	d007      	beq.n	8008492 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800848a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f001 f8d9 	bl	8009644 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00c      	beq.n	80084b6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d007      	beq.n	80084b6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80084ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f001 f8d1 	bl	8009658 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d00c      	beq.n	80084da <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d007      	beq.n	80084da <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80084d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f001 f8c9 	bl	800966c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80084da:	bf00      	nop
 80084dc:	3710      	adds	r7, #16
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b086      	sub	sp, #24
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	60f8      	str	r0, [r7, #12]
 80084ea:	60b9      	str	r1, [r7, #8]
 80084ec:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80084ee:	2300      	movs	r3, #0
 80084f0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d101      	bne.n	8008500 <HAL_TIM_IC_ConfigChannel+0x1e>
 80084fc:	2302      	movs	r3, #2
 80084fe:	e088      	b.n	8008612 <HAL_TIM_IC_ConfigChannel+0x130>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d11b      	bne.n	8008546 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800851e:	f000 fe83 	bl	8009228 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	699a      	ldr	r2, [r3, #24]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f022 020c 	bic.w	r2, r2, #12
 8008530:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	6999      	ldr	r1, [r3, #24]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	689a      	ldr	r2, [r3, #8]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	430a      	orrs	r2, r1
 8008542:	619a      	str	r2, [r3, #24]
 8008544:	e060      	b.n	8008608 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2b04      	cmp	r3, #4
 800854a:	d11c      	bne.n	8008586 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800855c:	f000 fed8 	bl	8009310 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	699a      	ldr	r2, [r3, #24]
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800856e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	6999      	ldr	r1, [r3, #24]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	021a      	lsls	r2, r3, #8
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	430a      	orrs	r2, r1
 8008582:	619a      	str	r2, [r3, #24]
 8008584:	e040      	b.n	8008608 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2b08      	cmp	r3, #8
 800858a:	d11b      	bne.n	80085c4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800859c:	f000 fef5 	bl	800938a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	69da      	ldr	r2, [r3, #28]
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f022 020c 	bic.w	r2, r2, #12
 80085ae:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	69d9      	ldr	r1, [r3, #28]
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	689a      	ldr	r2, [r3, #8]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	430a      	orrs	r2, r1
 80085c0:	61da      	str	r2, [r3, #28]
 80085c2:	e021      	b.n	8008608 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2b0c      	cmp	r3, #12
 80085c8:	d11c      	bne.n	8008604 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80085da:	f000 ff12 	bl	8009402 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	69da      	ldr	r2, [r3, #28]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80085ec:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	69d9      	ldr	r1, [r3, #28]
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	021a      	lsls	r2, r3, #8
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	430a      	orrs	r2, r1
 8008600:	61da      	str	r2, [r3, #28]
 8008602:	e001      	b.n	8008608 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008604:	2301      	movs	r3, #1
 8008606:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008610:	7dfb      	ldrb	r3, [r7, #23]
}
 8008612:	4618      	mov	r0, r3
 8008614:	3718      	adds	r7, #24
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}
	...

0800861c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b086      	sub	sp, #24
 8008620:	af00      	add	r7, sp, #0
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008628:	2300      	movs	r3, #0
 800862a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008632:	2b01      	cmp	r3, #1
 8008634:	d101      	bne.n	800863a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008636:	2302      	movs	r3, #2
 8008638:	e0ff      	b.n	800883a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2201      	movs	r2, #1
 800863e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2b14      	cmp	r3, #20
 8008646:	f200 80f0 	bhi.w	800882a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800864a:	a201      	add	r2, pc, #4	@ (adr r2, 8008650 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800864c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008650:	080086a5 	.word	0x080086a5
 8008654:	0800882b 	.word	0x0800882b
 8008658:	0800882b 	.word	0x0800882b
 800865c:	0800882b 	.word	0x0800882b
 8008660:	080086e5 	.word	0x080086e5
 8008664:	0800882b 	.word	0x0800882b
 8008668:	0800882b 	.word	0x0800882b
 800866c:	0800882b 	.word	0x0800882b
 8008670:	08008727 	.word	0x08008727
 8008674:	0800882b 	.word	0x0800882b
 8008678:	0800882b 	.word	0x0800882b
 800867c:	0800882b 	.word	0x0800882b
 8008680:	08008767 	.word	0x08008767
 8008684:	0800882b 	.word	0x0800882b
 8008688:	0800882b 	.word	0x0800882b
 800868c:	0800882b 	.word	0x0800882b
 8008690:	080087a9 	.word	0x080087a9
 8008694:	0800882b 	.word	0x0800882b
 8008698:	0800882b 	.word	0x0800882b
 800869c:	0800882b 	.word	0x0800882b
 80086a0:	080087e9 	.word	0x080087e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68b9      	ldr	r1, [r7, #8]
 80086aa:	4618      	mov	r0, r3
 80086ac:	f000 fa92 	bl	8008bd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	699a      	ldr	r2, [r3, #24]
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f042 0208 	orr.w	r2, r2, #8
 80086be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	699a      	ldr	r2, [r3, #24]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f022 0204 	bic.w	r2, r2, #4
 80086ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	6999      	ldr	r1, [r3, #24]
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	691a      	ldr	r2, [r3, #16]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	430a      	orrs	r2, r1
 80086e0:	619a      	str	r2, [r3, #24]
      break;
 80086e2:	e0a5      	b.n	8008830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	68b9      	ldr	r1, [r7, #8]
 80086ea:	4618      	mov	r0, r3
 80086ec:	f000 fb0c 	bl	8008d08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	699a      	ldr	r2, [r3, #24]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	699a      	ldr	r2, [r3, #24]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800870e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	6999      	ldr	r1, [r3, #24]
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	021a      	lsls	r2, r3, #8
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	430a      	orrs	r2, r1
 8008722:	619a      	str	r2, [r3, #24]
      break;
 8008724:	e084      	b.n	8008830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	68b9      	ldr	r1, [r7, #8]
 800872c:	4618      	mov	r0, r3
 800872e:	f000 fb7f 	bl	8008e30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	69da      	ldr	r2, [r3, #28]
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0208 	orr.w	r2, r2, #8
 8008740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	69da      	ldr	r2, [r3, #28]
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f022 0204 	bic.w	r2, r2, #4
 8008750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	69d9      	ldr	r1, [r3, #28]
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	691a      	ldr	r2, [r3, #16]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	430a      	orrs	r2, r1
 8008762:	61da      	str	r2, [r3, #28]
      break;
 8008764:	e064      	b.n	8008830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	68b9      	ldr	r1, [r7, #8]
 800876c:	4618      	mov	r0, r3
 800876e:	f000 fbf1 	bl	8008f54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	69da      	ldr	r2, [r3, #28]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	69da      	ldr	r2, [r3, #28]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	69d9      	ldr	r1, [r3, #28]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	021a      	lsls	r2, r3, #8
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	430a      	orrs	r2, r1
 80087a4:	61da      	str	r2, [r3, #28]
      break;
 80087a6:	e043      	b.n	8008830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	68b9      	ldr	r1, [r7, #8]
 80087ae:	4618      	mov	r0, r3
 80087b0:	f000 fc64 	bl	800907c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f042 0208 	orr.w	r2, r2, #8
 80087c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f022 0204 	bic.w	r2, r2, #4
 80087d2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	691a      	ldr	r2, [r3, #16]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	430a      	orrs	r2, r1
 80087e4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80087e6:	e023      	b.n	8008830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	68b9      	ldr	r1, [r7, #8]
 80087ee:	4618      	mov	r0, r3
 80087f0:	f000 fcae 	bl	8009150 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008802:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008812:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	021a      	lsls	r2, r3, #8
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	430a      	orrs	r2, r1
 8008826:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008828:	e002      	b.n	8008830 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800882a:	2301      	movs	r3, #1
 800882c:	75fb      	strb	r3, [r7, #23]
      break;
 800882e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008838:	7dfb      	ldrb	r3, [r7, #23]
}
 800883a:	4618      	mov	r0, r3
 800883c:	3718      	adds	r7, #24
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop

08008844 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800884c:	bf00      	nop
 800884e:	370c      	adds	r7, #12
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr

08008858 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008874:	bf00      	nop
 8008876:	370c      	adds	r7, #12
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008888:	bf00      	nop
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ba:	687a      	ldr	r2, [r7, #4]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d107      	bne.n	80088d0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2201      	movs	r2, #1
 80088c4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088ce:	e02a      	b.n	8008926 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d107      	bne.n	80088ea <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2202      	movs	r2, #2
 80088de:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088e8:	e01d      	b.n	8008926 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d107      	bne.n	8008904 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2204      	movs	r2, #4
 80088f8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2201      	movs	r2, #1
 80088fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008902:	e010      	b.n	8008926 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	429a      	cmp	r2, r3
 800890c:	d107      	bne.n	800891e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2208      	movs	r2, #8
 8008912:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800891c:	e003      	b.n	8008926 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2201      	movs	r2, #1
 8008922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008926:	68f8      	ldr	r0, [r7, #12]
 8008928:	f7ff ffb4 	bl	8008894 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2200      	movs	r2, #0
 8008930:	771a      	strb	r2, [r3, #28]
}
 8008932:	bf00      	nop
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b084      	sub	sp, #16
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008946:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	429a      	cmp	r2, r3
 8008950:	d10f      	bne.n	8008972 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2201      	movs	r2, #1
 8008956:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d146      	bne.n	80089ee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2201      	movs	r2, #1
 800896c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008970:	e03d      	b.n	80089ee <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	429a      	cmp	r2, r3
 800897a:	d10f      	bne.n	800899c <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2202      	movs	r2, #2
 8008980:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	69db      	ldr	r3, [r3, #28]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d131      	bne.n	80089ee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2201      	movs	r2, #1
 8008996:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800899a:	e028      	b.n	80089ee <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d10f      	bne.n	80089c6 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2204      	movs	r2, #4
 80089aa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	69db      	ldr	r3, [r3, #28]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d11c      	bne.n	80089ee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80089c4:	e013      	b.n	80089ee <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d10e      	bne.n	80089ee <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2208      	movs	r2, #8
 80089d4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d107      	bne.n	80089ee <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2201      	movs	r2, #1
 80089e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2201      	movs	r2, #1
 80089ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f7fb fe96 	bl	8004720 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2200      	movs	r2, #0
 80089f8:	771a      	strb	r2, [r3, #28]
}
 80089fa:	bf00      	nop
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b084      	sub	sp, #16
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a0e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d103      	bne.n	8008a22 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	771a      	strb	r2, [r3, #28]
 8008a20:	e019      	b.n	8008a56 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d103      	bne.n	8008a34 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2202      	movs	r2, #2
 8008a30:	771a      	strb	r2, [r3, #28]
 8008a32:	e010      	b.n	8008a56 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d103      	bne.n	8008a46 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2204      	movs	r2, #4
 8008a42:	771a      	strb	r2, [r3, #28]
 8008a44:	e007      	b.n	8008a56 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d102      	bne.n	8008a56 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2208      	movs	r2, #8
 8008a54:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8008a56:	68f8      	ldr	r0, [r7, #12]
 8008a58:	f7ff fefe 	bl	8008858 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	771a      	strb	r2, [r3, #28]
}
 8008a62:	bf00      	nop
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
	...

08008a6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b085      	sub	sp, #20
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a4c      	ldr	r2, [pc, #304]	@ (8008bb0 <TIM_Base_SetConfig+0x144>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d017      	beq.n	8008ab4 <TIM_Base_SetConfig+0x48>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a8a:	d013      	beq.n	8008ab4 <TIM_Base_SetConfig+0x48>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a49      	ldr	r2, [pc, #292]	@ (8008bb4 <TIM_Base_SetConfig+0x148>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d00f      	beq.n	8008ab4 <TIM_Base_SetConfig+0x48>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a48      	ldr	r2, [pc, #288]	@ (8008bb8 <TIM_Base_SetConfig+0x14c>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d00b      	beq.n	8008ab4 <TIM_Base_SetConfig+0x48>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a47      	ldr	r2, [pc, #284]	@ (8008bbc <TIM_Base_SetConfig+0x150>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d007      	beq.n	8008ab4 <TIM_Base_SetConfig+0x48>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a46      	ldr	r2, [pc, #280]	@ (8008bc0 <TIM_Base_SetConfig+0x154>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d003      	beq.n	8008ab4 <TIM_Base_SetConfig+0x48>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a45      	ldr	r2, [pc, #276]	@ (8008bc4 <TIM_Base_SetConfig+0x158>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d108      	bne.n	8008ac6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a39      	ldr	r2, [pc, #228]	@ (8008bb0 <TIM_Base_SetConfig+0x144>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d023      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ad4:	d01f      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a36      	ldr	r2, [pc, #216]	@ (8008bb4 <TIM_Base_SetConfig+0x148>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d01b      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a35      	ldr	r2, [pc, #212]	@ (8008bb8 <TIM_Base_SetConfig+0x14c>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d017      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a34      	ldr	r2, [pc, #208]	@ (8008bbc <TIM_Base_SetConfig+0x150>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d013      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a33      	ldr	r2, [pc, #204]	@ (8008bc0 <TIM_Base_SetConfig+0x154>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d00f      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	4a33      	ldr	r2, [pc, #204]	@ (8008bc8 <TIM_Base_SetConfig+0x15c>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d00b      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4a32      	ldr	r2, [pc, #200]	@ (8008bcc <TIM_Base_SetConfig+0x160>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d007      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	4a31      	ldr	r2, [pc, #196]	@ (8008bd0 <TIM_Base_SetConfig+0x164>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d003      	beq.n	8008b16 <TIM_Base_SetConfig+0xaa>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4a2c      	ldr	r2, [pc, #176]	@ (8008bc4 <TIM_Base_SetConfig+0x158>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d108      	bne.n	8008b28 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	4313      	orrs	r3, r2
 8008b26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	695b      	ldr	r3, [r3, #20]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	689a      	ldr	r2, [r3, #8]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	4a18      	ldr	r2, [pc, #96]	@ (8008bb0 <TIM_Base_SetConfig+0x144>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d013      	beq.n	8008b7c <TIM_Base_SetConfig+0x110>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a1a      	ldr	r2, [pc, #104]	@ (8008bc0 <TIM_Base_SetConfig+0x154>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d00f      	beq.n	8008b7c <TIM_Base_SetConfig+0x110>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4a1a      	ldr	r2, [pc, #104]	@ (8008bc8 <TIM_Base_SetConfig+0x15c>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d00b      	beq.n	8008b7c <TIM_Base_SetConfig+0x110>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a19      	ldr	r2, [pc, #100]	@ (8008bcc <TIM_Base_SetConfig+0x160>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d007      	beq.n	8008b7c <TIM_Base_SetConfig+0x110>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a18      	ldr	r2, [pc, #96]	@ (8008bd0 <TIM_Base_SetConfig+0x164>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d003      	beq.n	8008b7c <TIM_Base_SetConfig+0x110>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a13      	ldr	r2, [pc, #76]	@ (8008bc4 <TIM_Base_SetConfig+0x158>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d103      	bne.n	8008b84 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	691a      	ldr	r2, [r3, #16]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2201      	movs	r2, #1
 8008b88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	691b      	ldr	r3, [r3, #16]
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d105      	bne.n	8008ba2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	f023 0201 	bic.w	r2, r3, #1
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	611a      	str	r2, [r3, #16]
  }
}
 8008ba2:	bf00      	nop
 8008ba4:	3714      	adds	r7, #20
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop
 8008bb0:	40012c00 	.word	0x40012c00
 8008bb4:	40000400 	.word	0x40000400
 8008bb8:	40000800 	.word	0x40000800
 8008bbc:	40000c00 	.word	0x40000c00
 8008bc0:	40013400 	.word	0x40013400
 8008bc4:	40015000 	.word	0x40015000
 8008bc8:	40014000 	.word	0x40014000
 8008bcc:	40014400 	.word	0x40014400
 8008bd0:	40014800 	.word	0x40014800

08008bd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b087      	sub	sp, #28
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a1b      	ldr	r3, [r3, #32]
 8008be8:	f023 0201 	bic.w	r2, r3, #1
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	699b      	ldr	r3, [r3, #24]
 8008bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f023 0303 	bic.w	r3, r3, #3
 8008c0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	68fa      	ldr	r2, [r7, #12]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	f023 0302 	bic.w	r3, r3, #2
 8008c20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	697a      	ldr	r2, [r7, #20]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a30      	ldr	r2, [pc, #192]	@ (8008cf0 <TIM_OC1_SetConfig+0x11c>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d013      	beq.n	8008c5c <TIM_OC1_SetConfig+0x88>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	4a2f      	ldr	r2, [pc, #188]	@ (8008cf4 <TIM_OC1_SetConfig+0x120>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d00f      	beq.n	8008c5c <TIM_OC1_SetConfig+0x88>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4a2e      	ldr	r2, [pc, #184]	@ (8008cf8 <TIM_OC1_SetConfig+0x124>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d00b      	beq.n	8008c5c <TIM_OC1_SetConfig+0x88>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a2d      	ldr	r2, [pc, #180]	@ (8008cfc <TIM_OC1_SetConfig+0x128>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d007      	beq.n	8008c5c <TIM_OC1_SetConfig+0x88>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a2c      	ldr	r2, [pc, #176]	@ (8008d00 <TIM_OC1_SetConfig+0x12c>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d003      	beq.n	8008c5c <TIM_OC1_SetConfig+0x88>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a2b      	ldr	r2, [pc, #172]	@ (8008d04 <TIM_OC1_SetConfig+0x130>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d10c      	bne.n	8008c76 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	f023 0308 	bic.w	r3, r3, #8
 8008c62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	697a      	ldr	r2, [r7, #20]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	f023 0304 	bic.w	r3, r3, #4
 8008c74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	4a1d      	ldr	r2, [pc, #116]	@ (8008cf0 <TIM_OC1_SetConfig+0x11c>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d013      	beq.n	8008ca6 <TIM_OC1_SetConfig+0xd2>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a1c      	ldr	r2, [pc, #112]	@ (8008cf4 <TIM_OC1_SetConfig+0x120>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d00f      	beq.n	8008ca6 <TIM_OC1_SetConfig+0xd2>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a1b      	ldr	r2, [pc, #108]	@ (8008cf8 <TIM_OC1_SetConfig+0x124>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d00b      	beq.n	8008ca6 <TIM_OC1_SetConfig+0xd2>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a1a      	ldr	r2, [pc, #104]	@ (8008cfc <TIM_OC1_SetConfig+0x128>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d007      	beq.n	8008ca6 <TIM_OC1_SetConfig+0xd2>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4a19      	ldr	r2, [pc, #100]	@ (8008d00 <TIM_OC1_SetConfig+0x12c>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d003      	beq.n	8008ca6 <TIM_OC1_SetConfig+0xd2>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	4a18      	ldr	r2, [pc, #96]	@ (8008d04 <TIM_OC1_SetConfig+0x130>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d111      	bne.n	8008cca <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	695b      	ldr	r3, [r3, #20]
 8008cba:	693a      	ldr	r2, [r7, #16]
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	699b      	ldr	r3, [r3, #24]
 8008cc4:	693a      	ldr	r2, [r7, #16]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	68fa      	ldr	r2, [r7, #12]
 8008cd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	685a      	ldr	r2, [r3, #4]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	621a      	str	r2, [r3, #32]
}
 8008ce4:	bf00      	nop
 8008ce6:	371c      	adds	r7, #28
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr
 8008cf0:	40012c00 	.word	0x40012c00
 8008cf4:	40013400 	.word	0x40013400
 8008cf8:	40014000 	.word	0x40014000
 8008cfc:	40014400 	.word	0x40014400
 8008d00:	40014800 	.word	0x40014800
 8008d04:	40015000 	.word	0x40015000

08008d08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b087      	sub	sp, #28
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a1b      	ldr	r3, [r3, #32]
 8008d16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6a1b      	ldr	r3, [r3, #32]
 8008d1c:	f023 0210 	bic.w	r2, r3, #16
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	699b      	ldr	r3, [r3, #24]
 8008d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	021b      	lsls	r3, r3, #8
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	f023 0320 	bic.w	r3, r3, #32
 8008d56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	011b      	lsls	r3, r3, #4
 8008d5e:	697a      	ldr	r2, [r7, #20]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a2c      	ldr	r2, [pc, #176]	@ (8008e18 <TIM_OC2_SetConfig+0x110>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d007      	beq.n	8008d7c <TIM_OC2_SetConfig+0x74>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a2b      	ldr	r2, [pc, #172]	@ (8008e1c <TIM_OC2_SetConfig+0x114>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d003      	beq.n	8008d7c <TIM_OC2_SetConfig+0x74>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a2a      	ldr	r2, [pc, #168]	@ (8008e20 <TIM_OC2_SetConfig+0x118>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d10d      	bne.n	8008d98 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	011b      	lsls	r3, r3, #4
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8008e18 <TIM_OC2_SetConfig+0x110>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d013      	beq.n	8008dc8 <TIM_OC2_SetConfig+0xc0>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	4a1e      	ldr	r2, [pc, #120]	@ (8008e1c <TIM_OC2_SetConfig+0x114>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d00f      	beq.n	8008dc8 <TIM_OC2_SetConfig+0xc0>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	4a1e      	ldr	r2, [pc, #120]	@ (8008e24 <TIM_OC2_SetConfig+0x11c>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d00b      	beq.n	8008dc8 <TIM_OC2_SetConfig+0xc0>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	4a1d      	ldr	r2, [pc, #116]	@ (8008e28 <TIM_OC2_SetConfig+0x120>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d007      	beq.n	8008dc8 <TIM_OC2_SetConfig+0xc0>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a1c      	ldr	r2, [pc, #112]	@ (8008e2c <TIM_OC2_SetConfig+0x124>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d003      	beq.n	8008dc8 <TIM_OC2_SetConfig+0xc0>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	4a17      	ldr	r2, [pc, #92]	@ (8008e20 <TIM_OC2_SetConfig+0x118>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d113      	bne.n	8008df0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008dce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008dd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	695b      	ldr	r3, [r3, #20]
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	699b      	ldr	r3, [r3, #24]
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	68fa      	ldr	r2, [r7, #12]
 8008dfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685a      	ldr	r2, [r3, #4]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	621a      	str	r2, [r3, #32]
}
 8008e0a:	bf00      	nop
 8008e0c:	371c      	adds	r7, #28
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop
 8008e18:	40012c00 	.word	0x40012c00
 8008e1c:	40013400 	.word	0x40013400
 8008e20:	40015000 	.word	0x40015000
 8008e24:	40014000 	.word	0x40014000
 8008e28:	40014400 	.word	0x40014400
 8008e2c:	40014800 	.word	0x40014800

08008e30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b087      	sub	sp, #28
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a1b      	ldr	r3, [r3, #32]
 8008e3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a1b      	ldr	r3, [r3, #32]
 8008e44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	69db      	ldr	r3, [r3, #28]
 8008e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f023 0303 	bic.w	r3, r3, #3
 8008e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	689b      	ldr	r3, [r3, #8]
 8008e82:	021b      	lsls	r3, r3, #8
 8008e84:	697a      	ldr	r2, [r7, #20]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a2b      	ldr	r2, [pc, #172]	@ (8008f3c <TIM_OC3_SetConfig+0x10c>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d007      	beq.n	8008ea2 <TIM_OC3_SetConfig+0x72>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a2a      	ldr	r2, [pc, #168]	@ (8008f40 <TIM_OC3_SetConfig+0x110>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d003      	beq.n	8008ea2 <TIM_OC3_SetConfig+0x72>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4a29      	ldr	r2, [pc, #164]	@ (8008f44 <TIM_OC3_SetConfig+0x114>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d10d      	bne.n	8008ebe <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ea8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	68db      	ldr	r3, [r3, #12]
 8008eae:	021b      	lsls	r3, r3, #8
 8008eb0:	697a      	ldr	r2, [r7, #20]
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ebc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a1e      	ldr	r2, [pc, #120]	@ (8008f3c <TIM_OC3_SetConfig+0x10c>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d013      	beq.n	8008eee <TIM_OC3_SetConfig+0xbe>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8008f40 <TIM_OC3_SetConfig+0x110>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d00f      	beq.n	8008eee <TIM_OC3_SetConfig+0xbe>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8008f48 <TIM_OC3_SetConfig+0x118>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d00b      	beq.n	8008eee <TIM_OC3_SetConfig+0xbe>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8008f4c <TIM_OC3_SetConfig+0x11c>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d007      	beq.n	8008eee <TIM_OC3_SetConfig+0xbe>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8008f50 <TIM_OC3_SetConfig+0x120>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d003      	beq.n	8008eee <TIM_OC3_SetConfig+0xbe>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a16      	ldr	r2, [pc, #88]	@ (8008f44 <TIM_OC3_SetConfig+0x114>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d113      	bne.n	8008f16 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	011b      	lsls	r3, r3, #4
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	693a      	ldr	r2, [r7, #16]
 8008f1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	68fa      	ldr	r2, [r7, #12]
 8008f20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	685a      	ldr	r2, [r3, #4]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	697a      	ldr	r2, [r7, #20]
 8008f2e:	621a      	str	r2, [r3, #32]
}
 8008f30:	bf00      	nop
 8008f32:	371c      	adds	r7, #28
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr
 8008f3c:	40012c00 	.word	0x40012c00
 8008f40:	40013400 	.word	0x40013400
 8008f44:	40015000 	.word	0x40015000
 8008f48:	40014000 	.word	0x40014000
 8008f4c:	40014400 	.word	0x40014400
 8008f50:	40014800 	.word	0x40014800

08008f54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b087      	sub	sp, #28
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6a1b      	ldr	r3, [r3, #32]
 8008f62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6a1b      	ldr	r3, [r3, #32]
 8008f68:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	69db      	ldr	r3, [r3, #28]
 8008f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	021b      	lsls	r3, r3, #8
 8008f96:	68fa      	ldr	r2, [r7, #12]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008fa2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	031b      	lsls	r3, r3, #12
 8008faa:	697a      	ldr	r2, [r7, #20]
 8008fac:	4313      	orrs	r3, r2
 8008fae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	4a2c      	ldr	r2, [pc, #176]	@ (8009064 <TIM_OC4_SetConfig+0x110>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d007      	beq.n	8008fc8 <TIM_OC4_SetConfig+0x74>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4a2b      	ldr	r2, [pc, #172]	@ (8009068 <TIM_OC4_SetConfig+0x114>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d003      	beq.n	8008fc8 <TIM_OC4_SetConfig+0x74>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	4a2a      	ldr	r2, [pc, #168]	@ (800906c <TIM_OC4_SetConfig+0x118>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d10d      	bne.n	8008fe4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008fce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	031b      	lsls	r3, r3, #12
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008fe2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	4a1f      	ldr	r2, [pc, #124]	@ (8009064 <TIM_OC4_SetConfig+0x110>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d013      	beq.n	8009014 <TIM_OC4_SetConfig+0xc0>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	4a1e      	ldr	r2, [pc, #120]	@ (8009068 <TIM_OC4_SetConfig+0x114>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d00f      	beq.n	8009014 <TIM_OC4_SetConfig+0xc0>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	4a1e      	ldr	r2, [pc, #120]	@ (8009070 <TIM_OC4_SetConfig+0x11c>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d00b      	beq.n	8009014 <TIM_OC4_SetConfig+0xc0>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8009074 <TIM_OC4_SetConfig+0x120>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d007      	beq.n	8009014 <TIM_OC4_SetConfig+0xc0>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	4a1c      	ldr	r2, [pc, #112]	@ (8009078 <TIM_OC4_SetConfig+0x124>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d003      	beq.n	8009014 <TIM_OC4_SetConfig+0xc0>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	4a17      	ldr	r2, [pc, #92]	@ (800906c <TIM_OC4_SetConfig+0x118>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d113      	bne.n	800903c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800901a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009022:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	695b      	ldr	r3, [r3, #20]
 8009028:	019b      	lsls	r3, r3, #6
 800902a:	693a      	ldr	r2, [r7, #16]
 800902c:	4313      	orrs	r3, r2
 800902e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	019b      	lsls	r3, r3, #6
 8009036:	693a      	ldr	r2, [r7, #16]
 8009038:	4313      	orrs	r3, r2
 800903a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	693a      	ldr	r2, [r7, #16]
 8009040:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	697a      	ldr	r2, [r7, #20]
 8009054:	621a      	str	r2, [r3, #32]
}
 8009056:	bf00      	nop
 8009058:	371c      	adds	r7, #28
 800905a:	46bd      	mov	sp, r7
 800905c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop
 8009064:	40012c00 	.word	0x40012c00
 8009068:	40013400 	.word	0x40013400
 800906c:	40015000 	.word	0x40015000
 8009070:	40014000 	.word	0x40014000
 8009074:	40014400 	.word	0x40014400
 8009078:	40014800 	.word	0x40014800

0800907c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800907c:	b480      	push	{r7}
 800907e:	b087      	sub	sp, #28
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6a1b      	ldr	r3, [r3, #32]
 8009090:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	68fa      	ldr	r2, [r7, #12]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80090c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	689b      	ldr	r3, [r3, #8]
 80090c6:	041b      	lsls	r3, r3, #16
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	4313      	orrs	r3, r2
 80090cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4a19      	ldr	r2, [pc, #100]	@ (8009138 <TIM_OC5_SetConfig+0xbc>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d013      	beq.n	80090fe <TIM_OC5_SetConfig+0x82>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	4a18      	ldr	r2, [pc, #96]	@ (800913c <TIM_OC5_SetConfig+0xc0>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d00f      	beq.n	80090fe <TIM_OC5_SetConfig+0x82>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a17      	ldr	r2, [pc, #92]	@ (8009140 <TIM_OC5_SetConfig+0xc4>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d00b      	beq.n	80090fe <TIM_OC5_SetConfig+0x82>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	4a16      	ldr	r2, [pc, #88]	@ (8009144 <TIM_OC5_SetConfig+0xc8>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d007      	beq.n	80090fe <TIM_OC5_SetConfig+0x82>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a15      	ldr	r2, [pc, #84]	@ (8009148 <TIM_OC5_SetConfig+0xcc>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d003      	beq.n	80090fe <TIM_OC5_SetConfig+0x82>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4a14      	ldr	r2, [pc, #80]	@ (800914c <TIM_OC5_SetConfig+0xd0>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d109      	bne.n	8009112 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009104:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	695b      	ldr	r3, [r3, #20]
 800910a:	021b      	lsls	r3, r3, #8
 800910c:	697a      	ldr	r2, [r7, #20]
 800910e:	4313      	orrs	r3, r2
 8009110:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	697a      	ldr	r2, [r7, #20]
 8009116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	68fa      	ldr	r2, [r7, #12]
 800911c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	685a      	ldr	r2, [r3, #4]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	621a      	str	r2, [r3, #32]
}
 800912c:	bf00      	nop
 800912e:	371c      	adds	r7, #28
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	40012c00 	.word	0x40012c00
 800913c:	40013400 	.word	0x40013400
 8009140:	40014000 	.word	0x40014000
 8009144:	40014400 	.word	0x40014400
 8009148:	40014800 	.word	0x40014800
 800914c:	40015000 	.word	0x40015000

08009150 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009150:	b480      	push	{r7}
 8009152:	b087      	sub	sp, #28
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6a1b      	ldr	r3, [r3, #32]
 800915e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6a1b      	ldr	r3, [r3, #32]
 8009164:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800917e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	021b      	lsls	r3, r3, #8
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	4313      	orrs	r3, r2
 800918e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009196:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	689b      	ldr	r3, [r3, #8]
 800919c:	051b      	lsls	r3, r3, #20
 800919e:	693a      	ldr	r2, [r7, #16]
 80091a0:	4313      	orrs	r3, r2
 80091a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	4a1a      	ldr	r2, [pc, #104]	@ (8009210 <TIM_OC6_SetConfig+0xc0>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d013      	beq.n	80091d4 <TIM_OC6_SetConfig+0x84>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	4a19      	ldr	r2, [pc, #100]	@ (8009214 <TIM_OC6_SetConfig+0xc4>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d00f      	beq.n	80091d4 <TIM_OC6_SetConfig+0x84>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a18      	ldr	r2, [pc, #96]	@ (8009218 <TIM_OC6_SetConfig+0xc8>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d00b      	beq.n	80091d4 <TIM_OC6_SetConfig+0x84>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4a17      	ldr	r2, [pc, #92]	@ (800921c <TIM_OC6_SetConfig+0xcc>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d007      	beq.n	80091d4 <TIM_OC6_SetConfig+0x84>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	4a16      	ldr	r2, [pc, #88]	@ (8009220 <TIM_OC6_SetConfig+0xd0>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d003      	beq.n	80091d4 <TIM_OC6_SetConfig+0x84>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	4a15      	ldr	r2, [pc, #84]	@ (8009224 <TIM_OC6_SetConfig+0xd4>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d109      	bne.n	80091e8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80091da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	695b      	ldr	r3, [r3, #20]
 80091e0:	029b      	lsls	r3, r3, #10
 80091e2:	697a      	ldr	r2, [r7, #20]
 80091e4:	4313      	orrs	r3, r2
 80091e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	697a      	ldr	r2, [r7, #20]
 80091ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	693a      	ldr	r2, [r7, #16]
 8009200:	621a      	str	r2, [r3, #32]
}
 8009202:	bf00      	nop
 8009204:	371c      	adds	r7, #28
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	40012c00 	.word	0x40012c00
 8009214:	40013400 	.word	0x40013400
 8009218:	40014000 	.word	0x40014000
 800921c:	40014400 	.word	0x40014400
 8009220:	40014800 	.word	0x40014800
 8009224:	40015000 	.word	0x40015000

08009228 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009228:	b480      	push	{r7}
 800922a:	b087      	sub	sp, #28
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	607a      	str	r2, [r7, #4]
 8009234:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6a1b      	ldr	r3, [r3, #32]
 800923a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6a1b      	ldr	r3, [r3, #32]
 8009240:	f023 0201 	bic.w	r2, r3, #1
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	699b      	ldr	r3, [r3, #24]
 800924c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	4a28      	ldr	r2, [pc, #160]	@ (80092f4 <TIM_TI1_SetConfig+0xcc>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d01b      	beq.n	800928e <TIM_TI1_SetConfig+0x66>
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800925c:	d017      	beq.n	800928e <TIM_TI1_SetConfig+0x66>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	4a25      	ldr	r2, [pc, #148]	@ (80092f8 <TIM_TI1_SetConfig+0xd0>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d013      	beq.n	800928e <TIM_TI1_SetConfig+0x66>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	4a24      	ldr	r2, [pc, #144]	@ (80092fc <TIM_TI1_SetConfig+0xd4>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d00f      	beq.n	800928e <TIM_TI1_SetConfig+0x66>
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	4a23      	ldr	r2, [pc, #140]	@ (8009300 <TIM_TI1_SetConfig+0xd8>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d00b      	beq.n	800928e <TIM_TI1_SetConfig+0x66>
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	4a22      	ldr	r2, [pc, #136]	@ (8009304 <TIM_TI1_SetConfig+0xdc>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d007      	beq.n	800928e <TIM_TI1_SetConfig+0x66>
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	4a21      	ldr	r2, [pc, #132]	@ (8009308 <TIM_TI1_SetConfig+0xe0>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d003      	beq.n	800928e <TIM_TI1_SetConfig+0x66>
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	4a20      	ldr	r2, [pc, #128]	@ (800930c <TIM_TI1_SetConfig+0xe4>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d101      	bne.n	8009292 <TIM_TI1_SetConfig+0x6a>
 800928e:	2301      	movs	r3, #1
 8009290:	e000      	b.n	8009294 <TIM_TI1_SetConfig+0x6c>
 8009292:	2300      	movs	r3, #0
 8009294:	2b00      	cmp	r3, #0
 8009296:	d008      	beq.n	80092aa <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	f023 0303 	bic.w	r3, r3, #3
 800929e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80092a0:	697a      	ldr	r2, [r7, #20]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4313      	orrs	r3, r2
 80092a6:	617b      	str	r3, [r7, #20]
 80092a8:	e003      	b.n	80092b2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	f043 0301 	orr.w	r3, r3, #1
 80092b0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80092b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	011b      	lsls	r3, r3, #4
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	697a      	ldr	r2, [r7, #20]
 80092c2:	4313      	orrs	r3, r2
 80092c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	f023 030a 	bic.w	r3, r3, #10
 80092cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	f003 030a 	and.w	r3, r3, #10
 80092d4:	693a      	ldr	r2, [r7, #16]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	697a      	ldr	r2, [r7, #20]
 80092de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	693a      	ldr	r2, [r7, #16]
 80092e4:	621a      	str	r2, [r3, #32]
}
 80092e6:	bf00      	nop
 80092e8:	371c      	adds	r7, #28
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	40012c00 	.word	0x40012c00
 80092f8:	40000400 	.word	0x40000400
 80092fc:	40000800 	.word	0x40000800
 8009300:	40000c00 	.word	0x40000c00
 8009304:	40013400 	.word	0x40013400
 8009308:	40014000 	.word	0x40014000
 800930c:	40015000 	.word	0x40015000

08009310 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009310:	b480      	push	{r7}
 8009312:	b087      	sub	sp, #28
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	607a      	str	r2, [r7, #4]
 800931c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6a1b      	ldr	r3, [r3, #32]
 8009322:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6a1b      	ldr	r3, [r3, #32]
 8009328:	f023 0210 	bic.w	r2, r3, #16
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	699b      	ldr	r3, [r3, #24]
 8009334:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800933c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	021b      	lsls	r3, r3, #8
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	4313      	orrs	r3, r2
 8009346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800934e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	031b      	lsls	r3, r3, #12
 8009354:	b29b      	uxth	r3, r3
 8009356:	693a      	ldr	r2, [r7, #16]
 8009358:	4313      	orrs	r3, r2
 800935a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009362:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	011b      	lsls	r3, r3, #4
 8009368:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800936c:	697a      	ldr	r2, [r7, #20]
 800936e:	4313      	orrs	r3, r2
 8009370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	693a      	ldr	r2, [r7, #16]
 8009376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	697a      	ldr	r2, [r7, #20]
 800937c:	621a      	str	r2, [r3, #32]
}
 800937e:	bf00      	nop
 8009380:	371c      	adds	r7, #28
 8009382:	46bd      	mov	sp, r7
 8009384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009388:	4770      	bx	lr

0800938a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800938a:	b480      	push	{r7}
 800938c:	b087      	sub	sp, #28
 800938e:	af00      	add	r7, sp, #0
 8009390:	60f8      	str	r0, [r7, #12]
 8009392:	60b9      	str	r1, [r7, #8]
 8009394:	607a      	str	r2, [r7, #4]
 8009396:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6a1b      	ldr	r3, [r3, #32]
 800939c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6a1b      	ldr	r3, [r3, #32]
 80093a2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	f023 0303 	bic.w	r3, r3, #3
 80093b6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80093b8:	693a      	ldr	r2, [r7, #16]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4313      	orrs	r3, r2
 80093be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80093c6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	011b      	lsls	r3, r3, #4
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	693a      	ldr	r2, [r7, #16]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80093da:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	021b      	lsls	r3, r3, #8
 80093e0:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80093e4:	697a      	ldr	r2, [r7, #20]
 80093e6:	4313      	orrs	r3, r2
 80093e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	693a      	ldr	r2, [r7, #16]
 80093ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	697a      	ldr	r2, [r7, #20]
 80093f4:	621a      	str	r2, [r3, #32]
}
 80093f6:	bf00      	nop
 80093f8:	371c      	adds	r7, #28
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr

08009402 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009402:	b480      	push	{r7}
 8009404:	b087      	sub	sp, #28
 8009406:	af00      	add	r7, sp, #0
 8009408:	60f8      	str	r0, [r7, #12]
 800940a:	60b9      	str	r1, [r7, #8]
 800940c:	607a      	str	r2, [r7, #4]
 800940e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6a1b      	ldr	r3, [r3, #32]
 8009414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6a1b      	ldr	r3, [r3, #32]
 800941a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	69db      	ldr	r3, [r3, #28]
 8009426:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800942e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	021b      	lsls	r3, r3, #8
 8009434:	693a      	ldr	r2, [r7, #16]
 8009436:	4313      	orrs	r3, r2
 8009438:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009440:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	031b      	lsls	r3, r3, #12
 8009446:	b29b      	uxth	r3, r3
 8009448:	693a      	ldr	r2, [r7, #16]
 800944a:	4313      	orrs	r3, r2
 800944c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009454:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	031b      	lsls	r3, r3, #12
 800945a:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800945e:	697a      	ldr	r2, [r7, #20]
 8009460:	4313      	orrs	r3, r2
 8009462:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	697a      	ldr	r2, [r7, #20]
 800946e:	621a      	str	r2, [r3, #32]
}
 8009470:	bf00      	nop
 8009472:	371c      	adds	r7, #28
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800947c:	b480      	push	{r7}
 800947e:	b087      	sub	sp, #28
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	f003 031f 	and.w	r3, r3, #31
 800948e:	2201      	movs	r2, #1
 8009490:	fa02 f303 	lsl.w	r3, r2, r3
 8009494:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6a1a      	ldr	r2, [r3, #32]
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	43db      	mvns	r3, r3
 800949e:	401a      	ands	r2, r3
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	6a1a      	ldr	r2, [r3, #32]
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	f003 031f 	and.w	r3, r3, #31
 80094ae:	6879      	ldr	r1, [r7, #4]
 80094b0:	fa01 f303 	lsl.w	r3, r1, r3
 80094b4:	431a      	orrs	r2, r3
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	621a      	str	r2, [r3, #32]
}
 80094ba:	bf00      	nop
 80094bc:	371c      	adds	r7, #28
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr
	...

080094c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d101      	bne.n	80094e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094dc:	2302      	movs	r3, #2
 80094de:	e074      	b.n	80095ca <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2201      	movs	r2, #1
 80094e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2202      	movs	r2, #2
 80094ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	689b      	ldr	r3, [r3, #8]
 80094fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a34      	ldr	r2, [pc, #208]	@ (80095d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d009      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a33      	ldr	r2, [pc, #204]	@ (80095dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d004      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a31      	ldr	r2, [pc, #196]	@ (80095e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d108      	bne.n	8009530 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009524:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	4313      	orrs	r3, r2
 800952e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800953a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	4313      	orrs	r3, r2
 8009544:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	68fa      	ldr	r2, [r7, #12]
 800954c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a21      	ldr	r2, [pc, #132]	@ (80095d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d022      	beq.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009560:	d01d      	beq.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a1f      	ldr	r2, [pc, #124]	@ (80095e4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d018      	beq.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a1d      	ldr	r2, [pc, #116]	@ (80095e8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d013      	beq.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4a1c      	ldr	r2, [pc, #112]	@ (80095ec <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d00e      	beq.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a15      	ldr	r2, [pc, #84]	@ (80095dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d009      	beq.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a18      	ldr	r2, [pc, #96]	@ (80095f0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d004      	beq.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a11      	ldr	r2, [pc, #68]	@ (80095e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d10c      	bne.n	80095b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	68ba      	ldr	r2, [r7, #8]
 80095ac:	4313      	orrs	r3, r2
 80095ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2200      	movs	r2, #0
 80095c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3714      	adds	r7, #20
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr
 80095d6:	bf00      	nop
 80095d8:	40012c00 	.word	0x40012c00
 80095dc:	40013400 	.word	0x40013400
 80095e0:	40015000 	.word	0x40015000
 80095e4:	40000400 	.word	0x40000400
 80095e8:	40000800 	.word	0x40000800
 80095ec:	40000c00 	.word	0x40000c00
 80095f0:	40014000 	.word	0x40014000

080095f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800961c:	b480      	push	{r7}
 800961e:	b083      	sub	sp, #12
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009624:	bf00      	nop
 8009626:	370c      	adds	r7, #12
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009638:	bf00      	nop
 800963a:	370c      	adds	r7, #12
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009644:	b480      	push	{r7}
 8009646:	b083      	sub	sp, #12
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800964c:	bf00      	nop
 800964e:	370c      	adds	r7, #12
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009658:	b480      	push	{r7}
 800965a:	b083      	sub	sp, #12
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009660:	bf00      	nop
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr

0800966c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009674:	bf00      	nop
 8009676:	370c      	adds	r7, #12
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b082      	sub	sp, #8
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e042      	b.n	8009718 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009698:	2b00      	cmp	r3, #0
 800969a:	d106      	bne.n	80096aa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f7f9 fb73 	bl	8002d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2224      	movs	r2, #36	@ 0x24
 80096ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f022 0201 	bic.w	r2, r2, #1
 80096c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d002      	beq.n	80096d0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f001 f842 	bl	800a754 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 fd43 	bl	800a15c <UART_SetConfig>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d101      	bne.n	80096e0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e01b      	b.n	8009718 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	685a      	ldr	r2, [r3, #4]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80096ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	689a      	ldr	r2, [r3, #8]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f042 0201 	orr.w	r2, r2, #1
 800970e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f001 f8c1 	bl	800a898 <UART_CheckIdleState>
 8009716:	4603      	mov	r3, r0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3708      	adds	r7, #8
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d101      	bne.n	8009732 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	e04a      	b.n	80097c8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009738:	2b00      	cmp	r3, #0
 800973a:	d106      	bne.n	800974a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2200      	movs	r2, #0
 8009740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f7f9 fb23 	bl	8002d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2224      	movs	r2, #36	@ 0x24
 800974e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	681a      	ldr	r2, [r3, #0]
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f022 0201 	bic.w	r2, r2, #1
 8009760:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009766:	2b00      	cmp	r3, #0
 8009768:	d002      	beq.n	8009770 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f000 fff2 	bl	800a754 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 fcf3 	bl	800a15c <UART_SetConfig>
 8009776:	4603      	mov	r3, r0
 8009778:	2b01      	cmp	r3, #1
 800977a:	d101      	bne.n	8009780 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	e023      	b.n	80097c8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	685a      	ldr	r2, [r3, #4]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800978e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	689a      	ldr	r2, [r3, #8]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800979e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	689a      	ldr	r2, [r3, #8]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f042 0208 	orr.w	r2, r2, #8
 80097ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f042 0201 	orr.w	r2, r2, #1
 80097be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f001 f869 	bl	800a898 <UART_CheckIdleState>
 80097c6:	4603      	mov	r3, r0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3708      	adds	r7, #8
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b08a      	sub	sp, #40	@ 0x28
 80097d4:	af02      	add	r7, sp, #8
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	60b9      	str	r1, [r7, #8]
 80097da:	603b      	str	r3, [r7, #0]
 80097dc:	4613      	mov	r3, r2
 80097de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097e6:	2b20      	cmp	r3, #32
 80097e8:	d17b      	bne.n	80098e2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d002      	beq.n	80097f6 <HAL_UART_Transmit+0x26>
 80097f0:	88fb      	ldrh	r3, [r7, #6]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d101      	bne.n	80097fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	e074      	b.n	80098e4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	2200      	movs	r2, #0
 80097fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2221      	movs	r2, #33	@ 0x21
 8009806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800980a:	f7fb f925 	bl	8004a58 <HAL_GetTick>
 800980e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	88fa      	ldrh	r2, [r7, #6]
 8009814:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	88fa      	ldrh	r2, [r7, #6]
 800981c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009828:	d108      	bne.n	800983c <HAL_UART_Transmit+0x6c>
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d104      	bne.n	800983c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009832:	2300      	movs	r3, #0
 8009834:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	61bb      	str	r3, [r7, #24]
 800983a:	e003      	b.n	8009844 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009840:	2300      	movs	r3, #0
 8009842:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009844:	e030      	b.n	80098a8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	2200      	movs	r2, #0
 800984e:	2180      	movs	r1, #128	@ 0x80
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f001 f8cb 	bl	800a9ec <UART_WaitOnFlagUntilTimeout>
 8009856:	4603      	mov	r3, r0
 8009858:	2b00      	cmp	r3, #0
 800985a:	d005      	beq.n	8009868 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2220      	movs	r2, #32
 8009860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009864:	2303      	movs	r3, #3
 8009866:	e03d      	b.n	80098e4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d10b      	bne.n	8009886 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800986e:	69bb      	ldr	r3, [r7, #24]
 8009870:	881b      	ldrh	r3, [r3, #0]
 8009872:	461a      	mov	r2, r3
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800987c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	3302      	adds	r3, #2
 8009882:	61bb      	str	r3, [r7, #24]
 8009884:	e007      	b.n	8009896 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	781a      	ldrb	r2, [r3, #0]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	3301      	adds	r3, #1
 8009894:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800989c:	b29b      	uxth	r3, r3
 800989e:	3b01      	subs	r3, #1
 80098a0:	b29a      	uxth	r2, r3
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d1c8      	bne.n	8009846 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	9300      	str	r3, [sp, #0]
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	2200      	movs	r2, #0
 80098bc:	2140      	movs	r1, #64	@ 0x40
 80098be:	68f8      	ldr	r0, [r7, #12]
 80098c0:	f001 f894 	bl	800a9ec <UART_WaitOnFlagUntilTimeout>
 80098c4:	4603      	mov	r3, r0
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d005      	beq.n	80098d6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2220      	movs	r2, #32
 80098ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80098d2:	2303      	movs	r3, #3
 80098d4:	e006      	b.n	80098e4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2220      	movs	r2, #32
 80098da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80098de:	2300      	movs	r3, #0
 80098e0:	e000      	b.n	80098e4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80098e2:	2302      	movs	r3, #2
  }
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3720      	adds	r7, #32
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b091      	sub	sp, #68	@ 0x44
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	4613      	mov	r3, r2
 80098f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009900:	2b20      	cmp	r3, #32
 8009902:	d178      	bne.n	80099f6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d002      	beq.n	8009910 <HAL_UART_Transmit_IT+0x24>
 800990a:	88fb      	ldrh	r3, [r7, #6]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d101      	bne.n	8009914 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	e071      	b.n	80099f8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	88fa      	ldrh	r2, [r7, #6]
 800991e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	88fa      	ldrh	r2, [r7, #6]
 8009926:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2200      	movs	r2, #0
 800992e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	2200      	movs	r2, #0
 8009934:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2221      	movs	r2, #33	@ 0x21
 800993c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009944:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009948:	d12a      	bne.n	80099a0 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009952:	d107      	bne.n	8009964 <HAL_UART_Transmit_IT+0x78>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	691b      	ldr	r3, [r3, #16]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d103      	bne.n	8009964 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	4a29      	ldr	r2, [pc, #164]	@ (8009a04 <HAL_UART_Transmit_IT+0x118>)
 8009960:	679a      	str	r2, [r3, #120]	@ 0x78
 8009962:	e002      	b.n	800996a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	4a28      	ldr	r2, [pc, #160]	@ (8009a08 <HAL_UART_Transmit_IT+0x11c>)
 8009968:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	3308      	adds	r3, #8
 8009970:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009974:	e853 3f00 	ldrex	r3, [r3]
 8009978:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800997a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009980:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	3308      	adds	r3, #8
 8009988:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800998a:	637a      	str	r2, [r7, #52]	@ 0x34
 800998c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009990:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009992:	e841 2300 	strex	r3, r2, [r1]
 8009996:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1e5      	bne.n	800996a <HAL_UART_Transmit_IT+0x7e>
 800999e:	e028      	b.n	80099f2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099a8:	d107      	bne.n	80099ba <HAL_UART_Transmit_IT+0xce>
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d103      	bne.n	80099ba <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	4a15      	ldr	r2, [pc, #84]	@ (8009a0c <HAL_UART_Transmit_IT+0x120>)
 80099b6:	679a      	str	r2, [r3, #120]	@ 0x78
 80099b8:	e002      	b.n	80099c0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	4a14      	ldr	r2, [pc, #80]	@ (8009a10 <HAL_UART_Transmit_IT+0x124>)
 80099be:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	e853 3f00 	ldrex	r3, [r3]
 80099cc:	613b      	str	r3, [r7, #16]
   return(result);
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	461a      	mov	r2, r3
 80099dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099de:	623b      	str	r3, [r7, #32]
 80099e0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e2:	69f9      	ldr	r1, [r7, #28]
 80099e4:	6a3a      	ldr	r2, [r7, #32]
 80099e6:	e841 2300 	strex	r3, r2, [r1]
 80099ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80099ec:	69bb      	ldr	r3, [r7, #24]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1e6      	bne.n	80099c0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80099f2:	2300      	movs	r3, #0
 80099f4:	e000      	b.n	80099f8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80099f6:	2302      	movs	r3, #2
  }
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3744      	adds	r7, #68	@ 0x44
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr
 8009a04:	0800b057 	.word	0x0800b057
 8009a08:	0800af77 	.word	0x0800af77
 8009a0c:	0800aeb5 	.word	0x0800aeb5
 8009a10:	0800adfd 	.word	0x0800adfd

08009a14 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b08a      	sub	sp, #40	@ 0x28
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a28:	2b20      	cmp	r3, #32
 8009a2a:	d137      	bne.n	8009a9c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d002      	beq.n	8009a38 <HAL_UART_Receive_IT+0x24>
 8009a32:	88fb      	ldrh	r3, [r7, #6]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d101      	bne.n	8009a3c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e030      	b.n	8009a9e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a18      	ldr	r2, [pc, #96]	@ (8009aa8 <HAL_UART_Receive_IT+0x94>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d01f      	beq.n	8009a8c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	685b      	ldr	r3, [r3, #4]
 8009a52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d018      	beq.n	8009a8c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	e853 3f00 	ldrex	r3, [r3]
 8009a66:	613b      	str	r3, [r7, #16]
   return(result);
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	461a      	mov	r2, r3
 8009a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a78:	623b      	str	r3, [r7, #32]
 8009a7a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7c:	69f9      	ldr	r1, [r7, #28]
 8009a7e:	6a3a      	ldr	r2, [r7, #32]
 8009a80:	e841 2300 	strex	r3, r2, [r1]
 8009a84:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1e6      	bne.n	8009a5a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a8c:	88fb      	ldrh	r3, [r7, #6]
 8009a8e:	461a      	mov	r2, r3
 8009a90:	68b9      	ldr	r1, [r7, #8]
 8009a92:	68f8      	ldr	r0, [r7, #12]
 8009a94:	f001 f818 	bl	800aac8 <UART_Start_Receive_IT>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	e000      	b.n	8009a9e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009a9c:	2302      	movs	r3, #2
  }
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3728      	adds	r7, #40	@ 0x28
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	bf00      	nop
 8009aa8:	40008000 	.word	0x40008000

08009aac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b0ba      	sub	sp, #232	@ 0xe8
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	69db      	ldr	r3, [r3, #28]
 8009aba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009ad2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009ad6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009ada:	4013      	ands	r3, r2
 8009adc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009ae0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d11b      	bne.n	8009b20 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009aec:	f003 0320 	and.w	r3, r3, #32
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d015      	beq.n	8009b20 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009af8:	f003 0320 	and.w	r3, r3, #32
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d105      	bne.n	8009b0c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d009      	beq.n	8009b20 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 8300 	beq.w	800a116 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	4798      	blx	r3
      }
      return;
 8009b1e:	e2fa      	b.n	800a116 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009b20:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f000 8123 	beq.w	8009d70 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009b2a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009b2e:	4b8d      	ldr	r3, [pc, #564]	@ (8009d64 <HAL_UART_IRQHandler+0x2b8>)
 8009b30:	4013      	ands	r3, r2
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d106      	bne.n	8009b44 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009b36:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009b3a:	4b8b      	ldr	r3, [pc, #556]	@ (8009d68 <HAL_UART_IRQHandler+0x2bc>)
 8009b3c:	4013      	ands	r3, r2
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	f000 8116 	beq.w	8009d70 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b48:	f003 0301 	and.w	r3, r3, #1
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d011      	beq.n	8009b74 <HAL_UART_IRQHandler+0xc8>
 8009b50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d00b      	beq.n	8009b74 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2201      	movs	r2, #1
 8009b62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b6a:	f043 0201 	orr.w	r2, r3, #1
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b78:	f003 0302 	and.w	r3, r3, #2
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d011      	beq.n	8009ba4 <HAL_UART_IRQHandler+0xf8>
 8009b80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b84:	f003 0301 	and.w	r3, r3, #1
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d00b      	beq.n	8009ba4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	2202      	movs	r2, #2
 8009b92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b9a:	f043 0204 	orr.w	r2, r3, #4
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ba8:	f003 0304 	and.w	r3, r3, #4
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d011      	beq.n	8009bd4 <HAL_UART_IRQHandler+0x128>
 8009bb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bb4:	f003 0301 	and.w	r3, r3, #1
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d00b      	beq.n	8009bd4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2204      	movs	r2, #4
 8009bc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bca:	f043 0202 	orr.w	r2, r3, #2
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bd8:	f003 0308 	and.w	r3, r3, #8
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d017      	beq.n	8009c10 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009be4:	f003 0320 	and.w	r3, r3, #32
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d105      	bne.n	8009bf8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009bec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009bf0:	4b5c      	ldr	r3, [pc, #368]	@ (8009d64 <HAL_UART_IRQHandler+0x2b8>)
 8009bf2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d00b      	beq.n	8009c10 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	2208      	movs	r2, #8
 8009bfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c06:	f043 0208 	orr.w	r2, r3, #8
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d012      	beq.n	8009c42 <HAL_UART_IRQHandler+0x196>
 8009c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d00c      	beq.n	8009c42 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c38:	f043 0220 	orr.w	r2, r3, #32
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	f000 8266 	beq.w	800a11a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c52:	f003 0320 	and.w	r3, r3, #32
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d013      	beq.n	8009c82 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c5e:	f003 0320 	and.w	r3, r3, #32
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d105      	bne.n	8009c72 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009c66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d007      	beq.n	8009c82 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d003      	beq.n	8009c82 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c96:	2b40      	cmp	r3, #64	@ 0x40
 8009c98:	d005      	beq.n	8009ca6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009c9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c9e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d054      	beq.n	8009d50 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f001 f830 	bl	800ad0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	689b      	ldr	r3, [r3, #8]
 8009cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cb6:	2b40      	cmp	r3, #64	@ 0x40
 8009cb8:	d146      	bne.n	8009d48 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	3308      	adds	r3, #8
 8009cc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cc8:	e853 3f00 	ldrex	r3, [r3]
 8009ccc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009cd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009cd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3308      	adds	r3, #8
 8009ce2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009ce6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009cea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009cf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009cf6:	e841 2300 	strex	r3, r2, [r1]
 8009cfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009cfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d1d9      	bne.n	8009cba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d017      	beq.n	8009d40 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d16:	4a15      	ldr	r2, [pc, #84]	@ (8009d6c <HAL_UART_IRQHandler+0x2c0>)
 8009d18:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d20:	4618      	mov	r0, r3
 8009d22:	f7fb f901 	bl	8004f28 <HAL_DMA_Abort_IT>
 8009d26:	4603      	mov	r3, r0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d019      	beq.n	8009d60 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009d3a:	4610      	mov	r0, r2
 8009d3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d3e:	e00f      	b.n	8009d60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 f9f5 	bl	800a130 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d46:	e00b      	b.n	8009d60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 f9f1 	bl	800a130 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d4e:	e007      	b.n	8009d60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 f9ed 	bl	800a130 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009d5e:	e1dc      	b.n	800a11a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d60:	bf00      	nop
    return;
 8009d62:	e1da      	b.n	800a11a <HAL_UART_IRQHandler+0x66e>
 8009d64:	10000001 	.word	0x10000001
 8009d68:	04000120 	.word	0x04000120
 8009d6c:	0800add9 	.word	0x0800add9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	f040 8170 	bne.w	800a05a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d7e:	f003 0310 	and.w	r3, r3, #16
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	f000 8169 	beq.w	800a05a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d8c:	f003 0310 	and.w	r3, r3, #16
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f000 8162 	beq.w	800a05a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2210      	movs	r2, #16
 8009d9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	689b      	ldr	r3, [r3, #8]
 8009da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009da8:	2b40      	cmp	r3, #64	@ 0x40
 8009daa:	f040 80d8 	bne.w	8009f5e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009dbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f000 80af 	beq.w	8009f24 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009dcc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	f080 80a7 	bcs.w	8009f24 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ddc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f003 0320 	and.w	r3, r3, #32
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	f040 8087 	bne.w	8009f02 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e00:	e853 3f00 	ldrex	r3, [r3]
 8009e04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009e08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	461a      	mov	r2, r3
 8009e1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009e2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009e2e:	e841 2300 	strex	r3, r2, [r1]
 8009e32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009e36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1da      	bne.n	8009df4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	3308      	adds	r3, #8
 8009e44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e48:	e853 3f00 	ldrex	r3, [r3]
 8009e4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009e4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009e50:	f023 0301 	bic.w	r3, r3, #1
 8009e54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	3308      	adds	r3, #8
 8009e5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009e62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009e66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009e6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009e6e:	e841 2300 	strex	r3, r2, [r1]
 8009e72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1e1      	bne.n	8009e3e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	3308      	adds	r3, #8
 8009e80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e84:	e853 3f00 	ldrex	r3, [r3]
 8009e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009e8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	3308      	adds	r3, #8
 8009e9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009e9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009ea4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009ea6:	e841 2300 	strex	r3, r2, [r1]
 8009eaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009eac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1e3      	bne.n	8009e7a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2220      	movs	r2, #32
 8009eb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ec8:	e853 3f00 	ldrex	r3, [r3]
 8009ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009ece:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ed0:	f023 0310 	bic.w	r3, r3, #16
 8009ed4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	461a      	mov	r2, r3
 8009ede:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ee2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ee4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ee8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009eea:	e841 2300 	strex	r3, r2, [r1]
 8009eee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d1e4      	bne.n	8009ec0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009efc:	4618      	mov	r0, r3
 8009efe:	f7fa ffba 	bl	8004e76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2202      	movs	r2, #2
 8009f06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f14:	b29b      	uxth	r3, r3
 8009f16:	1ad3      	subs	r3, r2, r3
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 f911 	bl	800a144 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009f22:	e0fc      	b.n	800a11e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	f040 80f5 	bne.w	800a11e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f003 0320 	and.w	r3, r3, #32
 8009f42:	2b20      	cmp	r3, #32
 8009f44:	f040 80eb 	bne.w	800a11e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f54:	4619      	mov	r1, r3
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f8f4 	bl	800a144 <HAL_UARTEx_RxEventCallback>
      return;
 8009f5c:	e0df      	b.n	800a11e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	1ad3      	subs	r3, r2, r3
 8009f6e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	f000 80d1 	beq.w	800a122 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009f80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	f000 80cc 	beq.w	800a122 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f92:	e853 3f00 	ldrex	r3, [r3]
 8009f96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009fac:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009fb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009fb4:	e841 2300 	strex	r3, r2, [r1]
 8009fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009fba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1e4      	bne.n	8009f8a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	3308      	adds	r3, #8
 8009fc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fca:	e853 3f00 	ldrex	r3, [r3]
 8009fce:	623b      	str	r3, [r7, #32]
   return(result);
 8009fd0:	6a3b      	ldr	r3, [r7, #32]
 8009fd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009fd6:	f023 0301 	bic.w	r3, r3, #1
 8009fda:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	3308      	adds	r3, #8
 8009fe4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009fe8:	633a      	str	r2, [r7, #48]	@ 0x30
 8009fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ff0:	e841 2300 	strex	r3, r2, [r1]
 8009ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d1e1      	bne.n	8009fc0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2220      	movs	r2, #32
 800a000:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2200      	movs	r2, #0
 800a008:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	e853 3f00 	ldrex	r3, [r3]
 800a01c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f023 0310 	bic.w	r3, r3, #16
 800a024:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	461a      	mov	r2, r3
 800a02e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a032:	61fb      	str	r3, [r7, #28]
 800a034:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a036:	69b9      	ldr	r1, [r7, #24]
 800a038:	69fa      	ldr	r2, [r7, #28]
 800a03a:	e841 2300 	strex	r3, r2, [r1]
 800a03e:	617b      	str	r3, [r7, #20]
   return(result);
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d1e4      	bne.n	800a010 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2202      	movs	r2, #2
 800a04a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a04c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a050:	4619      	mov	r1, r3
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f000 f876 	bl	800a144 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a058:	e063      	b.n	800a122 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a05a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a05e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a062:	2b00      	cmp	r3, #0
 800a064:	d00e      	beq.n	800a084 <HAL_UART_IRQHandler+0x5d8>
 800a066:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a06a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d008      	beq.n	800a084 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a07a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f001 fdab 	bl	800bbd8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a082:	e051      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d014      	beq.n	800a0ba <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d105      	bne.n	800a0a8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a09c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a0a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d008      	beq.n	800a0ba <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d03a      	beq.n	800a126 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	4798      	blx	r3
    }
    return;
 800a0b8:	e035      	b.n	800a126 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a0ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d009      	beq.n	800a0da <HAL_UART_IRQHandler+0x62e>
 800a0c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d003      	beq.n	800a0da <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f001 f834 	bl	800b140 <UART_EndTransmit_IT>
    return;
 800a0d8:	e026      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a0da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d009      	beq.n	800a0fa <HAL_UART_IRQHandler+0x64e>
 800a0e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d003      	beq.n	800a0fa <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f001 fd84 	bl	800bc00 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a0f8:	e016      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a0fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a102:	2b00      	cmp	r3, #0
 800a104:	d010      	beq.n	800a128 <HAL_UART_IRQHandler+0x67c>
 800a106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	da0c      	bge.n	800a128 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f001 fd6c 	bl	800bbec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a114:	e008      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
      return;
 800a116:	bf00      	nop
 800a118:	e006      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
    return;
 800a11a:	bf00      	nop
 800a11c:	e004      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
      return;
 800a11e:	bf00      	nop
 800a120:	e002      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
      return;
 800a122:	bf00      	nop
 800a124:	e000      	b.n	800a128 <HAL_UART_IRQHandler+0x67c>
    return;
 800a126:	bf00      	nop
  }
}
 800a128:	37e8      	adds	r7, #232	@ 0xe8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop

0800a130 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a130:	b480      	push	{r7}
 800a132:	b083      	sub	sp, #12
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a138:	bf00      	nop
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	460b      	mov	r3, r1
 800a14e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a150:	bf00      	nop
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a15c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a160:	b08c      	sub	sp, #48	@ 0x30
 800a162:	af00      	add	r7, sp, #0
 800a164:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	689a      	ldr	r2, [r3, #8]
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	691b      	ldr	r3, [r3, #16]
 800a174:	431a      	orrs	r2, r3
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	695b      	ldr	r3, [r3, #20]
 800a17a:	431a      	orrs	r2, r3
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	69db      	ldr	r3, [r3, #28]
 800a180:	4313      	orrs	r3, r2
 800a182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	4baa      	ldr	r3, [pc, #680]	@ (800a434 <UART_SetConfig+0x2d8>)
 800a18c:	4013      	ands	r3, r2
 800a18e:	697a      	ldr	r2, [r7, #20]
 800a190:	6812      	ldr	r2, [r2, #0]
 800a192:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a194:	430b      	orrs	r3, r1
 800a196:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	68da      	ldr	r2, [r3, #12]
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	430a      	orrs	r2, r1
 800a1ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a9f      	ldr	r2, [pc, #636]	@ (800a438 <UART_SetConfig+0x2dc>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d004      	beq.n	800a1c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	6a1b      	ldr	r3, [r3, #32]
 800a1c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a1d2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a1d6:	697a      	ldr	r2, [r7, #20]
 800a1d8:	6812      	ldr	r2, [r2, #0]
 800a1da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1dc:	430b      	orrs	r3, r1
 800a1de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a1e0:	697b      	ldr	r3, [r7, #20]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e6:	f023 010f 	bic.w	r1, r3, #15
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	430a      	orrs	r2, r1
 800a1f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a90      	ldr	r2, [pc, #576]	@ (800a43c <UART_SetConfig+0x2e0>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d125      	bne.n	800a24c <UART_SetConfig+0xf0>
 800a200:	4b8f      	ldr	r3, [pc, #572]	@ (800a440 <UART_SetConfig+0x2e4>)
 800a202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a206:	f003 0303 	and.w	r3, r3, #3
 800a20a:	2b03      	cmp	r3, #3
 800a20c:	d81a      	bhi.n	800a244 <UART_SetConfig+0xe8>
 800a20e:	a201      	add	r2, pc, #4	@ (adr r2, 800a214 <UART_SetConfig+0xb8>)
 800a210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a214:	0800a225 	.word	0x0800a225
 800a218:	0800a235 	.word	0x0800a235
 800a21c:	0800a22d 	.word	0x0800a22d
 800a220:	0800a23d 	.word	0x0800a23d
 800a224:	2301      	movs	r3, #1
 800a226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a22a:	e116      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a22c:	2302      	movs	r3, #2
 800a22e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a232:	e112      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a234:	2304      	movs	r3, #4
 800a236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a23a:	e10e      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a23c:	2308      	movs	r3, #8
 800a23e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a242:	e10a      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a244:	2310      	movs	r3, #16
 800a246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a24a:	e106      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a7c      	ldr	r2, [pc, #496]	@ (800a444 <UART_SetConfig+0x2e8>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d138      	bne.n	800a2c8 <UART_SetConfig+0x16c>
 800a256:	4b7a      	ldr	r3, [pc, #488]	@ (800a440 <UART_SetConfig+0x2e4>)
 800a258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a25c:	f003 030c 	and.w	r3, r3, #12
 800a260:	2b0c      	cmp	r3, #12
 800a262:	d82d      	bhi.n	800a2c0 <UART_SetConfig+0x164>
 800a264:	a201      	add	r2, pc, #4	@ (adr r2, 800a26c <UART_SetConfig+0x110>)
 800a266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a26a:	bf00      	nop
 800a26c:	0800a2a1 	.word	0x0800a2a1
 800a270:	0800a2c1 	.word	0x0800a2c1
 800a274:	0800a2c1 	.word	0x0800a2c1
 800a278:	0800a2c1 	.word	0x0800a2c1
 800a27c:	0800a2b1 	.word	0x0800a2b1
 800a280:	0800a2c1 	.word	0x0800a2c1
 800a284:	0800a2c1 	.word	0x0800a2c1
 800a288:	0800a2c1 	.word	0x0800a2c1
 800a28c:	0800a2a9 	.word	0x0800a2a9
 800a290:	0800a2c1 	.word	0x0800a2c1
 800a294:	0800a2c1 	.word	0x0800a2c1
 800a298:	0800a2c1 	.word	0x0800a2c1
 800a29c:	0800a2b9 	.word	0x0800a2b9
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2a6:	e0d8      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a2a8:	2302      	movs	r3, #2
 800a2aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ae:	e0d4      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a2b0:	2304      	movs	r3, #4
 800a2b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2b6:	e0d0      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a2b8:	2308      	movs	r3, #8
 800a2ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2be:	e0cc      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a2c0:	2310      	movs	r3, #16
 800a2c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2c6:	e0c8      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a5e      	ldr	r2, [pc, #376]	@ (800a448 <UART_SetConfig+0x2ec>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d125      	bne.n	800a31e <UART_SetConfig+0x1c2>
 800a2d2:	4b5b      	ldr	r3, [pc, #364]	@ (800a440 <UART_SetConfig+0x2e4>)
 800a2d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a2dc:	2b30      	cmp	r3, #48	@ 0x30
 800a2de:	d016      	beq.n	800a30e <UART_SetConfig+0x1b2>
 800a2e0:	2b30      	cmp	r3, #48	@ 0x30
 800a2e2:	d818      	bhi.n	800a316 <UART_SetConfig+0x1ba>
 800a2e4:	2b20      	cmp	r3, #32
 800a2e6:	d00a      	beq.n	800a2fe <UART_SetConfig+0x1a2>
 800a2e8:	2b20      	cmp	r3, #32
 800a2ea:	d814      	bhi.n	800a316 <UART_SetConfig+0x1ba>
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d002      	beq.n	800a2f6 <UART_SetConfig+0x19a>
 800a2f0:	2b10      	cmp	r3, #16
 800a2f2:	d008      	beq.n	800a306 <UART_SetConfig+0x1aa>
 800a2f4:	e00f      	b.n	800a316 <UART_SetConfig+0x1ba>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2fc:	e0ad      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a2fe:	2302      	movs	r3, #2
 800a300:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a304:	e0a9      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a306:	2304      	movs	r3, #4
 800a308:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a30c:	e0a5      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a30e:	2308      	movs	r3, #8
 800a310:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a314:	e0a1      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a316:	2310      	movs	r3, #16
 800a318:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a31c:	e09d      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	4a4a      	ldr	r2, [pc, #296]	@ (800a44c <UART_SetConfig+0x2f0>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d125      	bne.n	800a374 <UART_SetConfig+0x218>
 800a328:	4b45      	ldr	r3, [pc, #276]	@ (800a440 <UART_SetConfig+0x2e4>)
 800a32a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a32e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a332:	2bc0      	cmp	r3, #192	@ 0xc0
 800a334:	d016      	beq.n	800a364 <UART_SetConfig+0x208>
 800a336:	2bc0      	cmp	r3, #192	@ 0xc0
 800a338:	d818      	bhi.n	800a36c <UART_SetConfig+0x210>
 800a33a:	2b80      	cmp	r3, #128	@ 0x80
 800a33c:	d00a      	beq.n	800a354 <UART_SetConfig+0x1f8>
 800a33e:	2b80      	cmp	r3, #128	@ 0x80
 800a340:	d814      	bhi.n	800a36c <UART_SetConfig+0x210>
 800a342:	2b00      	cmp	r3, #0
 800a344:	d002      	beq.n	800a34c <UART_SetConfig+0x1f0>
 800a346:	2b40      	cmp	r3, #64	@ 0x40
 800a348:	d008      	beq.n	800a35c <UART_SetConfig+0x200>
 800a34a:	e00f      	b.n	800a36c <UART_SetConfig+0x210>
 800a34c:	2300      	movs	r3, #0
 800a34e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a352:	e082      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a354:	2302      	movs	r3, #2
 800a356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a35a:	e07e      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a35c:	2304      	movs	r3, #4
 800a35e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a362:	e07a      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a364:	2308      	movs	r3, #8
 800a366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a36a:	e076      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a36c:	2310      	movs	r3, #16
 800a36e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a372:	e072      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a35      	ldr	r2, [pc, #212]	@ (800a450 <UART_SetConfig+0x2f4>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d12a      	bne.n	800a3d4 <UART_SetConfig+0x278>
 800a37e:	4b30      	ldr	r3, [pc, #192]	@ (800a440 <UART_SetConfig+0x2e4>)
 800a380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a384:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a388:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a38c:	d01a      	beq.n	800a3c4 <UART_SetConfig+0x268>
 800a38e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a392:	d81b      	bhi.n	800a3cc <UART_SetConfig+0x270>
 800a394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a398:	d00c      	beq.n	800a3b4 <UART_SetConfig+0x258>
 800a39a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a39e:	d815      	bhi.n	800a3cc <UART_SetConfig+0x270>
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d003      	beq.n	800a3ac <UART_SetConfig+0x250>
 800a3a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3a8:	d008      	beq.n	800a3bc <UART_SetConfig+0x260>
 800a3aa:	e00f      	b.n	800a3cc <UART_SetConfig+0x270>
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3b2:	e052      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a3b4:	2302      	movs	r3, #2
 800a3b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3ba:	e04e      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a3bc:	2304      	movs	r3, #4
 800a3be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3c2:	e04a      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a3c4:	2308      	movs	r3, #8
 800a3c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3ca:	e046      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a3cc:	2310      	movs	r3, #16
 800a3ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3d2:	e042      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a17      	ldr	r2, [pc, #92]	@ (800a438 <UART_SetConfig+0x2dc>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d13a      	bne.n	800a454 <UART_SetConfig+0x2f8>
 800a3de:	4b18      	ldr	r3, [pc, #96]	@ (800a440 <UART_SetConfig+0x2e4>)
 800a3e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a3e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3ec:	d01a      	beq.n	800a424 <UART_SetConfig+0x2c8>
 800a3ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3f2:	d81b      	bhi.n	800a42c <UART_SetConfig+0x2d0>
 800a3f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3f8:	d00c      	beq.n	800a414 <UART_SetConfig+0x2b8>
 800a3fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3fe:	d815      	bhi.n	800a42c <UART_SetConfig+0x2d0>
 800a400:	2b00      	cmp	r3, #0
 800a402:	d003      	beq.n	800a40c <UART_SetConfig+0x2b0>
 800a404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a408:	d008      	beq.n	800a41c <UART_SetConfig+0x2c0>
 800a40a:	e00f      	b.n	800a42c <UART_SetConfig+0x2d0>
 800a40c:	2300      	movs	r3, #0
 800a40e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a412:	e022      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a414:	2302      	movs	r3, #2
 800a416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a41a:	e01e      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a41c:	2304      	movs	r3, #4
 800a41e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a422:	e01a      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a424:	2308      	movs	r3, #8
 800a426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a42a:	e016      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a42c:	2310      	movs	r3, #16
 800a42e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a432:	e012      	b.n	800a45a <UART_SetConfig+0x2fe>
 800a434:	cfff69f3 	.word	0xcfff69f3
 800a438:	40008000 	.word	0x40008000
 800a43c:	40013800 	.word	0x40013800
 800a440:	40021000 	.word	0x40021000
 800a444:	40004400 	.word	0x40004400
 800a448:	40004800 	.word	0x40004800
 800a44c:	40004c00 	.word	0x40004c00
 800a450:	40005000 	.word	0x40005000
 800a454:	2310      	movs	r3, #16
 800a456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4aae      	ldr	r2, [pc, #696]	@ (800a718 <UART_SetConfig+0x5bc>)
 800a460:	4293      	cmp	r3, r2
 800a462:	f040 8097 	bne.w	800a594 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a466:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a46a:	2b08      	cmp	r3, #8
 800a46c:	d823      	bhi.n	800a4b6 <UART_SetConfig+0x35a>
 800a46e:	a201      	add	r2, pc, #4	@ (adr r2, 800a474 <UART_SetConfig+0x318>)
 800a470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a474:	0800a499 	.word	0x0800a499
 800a478:	0800a4b7 	.word	0x0800a4b7
 800a47c:	0800a4a1 	.word	0x0800a4a1
 800a480:	0800a4b7 	.word	0x0800a4b7
 800a484:	0800a4a7 	.word	0x0800a4a7
 800a488:	0800a4b7 	.word	0x0800a4b7
 800a48c:	0800a4b7 	.word	0x0800a4b7
 800a490:	0800a4b7 	.word	0x0800a4b7
 800a494:	0800a4af 	.word	0x0800a4af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a498:	f7fc fdac 	bl	8006ff4 <HAL_RCC_GetPCLK1Freq>
 800a49c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a49e:	e010      	b.n	800a4c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4a0:	4b9e      	ldr	r3, [pc, #632]	@ (800a71c <UART_SetConfig+0x5c0>)
 800a4a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4a4:	e00d      	b.n	800a4c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4a6:	f7fc fd37 	bl	8006f18 <HAL_RCC_GetSysClockFreq>
 800a4aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4ac:	e009      	b.n	800a4c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4b4:	e005      	b.n	800a4c2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a4c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	f000 8130 	beq.w	800a72a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ce:	4a94      	ldr	r2, [pc, #592]	@ (800a720 <UART_SetConfig+0x5c4>)
 800a4d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4d8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4dc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	685a      	ldr	r2, [r3, #4]
 800a4e2:	4613      	mov	r3, r2
 800a4e4:	005b      	lsls	r3, r3, #1
 800a4e6:	4413      	add	r3, r2
 800a4e8:	69ba      	ldr	r2, [r7, #24]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d305      	bcc.n	800a4fa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a4f4:	69ba      	ldr	r2, [r7, #24]
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d903      	bls.n	800a502 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a500:	e113      	b.n	800a72a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a504:	2200      	movs	r2, #0
 800a506:	60bb      	str	r3, [r7, #8]
 800a508:	60fa      	str	r2, [r7, #12]
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a50e:	4a84      	ldr	r2, [pc, #528]	@ (800a720 <UART_SetConfig+0x5c4>)
 800a510:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a514:	b29b      	uxth	r3, r3
 800a516:	2200      	movs	r2, #0
 800a518:	603b      	str	r3, [r7, #0]
 800a51a:	607a      	str	r2, [r7, #4]
 800a51c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a520:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a524:	f7f6 fbd8 	bl	8000cd8 <__aeabi_uldivmod>
 800a528:	4602      	mov	r2, r0
 800a52a:	460b      	mov	r3, r1
 800a52c:	4610      	mov	r0, r2
 800a52e:	4619      	mov	r1, r3
 800a530:	f04f 0200 	mov.w	r2, #0
 800a534:	f04f 0300 	mov.w	r3, #0
 800a538:	020b      	lsls	r3, r1, #8
 800a53a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a53e:	0202      	lsls	r2, r0, #8
 800a540:	6979      	ldr	r1, [r7, #20]
 800a542:	6849      	ldr	r1, [r1, #4]
 800a544:	0849      	lsrs	r1, r1, #1
 800a546:	2000      	movs	r0, #0
 800a548:	460c      	mov	r4, r1
 800a54a:	4605      	mov	r5, r0
 800a54c:	eb12 0804 	adds.w	r8, r2, r4
 800a550:	eb43 0905 	adc.w	r9, r3, r5
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	685b      	ldr	r3, [r3, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	469a      	mov	sl, r3
 800a55c:	4693      	mov	fp, r2
 800a55e:	4652      	mov	r2, sl
 800a560:	465b      	mov	r3, fp
 800a562:	4640      	mov	r0, r8
 800a564:	4649      	mov	r1, r9
 800a566:	f7f6 fbb7 	bl	8000cd8 <__aeabi_uldivmod>
 800a56a:	4602      	mov	r2, r0
 800a56c:	460b      	mov	r3, r1
 800a56e:	4613      	mov	r3, r2
 800a570:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a572:	6a3b      	ldr	r3, [r7, #32]
 800a574:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a578:	d308      	bcc.n	800a58c <UART_SetConfig+0x430>
 800a57a:	6a3b      	ldr	r3, [r7, #32]
 800a57c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a580:	d204      	bcs.n	800a58c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	6a3a      	ldr	r2, [r7, #32]
 800a588:	60da      	str	r2, [r3, #12]
 800a58a:	e0ce      	b.n	800a72a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a58c:	2301      	movs	r3, #1
 800a58e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a592:	e0ca      	b.n	800a72a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	69db      	ldr	r3, [r3, #28]
 800a598:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a59c:	d166      	bne.n	800a66c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a59e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a5a2:	2b08      	cmp	r3, #8
 800a5a4:	d827      	bhi.n	800a5f6 <UART_SetConfig+0x49a>
 800a5a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5ac <UART_SetConfig+0x450>)
 800a5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5ac:	0800a5d1 	.word	0x0800a5d1
 800a5b0:	0800a5d9 	.word	0x0800a5d9
 800a5b4:	0800a5e1 	.word	0x0800a5e1
 800a5b8:	0800a5f7 	.word	0x0800a5f7
 800a5bc:	0800a5e7 	.word	0x0800a5e7
 800a5c0:	0800a5f7 	.word	0x0800a5f7
 800a5c4:	0800a5f7 	.word	0x0800a5f7
 800a5c8:	0800a5f7 	.word	0x0800a5f7
 800a5cc:	0800a5ef 	.word	0x0800a5ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5d0:	f7fc fd10 	bl	8006ff4 <HAL_RCC_GetPCLK1Freq>
 800a5d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5d6:	e014      	b.n	800a602 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5d8:	f7fc fd22 	bl	8007020 <HAL_RCC_GetPCLK2Freq>
 800a5dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5de:	e010      	b.n	800a602 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a5e0:	4b4e      	ldr	r3, [pc, #312]	@ (800a71c <UART_SetConfig+0x5c0>)
 800a5e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5e4:	e00d      	b.n	800a602 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a5e6:	f7fc fc97 	bl	8006f18 <HAL_RCC_GetSysClockFreq>
 800a5ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5ec:	e009      	b.n	800a602 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5f4:	e005      	b.n	800a602 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a600:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a604:	2b00      	cmp	r3, #0
 800a606:	f000 8090 	beq.w	800a72a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60e:	4a44      	ldr	r2, [pc, #272]	@ (800a720 <UART_SetConfig+0x5c4>)
 800a610:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a614:	461a      	mov	r2, r3
 800a616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a618:	fbb3 f3f2 	udiv	r3, r3, r2
 800a61c:	005a      	lsls	r2, r3, #1
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	085b      	lsrs	r3, r3, #1
 800a624:	441a      	add	r2, r3
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a62e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a630:	6a3b      	ldr	r3, [r7, #32]
 800a632:	2b0f      	cmp	r3, #15
 800a634:	d916      	bls.n	800a664 <UART_SetConfig+0x508>
 800a636:	6a3b      	ldr	r3, [r7, #32]
 800a638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a63c:	d212      	bcs.n	800a664 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a63e:	6a3b      	ldr	r3, [r7, #32]
 800a640:	b29b      	uxth	r3, r3
 800a642:	f023 030f 	bic.w	r3, r3, #15
 800a646:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a648:	6a3b      	ldr	r3, [r7, #32]
 800a64a:	085b      	lsrs	r3, r3, #1
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	f003 0307 	and.w	r3, r3, #7
 800a652:	b29a      	uxth	r2, r3
 800a654:	8bfb      	ldrh	r3, [r7, #30]
 800a656:	4313      	orrs	r3, r2
 800a658:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	8bfa      	ldrh	r2, [r7, #30]
 800a660:	60da      	str	r2, [r3, #12]
 800a662:	e062      	b.n	800a72a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a66a:	e05e      	b.n	800a72a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a66c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a670:	2b08      	cmp	r3, #8
 800a672:	d828      	bhi.n	800a6c6 <UART_SetConfig+0x56a>
 800a674:	a201      	add	r2, pc, #4	@ (adr r2, 800a67c <UART_SetConfig+0x520>)
 800a676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a67a:	bf00      	nop
 800a67c:	0800a6a1 	.word	0x0800a6a1
 800a680:	0800a6a9 	.word	0x0800a6a9
 800a684:	0800a6b1 	.word	0x0800a6b1
 800a688:	0800a6c7 	.word	0x0800a6c7
 800a68c:	0800a6b7 	.word	0x0800a6b7
 800a690:	0800a6c7 	.word	0x0800a6c7
 800a694:	0800a6c7 	.word	0x0800a6c7
 800a698:	0800a6c7 	.word	0x0800a6c7
 800a69c:	0800a6bf 	.word	0x0800a6bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6a0:	f7fc fca8 	bl	8006ff4 <HAL_RCC_GetPCLK1Freq>
 800a6a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6a6:	e014      	b.n	800a6d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6a8:	f7fc fcba 	bl	8007020 <HAL_RCC_GetPCLK2Freq>
 800a6ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6ae:	e010      	b.n	800a6d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6b0:	4b1a      	ldr	r3, [pc, #104]	@ (800a71c <UART_SetConfig+0x5c0>)
 800a6b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a6b4:	e00d      	b.n	800a6d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6b6:	f7fc fc2f 	bl	8006f18 <HAL_RCC_GetSysClockFreq>
 800a6ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6bc:	e009      	b.n	800a6d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a6c4:	e005      	b.n	800a6d2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a6d0:	bf00      	nop
    }

    if (pclk != 0U)
 800a6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d028      	beq.n	800a72a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6dc:	4a10      	ldr	r2, [pc, #64]	@ (800a720 <UART_SetConfig+0x5c4>)
 800a6de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6e6:	fbb3 f2f2 	udiv	r2, r3, r2
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	085b      	lsrs	r3, r3, #1
 800a6f0:	441a      	add	r2, r3
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	685b      	ldr	r3, [r3, #4]
 800a6f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a6fc:	6a3b      	ldr	r3, [r7, #32]
 800a6fe:	2b0f      	cmp	r3, #15
 800a700:	d910      	bls.n	800a724 <UART_SetConfig+0x5c8>
 800a702:	6a3b      	ldr	r3, [r7, #32]
 800a704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a708:	d20c      	bcs.n	800a724 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a70a:	6a3b      	ldr	r3, [r7, #32]
 800a70c:	b29a      	uxth	r2, r3
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	60da      	str	r2, [r3, #12]
 800a714:	e009      	b.n	800a72a <UART_SetConfig+0x5ce>
 800a716:	bf00      	nop
 800a718:	40008000 	.word	0x40008000
 800a71c:	00f42400 	.word	0x00f42400
 800a720:	0801764c 	.word	0x0801764c
      }
      else
      {
        ret = HAL_ERROR;
 800a724:	2301      	movs	r3, #1
 800a726:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	2201      	movs	r2, #1
 800a72e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	2201      	movs	r2, #1
 800a736:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	2200      	movs	r2, #0
 800a73e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	2200      	movs	r2, #0
 800a744:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a746:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3730      	adds	r7, #48	@ 0x30
 800a74e:	46bd      	mov	sp, r7
 800a750:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a754 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a754:	b480      	push	{r7}
 800a756:	b083      	sub	sp, #12
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a760:	f003 0308 	and.w	r3, r3, #8
 800a764:	2b00      	cmp	r3, #0
 800a766:	d00a      	beq.n	800a77e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	685b      	ldr	r3, [r3, #4]
 800a76e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	430a      	orrs	r2, r1
 800a77c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a782:	f003 0301 	and.w	r3, r3, #1
 800a786:	2b00      	cmp	r3, #0
 800a788:	d00a      	beq.n	800a7a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	430a      	orrs	r2, r1
 800a79e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7a4:	f003 0302 	and.w	r3, r3, #2
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d00a      	beq.n	800a7c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	430a      	orrs	r2, r1
 800a7c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c6:	f003 0304 	and.w	r3, r3, #4
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d00a      	beq.n	800a7e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	685b      	ldr	r3, [r3, #4]
 800a7d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	430a      	orrs	r2, r1
 800a7e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7e8:	f003 0310 	and.w	r3, r3, #16
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d00a      	beq.n	800a806 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	689b      	ldr	r3, [r3, #8]
 800a7f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	430a      	orrs	r2, r1
 800a804:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a80a:	f003 0320 	and.w	r3, r3, #32
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d00a      	beq.n	800a828 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	689b      	ldr	r3, [r3, #8]
 800a818:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	430a      	orrs	r2, r1
 800a826:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a82c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a830:	2b00      	cmp	r3, #0
 800a832:	d01a      	beq.n	800a86a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	430a      	orrs	r2, r1
 800a848:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a84e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a852:	d10a      	bne.n	800a86a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	685b      	ldr	r3, [r3, #4]
 800a85a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	430a      	orrs	r2, r1
 800a868:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a86e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a872:	2b00      	cmp	r3, #0
 800a874:	d00a      	beq.n	800a88c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	430a      	orrs	r2, r1
 800a88a:	605a      	str	r2, [r3, #4]
  }
}
 800a88c:	bf00      	nop
 800a88e:	370c      	adds	r7, #12
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr

0800a898 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b098      	sub	sp, #96	@ 0x60
 800a89c:	af02      	add	r7, sp, #8
 800a89e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a8a8:	f7fa f8d6 	bl	8004a58 <HAL_GetTick>
 800a8ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f003 0308 	and.w	r3, r3, #8
 800a8b8:	2b08      	cmp	r3, #8
 800a8ba:	d12f      	bne.n	800a91c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a8c0:	9300      	str	r3, [sp, #0]
 800a8c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 f88e 	bl	800a9ec <UART_WaitOnFlagUntilTimeout>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d022      	beq.n	800a91c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8de:	e853 3f00 	ldrex	r3, [r3]
 800a8e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8ea:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8fc:	e841 2300 	strex	r3, r2, [r1]
 800a900:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a902:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a904:	2b00      	cmp	r3, #0
 800a906:	d1e6      	bne.n	800a8d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2220      	movs	r2, #32
 800a90c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a918:	2303      	movs	r3, #3
 800a91a:	e063      	b.n	800a9e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f003 0304 	and.w	r3, r3, #4
 800a926:	2b04      	cmp	r3, #4
 800a928:	d149      	bne.n	800a9be <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a92a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a92e:	9300      	str	r3, [sp, #0]
 800a930:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a932:	2200      	movs	r2, #0
 800a934:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 f857 	bl	800a9ec <UART_WaitOnFlagUntilTimeout>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d03c      	beq.n	800a9be <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94c:	e853 3f00 	ldrex	r3, [r3]
 800a950:	623b      	str	r3, [r7, #32]
   return(result);
 800a952:	6a3b      	ldr	r3, [r7, #32]
 800a954:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a958:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	461a      	mov	r2, r3
 800a960:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a962:	633b      	str	r3, [r7, #48]	@ 0x30
 800a964:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a966:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a968:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a96a:	e841 2300 	strex	r3, r2, [r1]
 800a96e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a972:	2b00      	cmp	r3, #0
 800a974:	d1e6      	bne.n	800a944 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	3308      	adds	r3, #8
 800a97c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	e853 3f00 	ldrex	r3, [r3]
 800a984:	60fb      	str	r3, [r7, #12]
   return(result);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	f023 0301 	bic.w	r3, r3, #1
 800a98c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	3308      	adds	r3, #8
 800a994:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a996:	61fa      	str	r2, [r7, #28]
 800a998:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a99a:	69b9      	ldr	r1, [r7, #24]
 800a99c:	69fa      	ldr	r2, [r7, #28]
 800a99e:	e841 2300 	strex	r3, r2, [r1]
 800a9a2:	617b      	str	r3, [r7, #20]
   return(result);
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d1e5      	bne.n	800a976 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2220      	movs	r2, #32
 800a9ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9ba:	2303      	movs	r3, #3
 800a9bc:	e012      	b.n	800a9e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2220      	movs	r2, #32
 800a9c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2220      	movs	r2, #32
 800a9ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a9e2:	2300      	movs	r3, #0
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3758      	adds	r7, #88	@ 0x58
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bd80      	pop	{r7, pc}

0800a9ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b084      	sub	sp, #16
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	60f8      	str	r0, [r7, #12]
 800a9f4:	60b9      	str	r1, [r7, #8]
 800a9f6:	603b      	str	r3, [r7, #0]
 800a9f8:	4613      	mov	r3, r2
 800a9fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9fc:	e04f      	b.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9fe:	69bb      	ldr	r3, [r7, #24]
 800aa00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa04:	d04b      	beq.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa06:	f7fa f827 	bl	8004a58 <HAL_GetTick>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	1ad3      	subs	r3, r2, r3
 800aa10:	69ba      	ldr	r2, [r7, #24]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d302      	bcc.n	800aa1c <UART_WaitOnFlagUntilTimeout+0x30>
 800aa16:	69bb      	ldr	r3, [r7, #24]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d101      	bne.n	800aa20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aa1c:	2303      	movs	r3, #3
 800aa1e:	e04e      	b.n	800aabe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f003 0304 	and.w	r3, r3, #4
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d037      	beq.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	2b80      	cmp	r3, #128	@ 0x80
 800aa32:	d034      	beq.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	2b40      	cmp	r3, #64	@ 0x40
 800aa38:	d031      	beq.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	69db      	ldr	r3, [r3, #28]
 800aa40:	f003 0308 	and.w	r3, r3, #8
 800aa44:	2b08      	cmp	r3, #8
 800aa46:	d110      	bne.n	800aa6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	2208      	movs	r2, #8
 800aa4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f000 f95b 	bl	800ad0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2208      	movs	r2, #8
 800aa5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2200      	movs	r2, #0
 800aa62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aa66:	2301      	movs	r3, #1
 800aa68:	e029      	b.n	800aabe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	69db      	ldr	r3, [r3, #28]
 800aa70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa78:	d111      	bne.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa84:	68f8      	ldr	r0, [r7, #12]
 800aa86:	f000 f941 	bl	800ad0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2220      	movs	r2, #32
 800aa8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800aa9a:	2303      	movs	r3, #3
 800aa9c:	e00f      	b.n	800aabe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	69da      	ldr	r2, [r3, #28]
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	68ba      	ldr	r2, [r7, #8]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	bf0c      	ite	eq
 800aaae:	2301      	moveq	r3, #1
 800aab0:	2300      	movne	r3, #0
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	461a      	mov	r2, r3
 800aab6:	79fb      	ldrb	r3, [r7, #7]
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d0a0      	beq.n	800a9fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}
	...

0800aac8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b0a3      	sub	sp, #140	@ 0x8c
 800aacc:	af00      	add	r7, sp, #0
 800aace:	60f8      	str	r0, [r7, #12]
 800aad0:	60b9      	str	r1, [r7, #8]
 800aad2:	4613      	mov	r3, r2
 800aad4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	68ba      	ldr	r2, [r7, #8]
 800aada:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	88fa      	ldrh	r2, [r7, #6]
 800aae0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	88fa      	ldrh	r2, [r7, #6]
 800aae8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aafa:	d10e      	bne.n	800ab1a <UART_Start_Receive_IT+0x52>
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	691b      	ldr	r3, [r3, #16]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d105      	bne.n	800ab10 <UART_Start_Receive_IT+0x48>
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800ab0a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab0e:	e02d      	b.n	800ab6c <UART_Start_Receive_IT+0xa4>
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	22ff      	movs	r2, #255	@ 0xff
 800ab14:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab18:	e028      	b.n	800ab6c <UART_Start_Receive_IT+0xa4>
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d10d      	bne.n	800ab3e <UART_Start_Receive_IT+0x76>
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	691b      	ldr	r3, [r3, #16]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d104      	bne.n	800ab34 <UART_Start_Receive_IT+0x6c>
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	22ff      	movs	r2, #255	@ 0xff
 800ab2e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab32:	e01b      	b.n	800ab6c <UART_Start_Receive_IT+0xa4>
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	227f      	movs	r2, #127	@ 0x7f
 800ab38:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab3c:	e016      	b.n	800ab6c <UART_Start_Receive_IT+0xa4>
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	689b      	ldr	r3, [r3, #8]
 800ab42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab46:	d10d      	bne.n	800ab64 <UART_Start_Receive_IT+0x9c>
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	691b      	ldr	r3, [r3, #16]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d104      	bne.n	800ab5a <UART_Start_Receive_IT+0x92>
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	227f      	movs	r2, #127	@ 0x7f
 800ab54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab58:	e008      	b.n	800ab6c <UART_Start_Receive_IT+0xa4>
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	223f      	movs	r2, #63	@ 0x3f
 800ab5e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab62:	e003      	b.n	800ab6c <UART_Start_Receive_IT+0xa4>
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	2200      	movs	r2, #0
 800ab68:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2222      	movs	r2, #34	@ 0x22
 800ab78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	3308      	adds	r3, #8
 800ab82:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ab86:	e853 3f00 	ldrex	r3, [r3]
 800ab8a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ab8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab8e:	f043 0301 	orr.w	r3, r3, #1
 800ab92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	3308      	adds	r3, #8
 800ab9c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800aba0:	673a      	str	r2, [r7, #112]	@ 0x70
 800aba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aba4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800aba6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800aba8:	e841 2300 	strex	r3, r2, [r1]
 800abac:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800abae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d1e3      	bne.n	800ab7c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800abb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abbc:	d14f      	bne.n	800ac5e <UART_Start_Receive_IT+0x196>
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800abc4:	88fa      	ldrh	r2, [r7, #6]
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d349      	bcc.n	800ac5e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	689b      	ldr	r3, [r3, #8]
 800abce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abd2:	d107      	bne.n	800abe4 <UART_Start_Receive_IT+0x11c>
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	691b      	ldr	r3, [r3, #16]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d103      	bne.n	800abe4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	4a47      	ldr	r2, [pc, #284]	@ (800acfc <UART_Start_Receive_IT+0x234>)
 800abe0:	675a      	str	r2, [r3, #116]	@ 0x74
 800abe2:	e002      	b.n	800abea <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	4a46      	ldr	r2, [pc, #280]	@ (800ad00 <UART_Start_Receive_IT+0x238>)
 800abe8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	691b      	ldr	r3, [r3, #16]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d01a      	beq.n	800ac28 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800abfa:	e853 3f00 	ldrex	r3, [r3]
 800abfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ac00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	461a      	mov	r2, r3
 800ac10:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ac14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac16:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac18:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ac1a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ac1c:	e841 2300 	strex	r3, r2, [r1]
 800ac20:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800ac22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d1e4      	bne.n	800abf2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	3308      	adds	r3, #8
 800ac2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac32:	e853 3f00 	ldrex	r3, [r3]
 800ac36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	3308      	adds	r3, #8
 800ac46:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ac48:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ac4a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac4c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ac4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac50:	e841 2300 	strex	r3, r2, [r1]
 800ac54:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ac56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d1e5      	bne.n	800ac28 <UART_Start_Receive_IT+0x160>
 800ac5c:	e046      	b.n	800acec <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac66:	d107      	bne.n	800ac78 <UART_Start_Receive_IT+0x1b0>
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	691b      	ldr	r3, [r3, #16]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d103      	bne.n	800ac78 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	4a24      	ldr	r2, [pc, #144]	@ (800ad04 <UART_Start_Receive_IT+0x23c>)
 800ac74:	675a      	str	r2, [r3, #116]	@ 0x74
 800ac76:	e002      	b.n	800ac7e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	4a23      	ldr	r2, [pc, #140]	@ (800ad08 <UART_Start_Receive_IT+0x240>)
 800ac7c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	691b      	ldr	r3, [r3, #16]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d019      	beq.n	800acba <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac8e:	e853 3f00 	ldrex	r3, [r3]
 800ac92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac96:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ac9a:	677b      	str	r3, [r7, #116]	@ 0x74
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	461a      	mov	r2, r3
 800aca2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aca4:	637b      	str	r3, [r7, #52]	@ 0x34
 800aca6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800acaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acac:	e841 2300 	strex	r3, r2, [r1]
 800acb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800acb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d1e6      	bne.n	800ac86 <UART_Start_Receive_IT+0x1be>
 800acb8:	e018      	b.n	800acec <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	e853 3f00 	ldrex	r3, [r3]
 800acc6:	613b      	str	r3, [r7, #16]
   return(result);
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	f043 0320 	orr.w	r3, r3, #32
 800acce:	67bb      	str	r3, [r7, #120]	@ 0x78
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	461a      	mov	r2, r3
 800acd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800acd8:	623b      	str	r3, [r7, #32]
 800acda:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acdc:	69f9      	ldr	r1, [r7, #28]
 800acde:	6a3a      	ldr	r2, [r7, #32]
 800ace0:	e841 2300 	strex	r3, r2, [r1]
 800ace4:	61bb      	str	r3, [r7, #24]
   return(result);
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1e6      	bne.n	800acba <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800acec:	2300      	movs	r3, #0
}
 800acee:	4618      	mov	r0, r3
 800acf0:	378c      	adds	r7, #140	@ 0x8c
 800acf2:	46bd      	mov	sp, r7
 800acf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf8:	4770      	bx	lr
 800acfa:	bf00      	nop
 800acfc:	0800b86d 	.word	0x0800b86d
 800ad00:	0800b509 	.word	0x0800b509
 800ad04:	0800b351 	.word	0x0800b351
 800ad08:	0800b199 	.word	0x0800b199

0800ad0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b095      	sub	sp, #84	@ 0x54
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad1c:	e853 3f00 	ldrex	r3, [r3]
 800ad20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ad22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	461a      	mov	r2, r3
 800ad30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad32:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ad38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ad3a:	e841 2300 	strex	r3, r2, [r1]
 800ad3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ad40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d1e6      	bne.n	800ad14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	3308      	adds	r3, #8
 800ad4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad4e:	6a3b      	ldr	r3, [r7, #32]
 800ad50:	e853 3f00 	ldrex	r3, [r3]
 800ad54:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad56:	69fb      	ldr	r3, [r7, #28]
 800ad58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad5c:	f023 0301 	bic.w	r3, r3, #1
 800ad60:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	3308      	adds	r3, #8
 800ad68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad72:	e841 2300 	strex	r3, r2, [r1]
 800ad76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ad78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1e3      	bne.n	800ad46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad82:	2b01      	cmp	r3, #1
 800ad84:	d118      	bne.n	800adb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	e853 3f00 	ldrex	r3, [r3]
 800ad92:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	f023 0310 	bic.w	r3, r3, #16
 800ad9a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	461a      	mov	r2, r3
 800ada2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ada4:	61bb      	str	r3, [r7, #24]
 800ada6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ada8:	6979      	ldr	r1, [r7, #20]
 800adaa:	69ba      	ldr	r2, [r7, #24]
 800adac:	e841 2300 	strex	r3, r2, [r1]
 800adb0:	613b      	str	r3, [r7, #16]
   return(result);
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d1e6      	bne.n	800ad86 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2220      	movs	r2, #32
 800adbc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2200      	movs	r2, #0
 800adc4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2200      	movs	r2, #0
 800adca:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800adcc:	bf00      	nop
 800adce:	3754      	adds	r7, #84	@ 0x54
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr

0800add8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ade4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2200      	movs	r2, #0
 800adea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800adee:	68f8      	ldr	r0, [r7, #12]
 800adf0:	f7ff f99e 	bl	800a130 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adf4:	bf00      	nop
 800adf6:	3710      	adds	r7, #16
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b08f      	sub	sp, #60	@ 0x3c
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae0a:	2b21      	cmp	r3, #33	@ 0x21
 800ae0c:	d14c      	bne.n	800aea8 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ae14:	b29b      	uxth	r3, r3
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d132      	bne.n	800ae80 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae20:	6a3b      	ldr	r3, [r7, #32]
 800ae22:	e853 3f00 	ldrex	r3, [r3]
 800ae26:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae28:	69fb      	ldr	r3, [r7, #28]
 800ae2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	461a      	mov	r2, r3
 800ae36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae3a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae40:	e841 2300 	strex	r3, r2, [r1]
 800ae44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d1e6      	bne.n	800ae1a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	e853 3f00 	ldrex	r3, [r3]
 800ae58:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae60:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	461a      	mov	r2, r3
 800ae68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae6a:	61bb      	str	r3, [r7, #24]
 800ae6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae6e:	6979      	ldr	r1, [r7, #20]
 800ae70:	69ba      	ldr	r2, [r7, #24]
 800ae72:	e841 2300 	strex	r3, r2, [r1]
 800ae76:	613b      	str	r3, [r7, #16]
   return(result);
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1e6      	bne.n	800ae4c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800ae7e:	e013      	b.n	800aea8 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae84:	781a      	ldrb	r2, [r3, #0]
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae90:	1c5a      	adds	r2, r3, #1
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ae9c:	b29b      	uxth	r3, r3
 800ae9e:	3b01      	subs	r3, #1
 800aea0:	b29a      	uxth	r2, r3
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800aea8:	bf00      	nop
 800aeaa:	373c      	adds	r7, #60	@ 0x3c
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b091      	sub	sp, #68	@ 0x44
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aec2:	2b21      	cmp	r3, #33	@ 0x21
 800aec4:	d151      	bne.n	800af6a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aecc:	b29b      	uxth	r3, r3
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d132      	bne.n	800af38 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeda:	e853 3f00 	ldrex	r3, [r3]
 800aede:	623b      	str	r3, [r7, #32]
   return(result);
 800aee0:	6a3b      	ldr	r3, [r7, #32]
 800aee2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aee6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	461a      	mov	r2, r3
 800aeee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aef0:	633b      	str	r3, [r7, #48]	@ 0x30
 800aef2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aef4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aef6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aef8:	e841 2300 	strex	r3, r2, [r1]
 800aefc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aefe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af00:	2b00      	cmp	r3, #0
 800af02:	d1e6      	bne.n	800aed2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	e853 3f00 	ldrex	r3, [r3]
 800af10:	60fb      	str	r3, [r7, #12]
   return(result);
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af18:	637b      	str	r3, [r7, #52]	@ 0x34
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	461a      	mov	r2, r3
 800af20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af22:	61fb      	str	r3, [r7, #28]
 800af24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af26:	69b9      	ldr	r1, [r7, #24]
 800af28:	69fa      	ldr	r2, [r7, #28]
 800af2a:	e841 2300 	strex	r3, r2, [r1]
 800af2e:	617b      	str	r3, [r7, #20]
   return(result);
 800af30:	697b      	ldr	r3, [r7, #20]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d1e6      	bne.n	800af04 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800af36:	e018      	b.n	800af6a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800af3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af40:	881b      	ldrh	r3, [r3, #0]
 800af42:	461a      	mov	r2, r3
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af4c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af52:	1c9a      	adds	r2, r3, #2
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af5e:	b29b      	uxth	r3, r3
 800af60:	3b01      	subs	r3, #1
 800af62:	b29a      	uxth	r2, r3
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800af6a:	bf00      	nop
 800af6c:	3744      	adds	r7, #68	@ 0x44
 800af6e:	46bd      	mov	sp, r7
 800af70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af74:	4770      	bx	lr

0800af76 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800af76:	b480      	push	{r7}
 800af78:	b091      	sub	sp, #68	@ 0x44
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af84:	2b21      	cmp	r3, #33	@ 0x21
 800af86:	d160      	bne.n	800b04a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800af8e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800af90:	e057      	b.n	800b042 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af98:	b29b      	uxth	r3, r3
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d133      	bne.n	800b006 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	3308      	adds	r3, #8
 800afa4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afa8:	e853 3f00 	ldrex	r3, [r3]
 800afac:	623b      	str	r3, [r7, #32]
   return(result);
 800afae:	6a3b      	ldr	r3, [r7, #32]
 800afb0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800afb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	3308      	adds	r3, #8
 800afbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800afbe:	633a      	str	r2, [r7, #48]	@ 0x30
 800afc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afc6:	e841 2300 	strex	r3, r2, [r1]
 800afca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800afcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1e5      	bne.n	800af9e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	e853 3f00 	ldrex	r3, [r3]
 800afde:	60fb      	str	r3, [r7, #12]
   return(result);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afe6:	637b      	str	r3, [r7, #52]	@ 0x34
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	461a      	mov	r2, r3
 800afee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aff0:	61fb      	str	r3, [r7, #28]
 800aff2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff4:	69b9      	ldr	r1, [r7, #24]
 800aff6:	69fa      	ldr	r2, [r7, #28]
 800aff8:	e841 2300 	strex	r3, r2, [r1]
 800affc:	617b      	str	r3, [r7, #20]
   return(result);
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d1e6      	bne.n	800afd2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800b004:	e021      	b.n	800b04a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	69db      	ldr	r3, [r3, #28]
 800b00c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b010:	2b00      	cmp	r3, #0
 800b012:	d013      	beq.n	800b03c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b018:	781a      	ldrb	r2, [r3, #0]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b024:	1c5a      	adds	r2, r3, #1
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b030:	b29b      	uxth	r3, r3
 800b032:	3b01      	subs	r3, #1
 800b034:	b29a      	uxth	r2, r3
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b03c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b03e:	3b01      	subs	r3, #1
 800b040:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800b042:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b044:	2b00      	cmp	r3, #0
 800b046:	d1a4      	bne.n	800af92 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800b048:	e7ff      	b.n	800b04a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800b04a:	bf00      	nop
 800b04c:	3744      	adds	r7, #68	@ 0x44
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr

0800b056 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b056:	b480      	push	{r7}
 800b058:	b091      	sub	sp, #68	@ 0x44
 800b05a:	af00      	add	r7, sp, #0
 800b05c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b064:	2b21      	cmp	r3, #33	@ 0x21
 800b066:	d165      	bne.n	800b134 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b06e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800b070:	e05c      	b.n	800b12c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b078:	b29b      	uxth	r3, r3
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d133      	bne.n	800b0e6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	3308      	adds	r3, #8
 800b084:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b086:	6a3b      	ldr	r3, [r7, #32]
 800b088:	e853 3f00 	ldrex	r3, [r3]
 800b08c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b08e:	69fb      	ldr	r3, [r7, #28]
 800b090:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b094:	637b      	str	r3, [r7, #52]	@ 0x34
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	3308      	adds	r3, #8
 800b09c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b09e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b0a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b0a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b0a6:	e841 2300 	strex	r3, r2, [r1]
 800b0aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d1e5      	bne.n	800b07e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	e853 3f00 	ldrex	r3, [r3]
 800b0be:	60bb      	str	r3, [r7, #8]
   return(result);
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0d0:	61bb      	str	r3, [r7, #24]
 800b0d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d4:	6979      	ldr	r1, [r7, #20]
 800b0d6:	69ba      	ldr	r2, [r7, #24]
 800b0d8:	e841 2300 	strex	r3, r2, [r1]
 800b0dc:	613b      	str	r3, [r7, #16]
   return(result);
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d1e6      	bne.n	800b0b2 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800b0e4:	e026      	b.n	800b134 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	69db      	ldr	r3, [r3, #28]
 800b0ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d018      	beq.n	800b126 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0f8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b0fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0fc:	881b      	ldrh	r3, [r3, #0]
 800b0fe:	461a      	mov	r2, r3
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b108:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b10e:	1c9a      	adds	r2, r3, #2
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	3b01      	subs	r3, #1
 800b11e:	b29a      	uxth	r2, r3
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b126:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b128:	3b01      	subs	r3, #1
 800b12a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800b12c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d19f      	bne.n	800b072 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800b132:	e7ff      	b.n	800b134 <UART_TxISR_16BIT_FIFOEN+0xde>
 800b134:	bf00      	nop
 800b136:	3744      	adds	r7, #68	@ 0x44
 800b138:	46bd      	mov	sp, r7
 800b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13e:	4770      	bx	lr

0800b140 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b088      	sub	sp, #32
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	e853 3f00 	ldrex	r3, [r3]
 800b154:	60bb      	str	r3, [r7, #8]
   return(result);
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b15c:	61fb      	str	r3, [r7, #28]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	461a      	mov	r2, r3
 800b164:	69fb      	ldr	r3, [r7, #28]
 800b166:	61bb      	str	r3, [r7, #24]
 800b168:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b16a:	6979      	ldr	r1, [r7, #20]
 800b16c:	69ba      	ldr	r2, [r7, #24]
 800b16e:	e841 2300 	strex	r3, r2, [r1]
 800b172:	613b      	str	r3, [r7, #16]
   return(result);
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d1e6      	bne.n	800b148 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2220      	movs	r2, #32
 800b17e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2200      	movs	r2, #0
 800b186:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f7f8 f95b 	bl	8003444 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b18e:	bf00      	nop
 800b190:	3720      	adds	r7, #32
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
	...

0800b198 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b09c      	sub	sp, #112	@ 0x70
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b1a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b1b0:	2b22      	cmp	r3, #34	@ 0x22
 800b1b2:	f040 80be 	bne.w	800b332 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b1c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b1c4:	b2d9      	uxtb	r1, r3
 800b1c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b1ca:	b2da      	uxtb	r2, r3
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1d0:	400a      	ands	r2, r1
 800b1d2:	b2d2      	uxtb	r2, r2
 800b1d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1da:	1c5a      	adds	r2, r3, #1
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1e6:	b29b      	uxth	r3, r3
 800b1e8:	3b01      	subs	r3, #1
 800b1ea:	b29a      	uxth	r2, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f040 80a1 	bne.w	800b342 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b208:	e853 3f00 	ldrex	r3, [r3]
 800b20c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b20e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b210:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b214:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	461a      	mov	r2, r3
 800b21c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b21e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b220:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b222:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b224:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b226:	e841 2300 	strex	r3, r2, [r1]
 800b22a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b22c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d1e6      	bne.n	800b200 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	3308      	adds	r3, #8
 800b238:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b23c:	e853 3f00 	ldrex	r3, [r3]
 800b240:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b244:	f023 0301 	bic.w	r3, r3, #1
 800b248:	667b      	str	r3, [r7, #100]	@ 0x64
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	3308      	adds	r3, #8
 800b250:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b252:	647a      	str	r2, [r7, #68]	@ 0x44
 800b254:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b256:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b258:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b25a:	e841 2300 	strex	r3, r2, [r1]
 800b25e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b262:	2b00      	cmp	r3, #0
 800b264:	d1e5      	bne.n	800b232 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	2220      	movs	r2, #32
 800b26a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2200      	movs	r2, #0
 800b272:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	4a33      	ldr	r2, [pc, #204]	@ (800b34c <UART_RxISR_8BIT+0x1b4>)
 800b280:	4293      	cmp	r3, r2
 800b282:	d01f      	beq.n	800b2c4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	685b      	ldr	r3, [r3, #4]
 800b28a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d018      	beq.n	800b2c4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b29a:	e853 3f00 	ldrex	r3, [r3]
 800b29e:	623b      	str	r3, [r7, #32]
   return(result);
 800b2a0:	6a3b      	ldr	r3, [r7, #32]
 800b2a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b2a6:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b2b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2b8:	e841 2300 	strex	r3, r2, [r1]
 800b2bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d1e6      	bne.n	800b292 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d12e      	bne.n	800b32a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	e853 3f00 	ldrex	r3, [r3]
 800b2de:	60fb      	str	r3, [r7, #12]
   return(result);
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	f023 0310 	bic.w	r3, r3, #16
 800b2e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2f0:	61fb      	str	r3, [r7, #28]
 800b2f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f4:	69b9      	ldr	r1, [r7, #24]
 800b2f6:	69fa      	ldr	r2, [r7, #28]
 800b2f8:	e841 2300 	strex	r3, r2, [r1]
 800b2fc:	617b      	str	r3, [r7, #20]
   return(result);
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d1e6      	bne.n	800b2d2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	69db      	ldr	r3, [r3, #28]
 800b30a:	f003 0310 	and.w	r3, r3, #16
 800b30e:	2b10      	cmp	r3, #16
 800b310:	d103      	bne.n	800b31a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	2210      	movs	r2, #16
 800b318:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b320:	4619      	mov	r1, r3
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f7fe ff0e 	bl	800a144 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b328:	e00b      	b.n	800b342 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f7f8 f8d2 	bl	80034d4 <HAL_UART_RxCpltCallback>
}
 800b330:	e007      	b.n	800b342 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	699a      	ldr	r2, [r3, #24]
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f042 0208 	orr.w	r2, r2, #8
 800b340:	619a      	str	r2, [r3, #24]
}
 800b342:	bf00      	nop
 800b344:	3770      	adds	r7, #112	@ 0x70
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	40008000 	.word	0x40008000

0800b350 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b09c      	sub	sp, #112	@ 0x70
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b35e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b368:	2b22      	cmp	r3, #34	@ 0x22
 800b36a:	f040 80be 	bne.w	800b4ea <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b374:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b37c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b37e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b382:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b386:	4013      	ands	r3, r2
 800b388:	b29a      	uxth	r2, r3
 800b38a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b38c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b392:	1c9a      	adds	r2, r3, #2
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b39e:	b29b      	uxth	r3, r3
 800b3a0:	3b01      	subs	r3, #1
 800b3a2:	b29a      	uxth	r2, r3
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b3b0:	b29b      	uxth	r3, r3
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	f040 80a1 	bne.w	800b4fa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b3c0:	e853 3f00 	ldrex	r3, [r3]
 800b3c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b3c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b3c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b3cc:	667b      	str	r3, [r7, #100]	@ 0x64
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b3d6:	657b      	str	r3, [r7, #84]	@ 0x54
 800b3d8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b3dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b3de:	e841 2300 	strex	r3, r2, [r1]
 800b3e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b3e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d1e6      	bne.n	800b3b8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	3308      	adds	r3, #8
 800b3f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3f4:	e853 3f00 	ldrex	r3, [r3]
 800b3f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b3fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3fc:	f023 0301 	bic.w	r3, r3, #1
 800b400:	663b      	str	r3, [r7, #96]	@ 0x60
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	3308      	adds	r3, #8
 800b408:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b40a:	643a      	str	r2, [r7, #64]	@ 0x40
 800b40c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b40e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b410:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b412:	e841 2300 	strex	r3, r2, [r1]
 800b416:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d1e5      	bne.n	800b3ea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2220      	movs	r2, #32
 800b422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2200      	movs	r2, #0
 800b42a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	4a33      	ldr	r2, [pc, #204]	@ (800b504 <UART_RxISR_16BIT+0x1b4>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d01f      	beq.n	800b47c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	685b      	ldr	r3, [r3, #4]
 800b442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b446:	2b00      	cmp	r3, #0
 800b448:	d018      	beq.n	800b47c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b450:	6a3b      	ldr	r3, [r7, #32]
 800b452:	e853 3f00 	ldrex	r3, [r3]
 800b456:	61fb      	str	r3, [r7, #28]
   return(result);
 800b458:	69fb      	ldr	r3, [r7, #28]
 800b45a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b45e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	461a      	mov	r2, r3
 800b466:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b468:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b46a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b46c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b46e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b470:	e841 2300 	strex	r3, r2, [r1]
 800b474:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d1e6      	bne.n	800b44a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b480:	2b01      	cmp	r3, #1
 800b482:	d12e      	bne.n	800b4e2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	e853 3f00 	ldrex	r3, [r3]
 800b496:	60bb      	str	r3, [r7, #8]
   return(result);
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	f023 0310 	bic.w	r3, r3, #16
 800b49e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b4a8:	61bb      	str	r3, [r7, #24]
 800b4aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ac:	6979      	ldr	r1, [r7, #20]
 800b4ae:	69ba      	ldr	r2, [r7, #24]
 800b4b0:	e841 2300 	strex	r3, r2, [r1]
 800b4b4:	613b      	str	r3, [r7, #16]
   return(result);
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d1e6      	bne.n	800b48a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	69db      	ldr	r3, [r3, #28]
 800b4c2:	f003 0310 	and.w	r3, r3, #16
 800b4c6:	2b10      	cmp	r3, #16
 800b4c8:	d103      	bne.n	800b4d2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	2210      	movs	r2, #16
 800b4d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b4d8:	4619      	mov	r1, r3
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f7fe fe32 	bl	800a144 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b4e0:	e00b      	b.n	800b4fa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f7f7 fff6 	bl	80034d4 <HAL_UART_RxCpltCallback>
}
 800b4e8:	e007      	b.n	800b4fa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	699a      	ldr	r2, [r3, #24]
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f042 0208 	orr.w	r2, r2, #8
 800b4f8:	619a      	str	r2, [r3, #24]
}
 800b4fa:	bf00      	nop
 800b4fc:	3770      	adds	r7, #112	@ 0x70
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	40008000 	.word	0x40008000

0800b508 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b0ac      	sub	sp, #176	@ 0xb0
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b516:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	69db      	ldr	r3, [r3, #28]
 800b520:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	689b      	ldr	r3, [r3, #8]
 800b534:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b53e:	2b22      	cmp	r3, #34	@ 0x22
 800b540:	f040 8183 	bne.w	800b84a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b54a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b54e:	e126      	b.n	800b79e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b556:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b55a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800b55e:	b2d9      	uxtb	r1, r3
 800b560:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800b564:	b2da      	uxtb	r2, r3
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b56a:	400a      	ands	r2, r1
 800b56c:	b2d2      	uxtb	r2, r2
 800b56e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b574:	1c5a      	adds	r2, r3, #1
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b580:	b29b      	uxth	r3, r3
 800b582:	3b01      	subs	r3, #1
 800b584:	b29a      	uxth	r2, r3
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	69db      	ldr	r3, [r3, #28]
 800b592:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b596:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b59a:	f003 0307 	and.w	r3, r3, #7
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d053      	beq.n	800b64a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b5a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5a6:	f003 0301 	and.w	r3, r3, #1
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d011      	beq.n	800b5d2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800b5ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b5b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d00b      	beq.n	800b5d2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	2201      	movs	r2, #1
 800b5c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5c8:	f043 0201 	orr.w	r2, r3, #1
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b5d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5d6:	f003 0302 	and.w	r3, r3, #2
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d011      	beq.n	800b602 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b5de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b5e2:	f003 0301 	and.w	r3, r3, #1
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00b      	beq.n	800b602 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	2202      	movs	r2, #2
 800b5f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5f8:	f043 0204 	orr.w	r2, r3, #4
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b606:	f003 0304 	and.w	r3, r3, #4
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d011      	beq.n	800b632 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b60e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b612:	f003 0301 	and.w	r3, r3, #1
 800b616:	2b00      	cmp	r3, #0
 800b618:	d00b      	beq.n	800b632 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	2204      	movs	r2, #4
 800b620:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b628:	f043 0202 	orr.w	r2, r3, #2
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d006      	beq.n	800b64a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f7fe fd77 	bl	800a130 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b650:	b29b      	uxth	r3, r3
 800b652:	2b00      	cmp	r3, #0
 800b654:	f040 80a3 	bne.w	800b79e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b65e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b660:	e853 3f00 	ldrex	r3, [r3]
 800b664:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b666:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b668:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b66c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	461a      	mov	r2, r3
 800b676:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b67a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b67c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b67e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b680:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b682:	e841 2300 	strex	r3, r2, [r1]
 800b686:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b688:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1e4      	bne.n	800b658 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	3308      	adds	r3, #8
 800b694:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b696:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b698:	e853 3f00 	ldrex	r3, [r3]
 800b69c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b69e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b6a4:	f023 0301 	bic.w	r3, r3, #1
 800b6a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	3308      	adds	r3, #8
 800b6b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b6b6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b6b8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ba:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b6bc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b6be:	e841 2300 	strex	r3, r2, [r1]
 800b6c2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b6c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d1e1      	bne.n	800b68e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2220      	movs	r2, #32
 800b6ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4a60      	ldr	r2, [pc, #384]	@ (800b864 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d021      	beq.n	800b72c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d01a      	beq.n	800b72c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6fe:	e853 3f00 	ldrex	r3, [r3]
 800b702:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b706:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b70a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	461a      	mov	r2, r3
 800b714:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b718:	657b      	str	r3, [r7, #84]	@ 0x54
 800b71a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b71c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b71e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b720:	e841 2300 	strex	r3, r2, [r1]
 800b724:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d1e4      	bne.n	800b6f6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b730:	2b01      	cmp	r3, #1
 800b732:	d130      	bne.n	800b796 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2200      	movs	r2, #0
 800b738:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b742:	e853 3f00 	ldrex	r3, [r3]
 800b746:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b74a:	f023 0310 	bic.w	r3, r3, #16
 800b74e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	461a      	mov	r2, r3
 800b758:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b75c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b75e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b760:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b762:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b764:	e841 2300 	strex	r3, r2, [r1]
 800b768:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d1e4      	bne.n	800b73a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	69db      	ldr	r3, [r3, #28]
 800b776:	f003 0310 	and.w	r3, r3, #16
 800b77a:	2b10      	cmp	r3, #16
 800b77c:	d103      	bne.n	800b786 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	2210      	movs	r2, #16
 800b784:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b78c:	4619      	mov	r1, r3
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7fe fcd8 	bl	800a144 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b794:	e00e      	b.n	800b7b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f7f7 fe9c 	bl	80034d4 <HAL_UART_RxCpltCallback>
        break;
 800b79c:	e00a      	b.n	800b7b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b79e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d006      	beq.n	800b7b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b7a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7aa:	f003 0320 	and.w	r3, r3, #32
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	f47f aece 	bne.w	800b550 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b7ba:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b7be:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d049      	beq.n	800b85a <UART_RxISR_8BIT_FIFOEN+0x352>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b7cc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d242      	bcs.n	800b85a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	3308      	adds	r3, #8
 800b7da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7dc:	6a3b      	ldr	r3, [r7, #32]
 800b7de:	e853 3f00 	ldrex	r3, [r3]
 800b7e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7e4:	69fb      	ldr	r3, [r7, #28]
 800b7e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	3308      	adds	r3, #8
 800b7f4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b7f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b800:	e841 2300 	strex	r3, r2, [r1]
 800b804:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d1e3      	bne.n	800b7d4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	4a16      	ldr	r2, [pc, #88]	@ (800b868 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b810:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	e853 3f00 	ldrex	r3, [r3]
 800b81e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	f043 0320 	orr.w	r3, r3, #32
 800b826:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	461a      	mov	r2, r3
 800b830:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b834:	61bb      	str	r3, [r7, #24]
 800b836:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b838:	6979      	ldr	r1, [r7, #20]
 800b83a:	69ba      	ldr	r2, [r7, #24]
 800b83c:	e841 2300 	strex	r3, r2, [r1]
 800b840:	613b      	str	r3, [r7, #16]
   return(result);
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d1e4      	bne.n	800b812 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b848:	e007      	b.n	800b85a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	699a      	ldr	r2, [r3, #24]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f042 0208 	orr.w	r2, r2, #8
 800b858:	619a      	str	r2, [r3, #24]
}
 800b85a:	bf00      	nop
 800b85c:	37b0      	adds	r7, #176	@ 0xb0
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}
 800b862:	bf00      	nop
 800b864:	40008000 	.word	0x40008000
 800b868:	0800b199 	.word	0x0800b199

0800b86c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b0ae      	sub	sp, #184	@ 0xb8
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b87a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	69db      	ldr	r3, [r3, #28]
 800b884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8a2:	2b22      	cmp	r3, #34	@ 0x22
 800b8a4:	f040 8187 	bne.w	800bbb6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b8ae:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b8b2:	e12a      	b.n	800bb0a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b8c6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b8ca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b8ce:	4013      	ands	r3, r2
 800b8d0:	b29a      	uxth	r2, r3
 800b8d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8dc:	1c9a      	adds	r2, r3, #2
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8e8:	b29b      	uxth	r3, r3
 800b8ea:	3b01      	subs	r3, #1
 800b8ec:	b29a      	uxth	r2, r3
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	69db      	ldr	r3, [r3, #28]
 800b8fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b8fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b902:	f003 0307 	and.w	r3, r3, #7
 800b906:	2b00      	cmp	r3, #0
 800b908:	d053      	beq.n	800b9b2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b90a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b90e:	f003 0301 	and.w	r3, r3, #1
 800b912:	2b00      	cmp	r3, #0
 800b914:	d011      	beq.n	800b93a <UART_RxISR_16BIT_FIFOEN+0xce>
 800b916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b91a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d00b      	beq.n	800b93a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	2201      	movs	r2, #1
 800b928:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b930:	f043 0201 	orr.w	r2, r3, #1
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b93a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b93e:	f003 0302 	and.w	r3, r3, #2
 800b942:	2b00      	cmp	r3, #0
 800b944:	d011      	beq.n	800b96a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b946:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b94a:	f003 0301 	and.w	r3, r3, #1
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d00b      	beq.n	800b96a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	2202      	movs	r2, #2
 800b958:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b960:	f043 0204 	orr.w	r2, r3, #4
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b96a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b96e:	f003 0304 	and.w	r3, r3, #4
 800b972:	2b00      	cmp	r3, #0
 800b974:	d011      	beq.n	800b99a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b976:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b97a:	f003 0301 	and.w	r3, r3, #1
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d00b      	beq.n	800b99a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	2204      	movs	r2, #4
 800b988:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b990:	f043 0202 	orr.w	r2, r3, #2
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d006      	beq.n	800b9b2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f7fe fbc3 	bl	800a130 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b9b8:	b29b      	uxth	r3, r3
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	f040 80a5 	bne.w	800bb0a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b9c8:	e853 3f00 	ldrex	r3, [r3]
 800b9cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b9ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b9d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	461a      	mov	r2, r3
 800b9de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b9e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b9e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b9ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b9ee:	e841 2300 	strex	r3, r2, [r1]
 800b9f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b9f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d1e2      	bne.n	800b9c0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	3308      	adds	r3, #8
 800ba00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ba04:	e853 3f00 	ldrex	r3, [r3]
 800ba08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ba0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ba10:	f023 0301 	bic.w	r3, r3, #1
 800ba14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	3308      	adds	r3, #8
 800ba1e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ba22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ba24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ba28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ba2a:	e841 2300 	strex	r3, r2, [r1]
 800ba2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ba30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d1e1      	bne.n	800b9fa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2220      	movs	r2, #32
 800ba3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2200      	movs	r2, #0
 800ba48:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4a60      	ldr	r2, [pc, #384]	@ (800bbd0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d021      	beq.n	800ba98 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	685b      	ldr	r3, [r3, #4]
 800ba5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d01a      	beq.n	800ba98 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba6a:	e853 3f00 	ldrex	r3, [r3]
 800ba6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ba70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ba72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ba76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	461a      	mov	r2, r3
 800ba80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ba84:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba86:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ba8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ba8c:	e841 2300 	strex	r3, r2, [r1]
 800ba90:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ba92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d1e4      	bne.n	800ba62 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d130      	bne.n	800bb02 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2200      	movs	r2, #0
 800baa4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baae:	e853 3f00 	ldrex	r3, [r3]
 800bab2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bab6:	f023 0310 	bic.w	r3, r3, #16
 800baba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	461a      	mov	r2, r3
 800bac4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bac8:	647b      	str	r3, [r7, #68]	@ 0x44
 800baca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bacc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bace:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bad0:	e841 2300 	strex	r3, r2, [r1]
 800bad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d1e4      	bne.n	800baa6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	69db      	ldr	r3, [r3, #28]
 800bae2:	f003 0310 	and.w	r3, r3, #16
 800bae6:	2b10      	cmp	r3, #16
 800bae8:	d103      	bne.n	800baf2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	2210      	movs	r2, #16
 800baf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800baf8:	4619      	mov	r1, r3
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f7fe fb22 	bl	800a144 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800bb00:	e00e      	b.n	800bb20 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f7f7 fce6 	bl	80034d4 <HAL_UART_RxCpltCallback>
        break;
 800bb08:	e00a      	b.n	800bb20 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bb0a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d006      	beq.n	800bb20 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800bb12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb16:	f003 0320 	and.w	r3, r3, #32
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	f47f aeca 	bne.w	800b8b4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb26:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bb2a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d049      	beq.n	800bbc6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bb38:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800bb3c:	429a      	cmp	r2, r3
 800bb3e:	d242      	bcs.n	800bbc6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	3308      	adds	r3, #8
 800bb46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4a:	e853 3f00 	ldrex	r3, [r3]
 800bb4e:	623b      	str	r3, [r7, #32]
   return(result);
 800bb50:	6a3b      	ldr	r3, [r7, #32]
 800bb52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	3308      	adds	r3, #8
 800bb60:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bb64:	633a      	str	r2, [r7, #48]	@ 0x30
 800bb66:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb6c:	e841 2300 	strex	r3, r2, [r1]
 800bb70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bb72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d1e3      	bne.n	800bb40 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	4a16      	ldr	r2, [pc, #88]	@ (800bbd4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800bb7c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	e853 3f00 	ldrex	r3, [r3]
 800bb8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f043 0320 	orr.w	r3, r3, #32
 800bb92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bba0:	61fb      	str	r3, [r7, #28]
 800bba2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bba4:	69b9      	ldr	r1, [r7, #24]
 800bba6:	69fa      	ldr	r2, [r7, #28]
 800bba8:	e841 2300 	strex	r3, r2, [r1]
 800bbac:	617b      	str	r3, [r7, #20]
   return(result);
 800bbae:	697b      	ldr	r3, [r7, #20]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d1e4      	bne.n	800bb7e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bbb4:	e007      	b.n	800bbc6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	699a      	ldr	r2, [r3, #24]
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f042 0208 	orr.w	r2, r2, #8
 800bbc4:	619a      	str	r2, [r3, #24]
}
 800bbc6:	bf00      	nop
 800bbc8:	37b8      	adds	r7, #184	@ 0xb8
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}
 800bbce:	bf00      	nop
 800bbd0:	40008000 	.word	0x40008000
 800bbd4:	0800b351 	.word	0x0800b351

0800bbd8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b083      	sub	sp, #12
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bbe0:	bf00      	nop
 800bbe2:	370c      	adds	r7, #12
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr

0800bbec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bbec:	b480      	push	{r7}
 800bbee:	b083      	sub	sp, #12
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bbf4:	bf00      	nop
 800bbf6:	370c      	adds	r7, #12
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr

0800bc00 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b083      	sub	sp, #12
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bc08:	bf00      	nop
 800bc0a:	370c      	adds	r7, #12
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr

0800bc14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bc14:	b480      	push	{r7}
 800bc16:	b085      	sub	sp, #20
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc22:	2b01      	cmp	r3, #1
 800bc24:	d101      	bne.n	800bc2a <HAL_UARTEx_DisableFifoMode+0x16>
 800bc26:	2302      	movs	r3, #2
 800bc28:	e027      	b.n	800bc7a <HAL_UARTEx_DisableFifoMode+0x66>
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	2201      	movs	r2, #1
 800bc2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2224      	movs	r2, #36	@ 0x24
 800bc36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	681a      	ldr	r2, [r3, #0]
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	f022 0201 	bic.w	r2, r2, #1
 800bc50:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bc58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	68fa      	ldr	r2, [r7, #12]
 800bc66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2220      	movs	r2, #32
 800bc6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2200      	movs	r2, #0
 800bc74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3714      	adds	r7, #20
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc84:	4770      	bx	lr

0800bc86 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc86:	b580      	push	{r7, lr}
 800bc88:	b084      	sub	sp, #16
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	6078      	str	r0, [r7, #4]
 800bc8e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d101      	bne.n	800bc9e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc9a:	2302      	movs	r3, #2
 800bc9c:	e02d      	b.n	800bcfa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2201      	movs	r2, #1
 800bca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2224      	movs	r2, #36	@ 0x24
 800bcaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	681a      	ldr	r2, [r3, #0]
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f022 0201 	bic.w	r2, r2, #1
 800bcc4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	689b      	ldr	r3, [r3, #8]
 800bccc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	683a      	ldr	r2, [r7, #0]
 800bcd6:	430a      	orrs	r2, r1
 800bcd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 f850 	bl	800bd80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	68fa      	ldr	r2, [r7, #12]
 800bce6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2220      	movs	r2, #32
 800bcec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bcf8:	2300      	movs	r3, #0
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3710      	adds	r7, #16
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}

0800bd02 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bd02:	b580      	push	{r7, lr}
 800bd04:	b084      	sub	sp, #16
 800bd06:	af00      	add	r7, sp, #0
 800bd08:	6078      	str	r0, [r7, #4]
 800bd0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bd12:	2b01      	cmp	r3, #1
 800bd14:	d101      	bne.n	800bd1a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bd16:	2302      	movs	r3, #2
 800bd18:	e02d      	b.n	800bd76 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2201      	movs	r2, #1
 800bd1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2224      	movs	r2, #36	@ 0x24
 800bd26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	681a      	ldr	r2, [r3, #0]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	f022 0201 	bic.w	r2, r2, #1
 800bd40:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	689b      	ldr	r3, [r3, #8]
 800bd48:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	683a      	ldr	r2, [r7, #0]
 800bd52:	430a      	orrs	r2, r1
 800bd54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 f812 	bl	800bd80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	68fa      	ldr	r2, [r7, #12]
 800bd62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2220      	movs	r2, #32
 800bd68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bd74:	2300      	movs	r3, #0
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3710      	adds	r7, #16
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
	...

0800bd80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bd80:	b480      	push	{r7}
 800bd82:	b085      	sub	sp, #20
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d108      	bne.n	800bda2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2201      	movs	r2, #1
 800bd94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bda0:	e031      	b.n	800be06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bda2:	2308      	movs	r3, #8
 800bda4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bda6:	2308      	movs	r3, #8
 800bda8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	689b      	ldr	r3, [r3, #8]
 800bdb0:	0e5b      	lsrs	r3, r3, #25
 800bdb2:	b2db      	uxtb	r3, r3
 800bdb4:	f003 0307 	and.w	r3, r3, #7
 800bdb8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	689b      	ldr	r3, [r3, #8]
 800bdc0:	0f5b      	lsrs	r3, r3, #29
 800bdc2:	b2db      	uxtb	r3, r3
 800bdc4:	f003 0307 	and.w	r3, r3, #7
 800bdc8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bdca:	7bbb      	ldrb	r3, [r7, #14]
 800bdcc:	7b3a      	ldrb	r2, [r7, #12]
 800bdce:	4911      	ldr	r1, [pc, #68]	@ (800be14 <UARTEx_SetNbDataToProcess+0x94>)
 800bdd0:	5c8a      	ldrb	r2, [r1, r2]
 800bdd2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bdd6:	7b3a      	ldrb	r2, [r7, #12]
 800bdd8:	490f      	ldr	r1, [pc, #60]	@ (800be18 <UARTEx_SetNbDataToProcess+0x98>)
 800bdda:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bddc:	fb93 f3f2 	sdiv	r3, r3, r2
 800bde0:	b29a      	uxth	r2, r3
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bde8:	7bfb      	ldrb	r3, [r7, #15]
 800bdea:	7b7a      	ldrb	r2, [r7, #13]
 800bdec:	4909      	ldr	r1, [pc, #36]	@ (800be14 <UARTEx_SetNbDataToProcess+0x94>)
 800bdee:	5c8a      	ldrb	r2, [r1, r2]
 800bdf0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bdf4:	7b7a      	ldrb	r2, [r7, #13]
 800bdf6:	4908      	ldr	r1, [pc, #32]	@ (800be18 <UARTEx_SetNbDataToProcess+0x98>)
 800bdf8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bdfa:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdfe:	b29a      	uxth	r2, r3
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800be06:	bf00      	nop
 800be08:	3714      	adds	r7, #20
 800be0a:	46bd      	mov	sp, r7
 800be0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be10:	4770      	bx	lr
 800be12:	bf00      	nop
 800be14:	08017664 	.word	0x08017664
 800be18:	0801766c 	.word	0x0801766c

0800be1c <SupervisorB2_gyroTargetDiff>:
static boolean_T resultZC3;

/* Function for Chart: '<S14>/SuperB2_DEGB1_0' */
static boolean_T SupervisorB2_gyroTargetDiff(real32_T gyro_angle, real32_T
  targetAngle)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b084      	sub	sp, #16
 800be20:	af00      	add	r7, sp, #0
 800be22:	ed87 0a01 	vstr	s0, [r7, #4]
 800be26:	edc7 0a00 	vstr	s1, [r7]
  real32_T x;
  x = (targetAngle - gyro_angle) + 180.0F;
 800be2a:	ed97 7a00 	vldr	s14, [r7]
 800be2e:	edd7 7a01 	vldr	s15, [r7, #4]
 800be32:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be36:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800bef4 <SupervisorB2_gyroTargetDiff+0xd8>
 800be3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be3e:	edc7 7a03 	vstr	s15, [r7, #12]
  if (rtIsNaNF(x)) {
 800be42:	ed97 0a03 	vldr	s0, [r7, #12]
 800be46:	f002 fd2f 	bl	800e8a8 <rtIsNaNF>
 800be4a:	4603      	mov	r3, r0
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d003      	beq.n	800be58 <SupervisorB2_gyroTargetDiff+0x3c>
    x = (rtNaNF);
 800be50:	4b29      	ldr	r3, [pc, #164]	@ (800bef8 <SupervisorB2_gyroTargetDiff+0xdc>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	60fb      	str	r3, [r7, #12]
 800be56:	e037      	b.n	800bec8 <SupervisorB2_gyroTargetDiff+0xac>
  } else if (rtIsInfF(x)) {
 800be58:	ed97 0a03 	vldr	s0, [r7, #12]
 800be5c:	f002 fd02 	bl	800e864 <rtIsInfF>
 800be60:	4603      	mov	r3, r0
 800be62:	2b00      	cmp	r3, #0
 800be64:	d003      	beq.n	800be6e <SupervisorB2_gyroTargetDiff+0x52>
    x = (rtNaNF);
 800be66:	4b24      	ldr	r3, [pc, #144]	@ (800bef8 <SupervisorB2_gyroTargetDiff+0xdc>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	60fb      	str	r3, [r7, #12]
 800be6c:	e02c      	b.n	800bec8 <SupervisorB2_gyroTargetDiff+0xac>
  } else if (x == 0.0F) {
 800be6e:	edd7 7a03 	vldr	s15, [r7, #12]
 800be72:	eef5 7a40 	vcmp.f32	s15, #0.0
 800be76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be7a:	d103      	bne.n	800be84 <SupervisorB2_gyroTargetDiff+0x68>
    x = 0.0F;
 800be7c:	f04f 0300 	mov.w	r3, #0
 800be80:	60fb      	str	r3, [r7, #12]
 800be82:	e021      	b.n	800bec8 <SupervisorB2_gyroTargetDiff+0xac>
  } else {
    x = fmodf(x, 360.0F);
 800be84:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800befc <SupervisorB2_gyroTargetDiff+0xe0>
 800be88:	ed97 0a03 	vldr	s0, [r7, #12]
 800be8c:	f00a ff0e 	bl	8016cac <fmodf>
 800be90:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x == 0.0F) {
 800be94:	edd7 7a03 	vldr	s15, [r7, #12]
 800be98:	eef5 7a40 	vcmp.f32	s15, #0.0
 800be9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bea0:	d103      	bne.n	800beaa <SupervisorB2_gyroTargetDiff+0x8e>
      x = 0.0F;
 800bea2:	f04f 0300 	mov.w	r3, #0
 800bea6:	60fb      	str	r3, [r7, #12]
 800bea8:	e00e      	b.n	800bec8 <SupervisorB2_gyroTargetDiff+0xac>
    } else if (x < 0.0F) {
 800beaa:	edd7 7a03 	vldr	s15, [r7, #12]
 800beae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800beb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beb6:	d507      	bpl.n	800bec8 <SupervisorB2_gyroTargetDiff+0xac>
      x += 360.0F;
 800beb8:	edd7 7a03 	vldr	s15, [r7, #12]
 800bebc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800befc <SupervisorB2_gyroTargetDiff+0xe0>
 800bec0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bec4:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  return fabsf(x - 180.0F) < 12.0F;
 800bec8:	edd7 7a03 	vldr	s15, [r7, #12]
 800becc:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800bef4 <SupervisorB2_gyroTargetDiff+0xd8>
 800bed0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bed4:	eef0 7ae7 	vabs.f32	s15, s15
 800bed8:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800bedc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bee4:	bf4c      	ite	mi
 800bee6:	2301      	movmi	r3, #1
 800bee8:	2300      	movpl	r3, #0
 800beea:	b2db      	uxtb	r3, r3
}
 800beec:	4618      	mov	r0, r3
 800beee:	3710      	adds	r7, #16
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}
 800bef4:	43340000 	.word	0x43340000
 800bef8:	2000000c 	.word	0x2000000c
 800befc:	43b40000 	.word	0x43b40000

0800bf00 <SupervisorB2_angleCalculator>:

/* Function for Chart: '<S14>/SuperB2_DEGB1_0' */
static real32_T SupervisorB2_angleCalculator(real32_T gyro_angle,
  SupervisorCommand_t B2Decision)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b085      	sub	sp, #20
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	ed87 0a01 	vstr	s0, [r7, #4]
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	70fb      	strb	r3, [r7, #3]
  real32_T targetAngle;
  if ((int32_T)B2Decision == 2) {
 800bf0e:	78fb      	ldrb	r3, [r7, #3]
 800bf10:	2b02      	cmp	r3, #2
 800bf12:	d120      	bne.n	800bf56 <SupervisorB2_angleCalculator+0x56>
    if (gyro_angle - 45.0F < 0.0F) {
 800bf14:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf18:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800bfb0 <SupervisorB2_angleCalculator+0xb0>
 800bf1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bf24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf28:	d50c      	bpl.n	800bf44 <SupervisorB2_angleCalculator+0x44>
      targetAngle = (gyro_angle - 45.0F) + 360.0F;
 800bf2a:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf2e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800bfb0 <SupervisorB2_angleCalculator+0xb0>
 800bf32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf36:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800bfb4 <SupervisorB2_angleCalculator+0xb4>
 800bf3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf3e:	edc7 7a03 	vstr	s15, [r7, #12]
 800bf42:	e02a      	b.n	800bf9a <SupervisorB2_angleCalculator+0x9a>
    } else {
      targetAngle = gyro_angle - 45.0F;
 800bf44:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf48:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800bfb0 <SupervisorB2_angleCalculator+0xb0>
 800bf4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf50:	edc7 7a03 	vstr	s15, [r7, #12]
 800bf54:	e021      	b.n	800bf9a <SupervisorB2_angleCalculator+0x9a>
    }
  } else if (gyro_angle + 45.0F > 360.0F) {
 800bf56:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf5a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800bfb0 <SupervisorB2_angleCalculator+0xb0>
 800bf5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf62:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800bfb4 <SupervisorB2_angleCalculator+0xb4>
 800bf66:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf6e:	dd0c      	ble.n	800bf8a <SupervisorB2_angleCalculator+0x8a>
    targetAngle = (gyro_angle + 45.0F) - 360.0F;
 800bf70:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf74:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800bfb0 <SupervisorB2_angleCalculator+0xb0>
 800bf78:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf7c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800bfb4 <SupervisorB2_angleCalculator+0xb4>
 800bf80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf84:	edc7 7a03 	vstr	s15, [r7, #12]
 800bf88:	e007      	b.n	800bf9a <SupervisorB2_angleCalculator+0x9a>
  } else {
    targetAngle = gyro_angle + 45.0F;
 800bf8a:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf8e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800bfb0 <SupervisorB2_angleCalculator+0xb0>
 800bf92:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf96:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  return targetAngle;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	ee07 3a90 	vmov	s15, r3
}
 800bfa0:	eeb0 0a67 	vmov.f32	s0, s15
 800bfa4:	3714      	adds	r7, #20
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr
 800bfae:	bf00      	nop
 800bfb0:	42340000 	.word	0x42340000
 800bfb4:	43b40000 	.word	0x43b40000

0800bfb8 <SupervisorB2_B2Decisions>:

/* Function for Chart: '<S14>/SuperB2_DEGB1_0' */
static void SupervisorB2_B2Decisions(const real32_T *gyro_angle, const int32_T
  *sfEvent)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b082      	sub	sp, #8
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
 800bfc0:	6039      	str	r1, [r7, #0]
  switch (SupervisorB2_DW.is_B2Decisions) {
 800bfc2:	4b9d      	ldr	r3, [pc, #628]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800bfc4:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 800bfc8:	3b01      	subs	r3, #1
 800bfca:	2b05      	cmp	r3, #5
 800bfcc:	f200 8130 	bhi.w	800c230 <SupervisorB2_B2Decisions+0x278>
 800bfd0:	a201      	add	r2, pc, #4	@ (adr r2, 800bfd8 <SupervisorB2_B2Decisions+0x20>)
 800bfd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfd6:	bf00      	nop
 800bfd8:	0800bff1 	.word	0x0800bff1
 800bfdc:	0800c025 	.word	0x0800c025
 800bfe0:	0800c059 	.word	0x0800c059
 800bfe4:	0800c073 	.word	0x0800c073
 800bfe8:	0800c0bb 	.word	0x0800c0bb
 800bfec:	0800c103 	.word	0x0800c103
   case SupervisorB2_IN_AvoidS1:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	2b94      	cmp	r3, #148	@ 0x94
 800bff6:	d107      	bne.n	800c008 <SupervisorB2_B2Decisions+0x50>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800bff8:	4b8f      	ldr	r3, [pc, #572]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800bffa:	2203      	movs	r2, #3
 800bffc:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800c000:	4b8e      	ldr	r3, [pc, #568]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c002:	2207      	movs	r2, #7
 800c004:	701a      	strb	r2, [r3, #0]
    } else if (SupervisorB2_DW.temporalCounter_i1 >= 25) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800c006:	e108      	b.n	800c21a <SupervisorB2_B2Decisions+0x262>
    } else if (SupervisorB2_DW.temporalCounter_i1 >= 25) {
 800c008:	4b8b      	ldr	r3, [pc, #556]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c00a:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800c00e:	2b18      	cmp	r3, #24
 800c010:	f240 8103 	bls.w	800c21a <SupervisorB2_B2Decisions+0x262>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800c014:	4b88      	ldr	r3, [pc, #544]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c016:	2206      	movs	r2, #6
 800c018:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800c01c:	4b87      	ldr	r3, [pc, #540]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c01e:	2200      	movs	r2, #0
 800c020:	701a      	strb	r2, [r3, #0]
    break;
 800c022:	e0fa      	b.n	800c21a <SupervisorB2_B2Decisions+0x262>

   case SupervisorB2_IN_AvoidS3:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	2b94      	cmp	r3, #148	@ 0x94
 800c02a:	d107      	bne.n	800c03c <SupervisorB2_B2Decisions+0x84>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800c02c:	4b82      	ldr	r3, [pc, #520]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c02e:	2203      	movs	r2, #3
 800c030:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800c034:	4b81      	ldr	r3, [pc, #516]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c036:	2207      	movs	r2, #7
 800c038:	701a      	strb	r2, [r3, #0]
    } else if (SupervisorB2_DW.temporalCounter_i1 >= 25) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800c03a:	e0f0      	b.n	800c21e <SupervisorB2_B2Decisions+0x266>
    } else if (SupervisorB2_DW.temporalCounter_i1 >= 25) {
 800c03c:	4b7e      	ldr	r3, [pc, #504]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c03e:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800c042:	2b18      	cmp	r3, #24
 800c044:	f240 80eb 	bls.w	800c21e <SupervisorB2_B2Decisions+0x266>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800c048:	4b7b      	ldr	r3, [pc, #492]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c04a:	2206      	movs	r2, #6
 800c04c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800c050:	4b7a      	ldr	r3, [pc, #488]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c052:	2200      	movs	r2, #0
 800c054:	701a      	strb	r2, [r3, #0]
    break;
 800c056:	e0e2      	b.n	800c21e <SupervisorB2_B2Decisions+0x266>

   case SupervisorB2_IN_InEmergency:
    if (*sfEvent == SupervisorB2_event_safe) {
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	2b98      	cmp	r3, #152	@ 0x98
 800c05e:	f040 80e0 	bne.w	800c222 <SupervisorB2_B2Decisions+0x26a>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800c062:	4b75      	ldr	r3, [pc, #468]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c064:	2206      	movs	r2, #6
 800c066:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800c06a:	4b74      	ldr	r3, [pc, #464]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c06c:	2200      	movs	r2, #0
 800c06e:	701a      	strb	r2, [r3, #0]
    }
    break;
 800c070:	e0d7      	b.n	800c222 <SupervisorB2_B2Decisions+0x26a>

   case SupervisorB2_IN_MoveToS1:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800c072:	683b      	ldr	r3, [r7, #0]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2b94      	cmp	r3, #148	@ 0x94
 800c078:	d107      	bne.n	800c08a <SupervisorB2_B2Decisions+0xd2>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800c07a:	4b6f      	ldr	r3, [pc, #444]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c07c:	2203      	movs	r2, #3
 800c07e:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800c082:	4b6e      	ldr	r3, [pc, #440]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c084:	2207      	movs	r2, #7
 800c086:	701a      	strb	r2, [r3, #0]
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
                SupervisorB2_DW.targetAngle)) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800c088:	e0cd      	b.n	800c226 <SupervisorB2_B2Decisions+0x26e>
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	edd3 7a00 	vldr	s15, [r3]
 800c090:	4b69      	ldr	r3, [pc, #420]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c092:	ed93 7a20 	vldr	s14, [r3, #128]	@ 0x80
 800c096:	eef0 0a47 	vmov.f32	s1, s14
 800c09a:	eeb0 0a67 	vmov.f32	s0, s15
 800c09e:	f7ff febd 	bl	800be1c <SupervisorB2_gyroTargetDiff>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	f000 80be 	beq.w	800c226 <SupervisorB2_B2Decisions+0x26e>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800c0aa:	4b63      	ldr	r3, [pc, #396]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c0ac:	2206      	movs	r2, #6
 800c0ae:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800c0b2:	4b62      	ldr	r3, [pc, #392]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	701a      	strb	r2, [r3, #0]
    break;
 800c0b8:	e0b5      	b.n	800c226 <SupervisorB2_B2Decisions+0x26e>

   case SupervisorB2_IN_MoveToS3:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	2b94      	cmp	r3, #148	@ 0x94
 800c0c0:	d107      	bne.n	800c0d2 <SupervisorB2_B2Decisions+0x11a>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800c0c2:	4b5d      	ldr	r3, [pc, #372]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c0c4:	2203      	movs	r2, #3
 800c0c6:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800c0ca:	4b5c      	ldr	r3, [pc, #368]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c0cc:	2207      	movs	r2, #7
 800c0ce:	701a      	strb	r2, [r3, #0]
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
                SupervisorB2_DW.targetAngle)) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800c0d0:	e0ab      	b.n	800c22a <SupervisorB2_B2Decisions+0x272>
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	edd3 7a00 	vldr	s15, [r3]
 800c0d8:	4b57      	ldr	r3, [pc, #348]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c0da:	ed93 7a20 	vldr	s14, [r3, #128]	@ 0x80
 800c0de:	eef0 0a47 	vmov.f32	s1, s14
 800c0e2:	eeb0 0a67 	vmov.f32	s0, s15
 800c0e6:	f7ff fe99 	bl	800be1c <SupervisorB2_gyroTargetDiff>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	f000 809c 	beq.w	800c22a <SupervisorB2_B2Decisions+0x272>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800c0f2:	4b51      	ldr	r3, [pc, #324]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c0f4:	2206      	movs	r2, #6
 800c0f6:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800c0fa:	4b50      	ldr	r3, [pc, #320]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	701a      	strb	r2, [r3, #0]
    break;
 800c100:	e093      	b.n	800c22a <SupervisorB2_B2Decisions+0x272>

   case SupervisorB2_IN_Waiting:
    switch (*sfEvent) {
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	3b94      	subs	r3, #148	@ 0x94
 800c108:	2b1b      	cmp	r3, #27
 800c10a:	f200 8090 	bhi.w	800c22e <SupervisorB2_B2Decisions+0x276>
 800c10e:	a201      	add	r2, pc, #4	@ (adr r2, 800c114 <SupervisorB2_B2Decisions+0x15c>)
 800c110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c114:	0800c185 	.word	0x0800c185
 800c118:	0800c1d7 	.word	0x0800c1d7
 800c11c:	0800c22f 	.word	0x0800c22f
 800c120:	0800c195 	.word	0x0800c195
 800c124:	0800c22f 	.word	0x0800c22f
 800c128:	0800c22f 	.word	0x0800c22f
 800c12c:	0800c22f 	.word	0x0800c22f
 800c130:	0800c22f 	.word	0x0800c22f
 800c134:	0800c22f 	.word	0x0800c22f
 800c138:	0800c22f 	.word	0x0800c22f
 800c13c:	0800c22f 	.word	0x0800c22f
 800c140:	0800c22f 	.word	0x0800c22f
 800c144:	0800c22f 	.word	0x0800c22f
 800c148:	0800c22f 	.word	0x0800c22f
 800c14c:	0800c22f 	.word	0x0800c22f
 800c150:	0800c22f 	.word	0x0800c22f
 800c154:	0800c22f 	.word	0x0800c22f
 800c158:	0800c22f 	.word	0x0800c22f
 800c15c:	0800c22f 	.word	0x0800c22f
 800c160:	0800c22f 	.word	0x0800c22f
 800c164:	0800c22f 	.word	0x0800c22f
 800c168:	0800c22f 	.word	0x0800c22f
 800c16c:	0800c22f 	.word	0x0800c22f
 800c170:	0800c22f 	.word	0x0800c22f
 800c174:	0800c22f 	.word	0x0800c22f
 800c178:	0800c22f 	.word	0x0800c22f
 800c17c:	0800c201 	.word	0x0800c201
 800c180:	0800c1bf 	.word	0x0800c1bf
     case SupervisorB2_event_emergency:
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800c184:	4b2c      	ldr	r3, [pc, #176]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c186:	2203      	movs	r2, #3
 800c188:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800c18c:	4b2b      	ldr	r3, [pc, #172]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c18e:	2207      	movs	r2, #7
 800c190:	701a      	strb	r2, [r3, #0]
      break;
 800c192:	e041      	b.n	800c218 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_moveToS3:
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_MoveToS3;
 800c194:	4b28      	ldr	r3, [pc, #160]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c196:	2205      	movs	r2, #5
 800c198:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_GO_RIGHT;
 800c19c:	4b27      	ldr	r3, [pc, #156]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c19e:	2203      	movs	r2, #3
 800c1a0:	701a      	strb	r2, [r3, #0]
      SupervisorB2_DW.targetAngle = SupervisorB2_angleCalculator(*gyro_angle,
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	edd3 7a00 	vldr	s15, [r3]
 800c1a8:	2003      	movs	r0, #3
 800c1aa:	eeb0 0a67 	vmov.f32	s0, s15
 800c1ae:	f7ff fea7 	bl	800bf00 <SupervisorB2_angleCalculator>
 800c1b2:	eef0 7a40 	vmov.f32	s15, s0
 800c1b6:	4b20      	ldr	r3, [pc, #128]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c1b8:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80
        CMD_GO_RIGHT);
      break;
 800c1bc:	e02c      	b.n	800c218 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_avoidS3:
      SupervisorB2_DW.temporalCounter_i1 = 0U;
 800c1be:	4b1e      	ldr	r3, [pc, #120]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_AvoidS3;
 800c1c6:	4b1c      	ldr	r3, [pc, #112]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c1c8:	2202      	movs	r2, #2
 800c1ca:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_AVOID_RIGHT;
 800c1ce:	4b1b      	ldr	r3, [pc, #108]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c1d0:	2204      	movs	r2, #4
 800c1d2:	701a      	strb	r2, [r3, #0]
      break;
 800c1d4:	e020      	b.n	800c218 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_moveToS1:
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_MoveToS1;
 800c1d6:	4b18      	ldr	r3, [pc, #96]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c1d8:	2204      	movs	r2, #4
 800c1da:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_GO_LEFT;
 800c1de:	4b17      	ldr	r3, [pc, #92]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c1e0:	2202      	movs	r2, #2
 800c1e2:	701a      	strb	r2, [r3, #0]
      SupervisorB2_DW.targetAngle = SupervisorB2_angleCalculator(*gyro_angle,
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	edd3 7a00 	vldr	s15, [r3]
 800c1ea:	2002      	movs	r0, #2
 800c1ec:	eeb0 0a67 	vmov.f32	s0, s15
 800c1f0:	f7ff fe86 	bl	800bf00 <SupervisorB2_angleCalculator>
 800c1f4:	eef0 7a40 	vmov.f32	s15, s0
 800c1f8:	4b0f      	ldr	r3, [pc, #60]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c1fa:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80
        CMD_GO_LEFT);
      break;
 800c1fe:	e00b      	b.n	800c218 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_avoidS1:
      SupervisorB2_DW.temporalCounter_i1 = 0U;
 800c200:	4b0d      	ldr	r3, [pc, #52]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c202:	2200      	movs	r2, #0
 800c204:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_AvoidS1;
 800c208:	4b0b      	ldr	r3, [pc, #44]	@ (800c238 <SupervisorB2_B2Decisions+0x280>)
 800c20a:	2201      	movs	r2, #1
 800c20c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_AVOID_LEFT;
 800c210:	4b0a      	ldr	r3, [pc, #40]	@ (800c23c <SupervisorB2_B2Decisions+0x284>)
 800c212:	2205      	movs	r2, #5
 800c214:	701a      	strb	r2, [r3, #0]
      break;
 800c216:	bf00      	nop
    }
    break;
 800c218:	e009      	b.n	800c22e <SupervisorB2_B2Decisions+0x276>
    break;
 800c21a:	bf00      	nop
 800c21c:	e008      	b.n	800c230 <SupervisorB2_B2Decisions+0x278>
    break;
 800c21e:	bf00      	nop
 800c220:	e006      	b.n	800c230 <SupervisorB2_B2Decisions+0x278>
    break;
 800c222:	bf00      	nop
 800c224:	e004      	b.n	800c230 <SupervisorB2_B2Decisions+0x278>
    break;
 800c226:	bf00      	nop
 800c228:	e002      	b.n	800c230 <SupervisorB2_B2Decisions+0x278>
    break;
 800c22a:	bf00      	nop
 800c22c:	e000      	b.n	800c230 <SupervisorB2_B2Decisions+0x278>
    break;
 800c22e:	bf00      	nop
  }
}
 800c230:	bf00      	nop
 800c232:	3708      	adds	r7, #8
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}
 800c238:	20003850 	.word	0x20003850
 800c23c:	20003848 	.word	0x20003848

0800c240 <Supervis_check_emergency_stop_k>:

/* Function for Chart: '<S14>/SuperB2_DEGB1_0' */
static uint8_T Supervis_check_emergency_stop_k(const uint16_T sonars[3])
{
 800c240:	b480      	push	{r7}
 800c242:	b085      	sub	sp, #20
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
  uint8_T stop;
  if (sonars[0] <= 70) {
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	881b      	ldrh	r3, [r3, #0]
 800c24c:	2b46      	cmp	r3, #70	@ 0x46
 800c24e:	d802      	bhi.n	800c256 <Supervis_check_emergency_stop_k+0x16>
    stop = 1U;
 800c250:	2301      	movs	r3, #1
 800c252:	73fb      	strb	r3, [r7, #15]
 800c254:	e010      	b.n	800c278 <Supervis_check_emergency_stop_k+0x38>
  } else if (sonars[1] <= 70) {
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	3302      	adds	r3, #2
 800c25a:	881b      	ldrh	r3, [r3, #0]
 800c25c:	2b46      	cmp	r3, #70	@ 0x46
 800c25e:	d802      	bhi.n	800c266 <Supervis_check_emergency_stop_k+0x26>
    stop = 1U;
 800c260:	2301      	movs	r3, #1
 800c262:	73fb      	strb	r3, [r7, #15]
 800c264:	e008      	b.n	800c278 <Supervis_check_emergency_stop_k+0x38>
  } else {
    stop = (uint8_T)(sonars[2] <= 70);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	3304      	adds	r3, #4
 800c26a:	881b      	ldrh	r3, [r3, #0]
 800c26c:	2b46      	cmp	r3, #70	@ 0x46
 800c26e:	bf94      	ite	ls
 800c270:	2301      	movls	r3, #1
 800c272:	2300      	movhi	r3, #0
 800c274:	b2db      	uxtb	r3, r3
 800c276:	73fb      	strb	r3, [r7, #15]
  }

  return stop;
 800c278:	7bfb      	ldrb	r3, [r7, #15]
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3714      	adds	r7, #20
 800c27e:	46bd      	mov	sp, r7
 800c280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c284:	4770      	bx	lr

0800c286 <SupervisorB2_closeRange>:

/* Function for Chart: '<S14>/SuperB2_DEGB1_0' */
static uint8_T SupervisorB2_closeRange(uint16_T sonar)
{
 800c286:	b480      	push	{r7}
 800c288:	b083      	sub	sp, #12
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	4603      	mov	r3, r0
 800c28e:	80fb      	strh	r3, [r7, #6]
  return (uint8_T)((sonar > 75) && (sonar < 150));
 800c290:	88fb      	ldrh	r3, [r7, #6]
 800c292:	2b4b      	cmp	r3, #75	@ 0x4b
 800c294:	d904      	bls.n	800c2a0 <SupervisorB2_closeRange+0x1a>
 800c296:	88fb      	ldrh	r3, [r7, #6]
 800c298:	2b95      	cmp	r3, #149	@ 0x95
 800c29a:	d801      	bhi.n	800c2a0 <SupervisorB2_closeRange+0x1a>
 800c29c:	2301      	movs	r3, #1
 800c29e:	e000      	b.n	800c2a2 <SupervisorB2_closeRange+0x1c>
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	b2db      	uxtb	r3, r3
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	370c      	adds	r7, #12
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ae:	4770      	bx	lr

0800c2b0 <SupervisorB2_timers>:

/* Function for Chart: '<S14>/SuperB2_DEGB1_0' */
static void SupervisorB2_timers(const real32_T *gyro_angle, int32_T *sfEvent)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b084      	sub	sp, #16
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
 800c2b8:	6039      	str	r1, [r7, #0]
  int32_T b_previousEvent;
  if (SupervisorB2_DW.is_active_timerSonar12 != 0) {
 800c2ba:	4b88      	ldr	r3, [pc, #544]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c2bc:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d03d      	beq.n	800c340 <SupervisorB2_timers+0x90>
    switch (SupervisorB2_DW.is_timerSonar12) {
 800c2c4:	4b85      	ldr	r3, [pc, #532]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c2c6:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d002      	beq.n	800c2d4 <SupervisorB2_timers+0x24>
 800c2ce:	2b02      	cmp	r3, #2
 800c2d0:	d026      	beq.n	800c320 <SupervisorB2_timers+0x70>
 800c2d2:	e035      	b.n	800c340 <SupervisorB2_timers+0x90>
     case SupervisorB2_IN_Fall1Detected:
      if (SupervisorB2_DW.temporalCounter_i2 >= 150) {
 800c2d4:	4b81      	ldr	r3, [pc, #516]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c2d6:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 800c2da:	2b95      	cmp	r3, #149	@ 0x95
 800c2dc:	d904      	bls.n	800c2e8 <SupervisorB2_timers+0x38>
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
 800c2de:	4b7f      	ldr	r3, [pc, #508]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c2e0:	2202      	movs	r2, #2
 800c2e2:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        }

        *sfEvent = b_previousEvent;
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
      }
      break;
 800c2e6:	e028      	b.n	800c33a <SupervisorB2_timers+0x8a>
      } else if (SupervisorB2_DW.obj2Detected != 0) {
 800c2e8:	4b7c      	ldr	r3, [pc, #496]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c2ea:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d023      	beq.n	800c33a <SupervisorB2_timers+0x8a>
        b_previousEvent = *sfEvent;
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_moveToS1;
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	2295      	movs	r2, #149	@ 0x95
 800c2fc:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800c2fe:	4b77      	ldr	r3, [pc, #476]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c300:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800c304:	2b00      	cmp	r3, #0
 800c306:	d003      	beq.n	800c310 <SupervisorB2_timers+0x60>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800c308:	6839      	ldr	r1, [r7, #0]
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f7ff fe54 	bl	800bfb8 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	68fa      	ldr	r2, [r7, #12]
 800c314:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
 800c316:	4b71      	ldr	r3, [pc, #452]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c318:	2202      	movs	r2, #2
 800c31a:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
      break;
 800c31e:	e00c      	b.n	800c33a <SupervisorB2_timers+0x8a>

     case SupervisorB2_IN_Waiting_i:
      if (*sfEvent == SupervisorB2_event_Fall1) {
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	2b91      	cmp	r3, #145	@ 0x91
 800c326:	d10a      	bne.n	800c33e <SupervisorB2_timers+0x8e>
        SupervisorB2_DW.temporalCounter_i2 = 0U;
 800c328:	4b6c      	ldr	r3, [pc, #432]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c32a:	2200      	movs	r2, #0
 800c32c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Fall1Detected;
 800c330:	4b6a      	ldr	r3, [pc, #424]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c332:	2201      	movs	r2, #1
 800c334:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
      }
      break;
 800c338:	e001      	b.n	800c33e <SupervisorB2_timers+0x8e>
      break;
 800c33a:	bf00      	nop
 800c33c:	e000      	b.n	800c340 <SupervisorB2_timers+0x90>
      break;
 800c33e:	bf00      	nop
    }
  }

  if (SupervisorB2_DW.is_active_timerSonar21 != 0) {
 800c340:	4b66      	ldr	r3, [pc, #408]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c342:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800c346:	2b00      	cmp	r3, #0
 800c348:	d03d      	beq.n	800c3c6 <SupervisorB2_timers+0x116>
    switch (SupervisorB2_DW.is_timerSonar21) {
 800c34a:	4b64      	ldr	r3, [pc, #400]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c34c:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800c350:	2b01      	cmp	r3, #1
 800c352:	d002      	beq.n	800c35a <SupervisorB2_timers+0xaa>
 800c354:	2b02      	cmp	r3, #2
 800c356:	d026      	beq.n	800c3a6 <SupervisorB2_timers+0xf6>
 800c358:	e035      	b.n	800c3c6 <SupervisorB2_timers+0x116>
     case SupervisorB2_IN_Fall1Detected:
      if (SupervisorB2_DW.temporalCounter_i3 >= 150) {
 800c35a:	4b60      	ldr	r3, [pc, #384]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c35c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800c360:	2b95      	cmp	r3, #149	@ 0x95
 800c362:	d904      	bls.n	800c36e <SupervisorB2_timers+0xbe>
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
 800c364:	4b5d      	ldr	r3, [pc, #372]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c366:	2202      	movs	r2, #2
 800c368:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        }

        *sfEvent = b_previousEvent;
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
      }
      break;
 800c36c:	e028      	b.n	800c3c0 <SupervisorB2_timers+0x110>
      } else if (SupervisorB2_DW.obj1Detected != 0) {
 800c36e:	4b5b      	ldr	r3, [pc, #364]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c370:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 800c374:	2b00      	cmp	r3, #0
 800c376:	d023      	beq.n	800c3c0 <SupervisorB2_timers+0x110>
        b_previousEvent = *sfEvent;
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_avoidS1;
 800c37e:	683b      	ldr	r3, [r7, #0]
 800c380:	22ae      	movs	r2, #174	@ 0xae
 800c382:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800c384:	4b55      	ldr	r3, [pc, #340]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c386:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d003      	beq.n	800c396 <SupervisorB2_timers+0xe6>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800c38e:	6839      	ldr	r1, [r7, #0]
 800c390:	6878      	ldr	r0, [r7, #4]
 800c392:	f7ff fe11 	bl	800bfb8 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	68fa      	ldr	r2, [r7, #12]
 800c39a:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
 800c39c:	4b4f      	ldr	r3, [pc, #316]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c39e:	2202      	movs	r2, #2
 800c3a0:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
      break;
 800c3a4:	e00c      	b.n	800c3c0 <SupervisorB2_timers+0x110>

     case SupervisorB2_IN_Waiting_i:
      if (*sfEvent == SupervisorB2_event_Fall2) {
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	2b92      	cmp	r3, #146	@ 0x92
 800c3ac:	d10a      	bne.n	800c3c4 <SupervisorB2_timers+0x114>
        SupervisorB2_DW.temporalCounter_i3 = 0U;
 800c3ae:	4b4b      	ldr	r3, [pc, #300]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Fall1Detected;
 800c3b6:	4b49      	ldr	r3, [pc, #292]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c3b8:	2201      	movs	r2, #1
 800c3ba:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
      }
      break;
 800c3be:	e001      	b.n	800c3c4 <SupervisorB2_timers+0x114>
      break;
 800c3c0:	bf00      	nop
 800c3c2:	e000      	b.n	800c3c6 <SupervisorB2_timers+0x116>
      break;
 800c3c4:	bf00      	nop
    }
  }

  if (SupervisorB2_DW.is_active_timerSonar23 != 0) {
 800c3c6:	4b45      	ldr	r3, [pc, #276]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c3c8:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d03d      	beq.n	800c44c <SupervisorB2_timers+0x19c>
    switch (SupervisorB2_DW.is_timerSonar23) {
 800c3d0:	4b42      	ldr	r3, [pc, #264]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c3d2:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d002      	beq.n	800c3e0 <SupervisorB2_timers+0x130>
 800c3da:	2b02      	cmp	r3, #2
 800c3dc:	d026      	beq.n	800c42c <SupervisorB2_timers+0x17c>
 800c3de:	e035      	b.n	800c44c <SupervisorB2_timers+0x19c>
     case SupervisorB2_IN_Fall1Detected:
      if (SupervisorB2_DW.temporalCounter_i4 >= 150) {
 800c3e0:	4b3e      	ldr	r3, [pc, #248]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c3e2:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 800c3e6:	2b95      	cmp	r3, #149	@ 0x95
 800c3e8:	d904      	bls.n	800c3f4 <SupervisorB2_timers+0x144>
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
 800c3ea:	4b3c      	ldr	r3, [pc, #240]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c3ec:	2202      	movs	r2, #2
 800c3ee:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
        }

        *sfEvent = b_previousEvent;
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
      }
      break;
 800c3f2:	e028      	b.n	800c446 <SupervisorB2_timers+0x196>
      } else if (SupervisorB2_DW.obj3Detected != 0) {
 800c3f4:	4b39      	ldr	r3, [pc, #228]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c3f6:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d023      	beq.n	800c446 <SupervisorB2_timers+0x196>
        b_previousEvent = *sfEvent;
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_avoidS3;
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	22af      	movs	r2, #175	@ 0xaf
 800c408:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800c40a:	4b34      	ldr	r3, [pc, #208]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c40c:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800c410:	2b00      	cmp	r3, #0
 800c412:	d003      	beq.n	800c41c <SupervisorB2_timers+0x16c>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800c414:	6839      	ldr	r1, [r7, #0]
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	f7ff fdce 	bl	800bfb8 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	68fa      	ldr	r2, [r7, #12]
 800c420:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
 800c422:	4b2e      	ldr	r3, [pc, #184]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c424:	2202      	movs	r2, #2
 800c426:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
      break;
 800c42a:	e00c      	b.n	800c446 <SupervisorB2_timers+0x196>

     case SupervisorB2_IN_Waiting_i:
      if (*sfEvent == SupervisorB2_event_Fall2) {
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	2b92      	cmp	r3, #146	@ 0x92
 800c432:	d10a      	bne.n	800c44a <SupervisorB2_timers+0x19a>
        SupervisorB2_DW.temporalCounter_i4 = 0U;
 800c434:	4b29      	ldr	r3, [pc, #164]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c436:	2200      	movs	r2, #0
 800c438:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Fall1Detected;
 800c43c:	4b27      	ldr	r3, [pc, #156]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c43e:	2201      	movs	r2, #1
 800c440:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
      }
      break;
 800c444:	e001      	b.n	800c44a <SupervisorB2_timers+0x19a>
      break;
 800c446:	bf00      	nop
 800c448:	e000      	b.n	800c44c <SupervisorB2_timers+0x19c>
      break;
 800c44a:	bf00      	nop
    }
  }

  if (SupervisorB2_DW.is_active_timerSonar32 != 0) {
 800c44c:	4b23      	ldr	r3, [pc, #140]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c44e:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 800c452:	2b00      	cmp	r3, #0
 800c454:	d03d      	beq.n	800c4d2 <SupervisorB2_timers+0x222>
    switch (SupervisorB2_DW.is_timerSonar32) {
 800c456:	4b21      	ldr	r3, [pc, #132]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c458:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 800c45c:	2b01      	cmp	r3, #1
 800c45e:	d002      	beq.n	800c466 <SupervisorB2_timers+0x1b6>
 800c460:	2b02      	cmp	r3, #2
 800c462:	d026      	beq.n	800c4b2 <SupervisorB2_timers+0x202>
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Fall1Detected;
      }
      break;
    }
  }
}
 800c464:	e035      	b.n	800c4d2 <SupervisorB2_timers+0x222>
      if (SupervisorB2_DW.temporalCounter_i5 >= 150) {
 800c466:	4b1d      	ldr	r3, [pc, #116]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c468:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 800c46c:	2b95      	cmp	r3, #149	@ 0x95
 800c46e:	d904      	bls.n	800c47a <SupervisorB2_timers+0x1ca>
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Waiting_i;
 800c470:	4b1a      	ldr	r3, [pc, #104]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c472:	2202      	movs	r2, #2
 800c474:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 800c478:	e028      	b.n	800c4cc <SupervisorB2_timers+0x21c>
      } else if (SupervisorB2_DW.obj2Detected != 0) {
 800c47a:	4b18      	ldr	r3, [pc, #96]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c47c:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 800c480:	2b00      	cmp	r3, #0
 800c482:	d023      	beq.n	800c4cc <SupervisorB2_timers+0x21c>
        b_previousEvent = *sfEvent;
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_moveToS3;
 800c48a:	683b      	ldr	r3, [r7, #0]
 800c48c:	2297      	movs	r2, #151	@ 0x97
 800c48e:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800c490:	4b12      	ldr	r3, [pc, #72]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c492:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800c496:	2b00      	cmp	r3, #0
 800c498:	d003      	beq.n	800c4a2 <SupervisorB2_timers+0x1f2>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800c49a:	6839      	ldr	r1, [r7, #0]
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	f7ff fd8b 	bl	800bfb8 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	68fa      	ldr	r2, [r7, #12]
 800c4a6:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Waiting_i;
 800c4a8:	4b0c      	ldr	r3, [pc, #48]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c4aa:	2202      	movs	r2, #2
 800c4ac:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 800c4b0:	e00c      	b.n	800c4cc <SupervisorB2_timers+0x21c>
      if (*sfEvent == SupervisorB2_event_Fall3) {
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	2b93      	cmp	r3, #147	@ 0x93
 800c4b8:	d10a      	bne.n	800c4d0 <SupervisorB2_timers+0x220>
        SupervisorB2_DW.temporalCounter_i5 = 0U;
 800c4ba:	4b08      	ldr	r3, [pc, #32]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c4bc:	2200      	movs	r2, #0
 800c4be:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Fall1Detected;
 800c4c2:	4b06      	ldr	r3, [pc, #24]	@ (800c4dc <SupervisorB2_timers+0x22c>)
 800c4c4:	2201      	movs	r2, #1
 800c4c6:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 800c4ca:	e001      	b.n	800c4d0 <SupervisorB2_timers+0x220>
      break;
 800c4cc:	bf00      	nop
 800c4ce:	e000      	b.n	800c4d2 <SupervisorB2_timers+0x222>
      break;
 800c4d0:	bf00      	nop
}
 800c4d2:	bf00      	nop
 800c4d4:	3710      	adds	r7, #16
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}
 800c4da:	bf00      	nop
 800c4dc:	20003850 	.word	0x20003850

0800c4e0 <rt_roundd_snf>:

real_T rt_roundd_snf(real_T u)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	ed87 0b00 	vstr	d0, [r7]
  real_T y;
  if (fabs(u) < 4.503599627370496E+15) {
 800c4ea:	6838      	ldr	r0, [r7, #0]
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c4f2:	f04f 0200 	mov.w	r2, #0
 800c4f6:	4b2f      	ldr	r3, [pc, #188]	@ (800c5b4 <rt_roundd_snf+0xd4>)
 800c4f8:	f7f4 fb18 	bl	8000b2c <__aeabi_dcmplt>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d048      	beq.n	800c594 <rt_roundd_snf+0xb4>
    if (u >= 0.5) {
 800c502:	f04f 0200 	mov.w	r2, #0
 800c506:	4b2c      	ldr	r3, [pc, #176]	@ (800c5b8 <rt_roundd_snf+0xd8>)
 800c508:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c50c:	f7f4 fb22 	bl	8000b54 <__aeabi_dcmpge>
 800c510:	4603      	mov	r3, r0
 800c512:	2b00      	cmp	r3, #0
 800c514:	d013      	beq.n	800c53e <rt_roundd_snf+0x5e>
      y = floor(u + 0.5);
 800c516:	f04f 0200 	mov.w	r2, #0
 800c51a:	4b27      	ldr	r3, [pc, #156]	@ (800c5b8 <rt_roundd_snf+0xd8>)
 800c51c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c520:	f7f3 fedc 	bl	80002dc <__adddf3>
 800c524:	4602      	mov	r2, r0
 800c526:	460b      	mov	r3, r1
 800c528:	ec43 2b17 	vmov	d7, r2, r3
 800c52c:	eeb0 0a47 	vmov.f32	s0, s14
 800c530:	eef0 0a67 	vmov.f32	s1, s15
 800c534:	f00a fc84 	bl	8016e40 <floor>
 800c538:	ed87 0b02 	vstr	d0, [r7, #8]
 800c53c:	e02e      	b.n	800c59c <rt_roundd_snf+0xbc>
    } else if (u > -0.5) {
 800c53e:	f04f 0200 	mov.w	r2, #0
 800c542:	4b1e      	ldr	r3, [pc, #120]	@ (800c5bc <rt_roundd_snf+0xdc>)
 800c544:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c548:	f7f4 fb0e 	bl	8000b68 <__aeabi_dcmpgt>
 800c54c:	4603      	mov	r3, r0
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d00c      	beq.n	800c56c <rt_roundd_snf+0x8c>
      y = u * 0.0;
 800c552:	f04f 0200 	mov.w	r2, #0
 800c556:	f04f 0300 	mov.w	r3, #0
 800c55a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c55e:	f7f4 f873 	bl	8000648 <__aeabi_dmul>
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800c56a:	e017      	b.n	800c59c <rt_roundd_snf+0xbc>
    } else {
      y = ceil(u - 0.5);
 800c56c:	f04f 0200 	mov.w	r2, #0
 800c570:	4b11      	ldr	r3, [pc, #68]	@ (800c5b8 <rt_roundd_snf+0xd8>)
 800c572:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c576:	f7f3 feaf 	bl	80002d8 <__aeabi_dsub>
 800c57a:	4602      	mov	r2, r0
 800c57c:	460b      	mov	r3, r1
 800c57e:	ec43 2b17 	vmov	d7, r2, r3
 800c582:	eeb0 0a47 	vmov.f32	s0, s14
 800c586:	eef0 0a67 	vmov.f32	s1, s15
 800c58a:	f00a fbdd 	bl	8016d48 <ceil>
 800c58e:	ed87 0b02 	vstr	d0, [r7, #8]
 800c592:	e003      	b.n	800c59c <rt_roundd_snf+0xbc>
    }
  } else {
    y = u;
 800c594:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c598:	e9c7 2302 	strd	r2, r3, [r7, #8]
  }

  return y;
 800c59c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c5a0:	ec43 2b17 	vmov	d7, r2, r3
}
 800c5a4:	eeb0 0a47 	vmov.f32	s0, s14
 800c5a8:	eef0 0a67 	vmov.f32	s1, s15
 800c5ac:	3710      	adds	r7, #16
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}
 800c5b2:	bf00      	nop
 800c5b4:	43300000 	.word	0x43300000
 800c5b8:	3fe00000 	.word	0x3fe00000
 800c5bc:	bfe00000 	.word	0xbfe00000

0800c5c0 <Supe_isCommDegradedByMeanPeriod>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static boolean_T Supe_isCommDegradedByMeanPeriod(uint32_T data_last_valid_ms,
  real_T mean_threshold_ms)
{
 800c5c0:	b590      	push	{r4, r7, lr}
 800c5c2:	b08b      	sub	sp, #44	@ 0x2c
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	60f8      	str	r0, [r7, #12]
 800c5c8:	ed87 0b00 	vstr	d0, [r7]
  real_T old;
  uint32_T mean_dt;
  uint32_T q0;
  boolean_T comm_degraded;
  if (!SupervisorB2_DW.last_valid_prev_not_empty) {
 800c5cc:	4b97      	ldr	r3, [pc, #604]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c5ce:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d120      	bne.n	800c618 <Supe_isCommDegradedByMeanPeriod+0x58>
    SupervisorB2_DW.last_valid_prev = data_last_valid_ms;
 800c5d6:	4a95      	ldr	r2, [pc, #596]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
    SupervisorB2_DW.last_valid_prev_not_empty = true;
 800c5de:	4b93      	ldr	r3, [pc, #588]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c5e0:	2201      	movs	r2, #1
 800c5e2:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    memset(&SupervisorB2_DW.buf[0], 0, 10U * sizeof(real_T));
 800c5e6:	2250      	movs	r2, #80	@ 0x50
 800c5e8:	2100      	movs	r1, #0
 800c5ea:	4890      	ldr	r0, [pc, #576]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c5ec:	f006 ff94 	bl	8013518 <memset>
    SupervisorB2_DW.idx = 1.0;
 800c5f0:	498e      	ldr	r1, [pc, #568]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c5f2:	f04f 0200 	mov.w	r2, #0
 800c5f6:	4b8e      	ldr	r3, [pc, #568]	@ (800c830 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800c5f8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    SupervisorB2_DW.count = 0.0;
 800c5fc:	498b      	ldr	r1, [pc, #556]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c5fe:	f04f 0200 	mov.w	r2, #0
 800c602:	f04f 0300 	mov.w	r3, #0
 800c606:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
    SupervisorB2_DW.sum_dt = 0U;
 800c60a:	4b88      	ldr	r3, [pc, #544]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c60c:	2200      	movs	r2, #0
 800c60e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    comm_degraded = false;
 800c612:	2300      	movs	r3, #0
 800c614:	77fb      	strb	r3, [r7, #31]
 800c616:	e104      	b.n	800c822 <Supe_isCommDegradedByMeanPeriod+0x262>
  } else {
    if (data_last_valid_ms != SupervisorB2_DW.last_valid_prev) {
 800c618:	4b84      	ldr	r3, [pc, #528]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c61a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c61e:	68fa      	ldr	r2, [r7, #12]
 800c620:	429a      	cmp	r2, r3
 800c622:	f000 80b2 	beq.w	800c78a <Supe_isCommDegradedByMeanPeriod+0x1ca>
      mean_dt = data_last_valid_ms -
        /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
        /*MW:OvSatOk*/ SupervisorB2_DW.last_valid_prev;
 800c626:	4b81      	ldr	r3, [pc, #516]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c628:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
      mean_dt = data_last_valid_ms -
 800c62c:	68fa      	ldr	r2, [r7, #12]
 800c62e:	1ad3      	subs	r3, r2, r3
 800c630:	627b      	str	r3, [r7, #36]	@ 0x24
      if (mean_dt > data_last_valid_ms) {
 800c632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	429a      	cmp	r2, r3
 800c638:	d901      	bls.n	800c63e <Supe_isCommDegradedByMeanPeriod+0x7e>
        mean_dt = 0U;
 800c63a:	2300      	movs	r3, #0
 800c63c:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      SupervisorB2_DW.last_valid_prev = data_last_valid_ms;
 800c63e:	4a7b      	ldr	r2, [pc, #492]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
      old = SupervisorB2_DW.buf[(int32_T)SupervisorB2_DW.idx - 1];
 800c646:	4b79      	ldr	r3, [pc, #484]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c648:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c64c:	4610      	mov	r0, r2
 800c64e:	4619      	mov	r1, r3
 800c650:	f7f4 faaa 	bl	8000ba8 <__aeabi_d2iz>
 800c654:	4603      	mov	r3, r0
 800c656:	3b01      	subs	r3, #1
 800c658:	4a74      	ldr	r2, [pc, #464]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c65a:	00db      	lsls	r3, r3, #3
 800c65c:	4413      	add	r3, r2
 800c65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c662:	e9c7 2304 	strd	r2, r3, [r7, #16]
      SupervisorB2_DW.buf[(int32_T)SupervisorB2_DW.idx - 1] = mean_dt;
 800c666:	4b71      	ldr	r3, [pc, #452]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c668:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c66c:	4610      	mov	r0, r2
 800c66e:	4619      	mov	r1, r3
 800c670:	f7f4 fa9a 	bl	8000ba8 <__aeabi_d2iz>
 800c674:	4603      	mov	r3, r0
 800c676:	1e5c      	subs	r4, r3, #1
 800c678:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c67a:	f7f3 ff6b 	bl	8000554 <__aeabi_ui2d>
 800c67e:	4602      	mov	r2, r0
 800c680:	460b      	mov	r3, r1
 800c682:	486a      	ldr	r0, [pc, #424]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c684:	00e1      	lsls	r1, r4, #3
 800c686:	4401      	add	r1, r0
 800c688:	e9c1 2300 	strd	r2, r3, [r1]
      old = rt_roundd_snf((real_T)SupervisorB2_DW.sum_dt - old);
 800c68c:	4b67      	ldr	r3, [pc, #412]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c68e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c692:	4618      	mov	r0, r3
 800c694:	f7f3 ff5e 	bl	8000554 <__aeabi_ui2d>
 800c698:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c69c:	f7f3 fe1c 	bl	80002d8 <__aeabi_dsub>
 800c6a0:	4602      	mov	r2, r0
 800c6a2:	460b      	mov	r3, r1
 800c6a4:	ec43 2b17 	vmov	d7, r2, r3
 800c6a8:	eeb0 0a47 	vmov.f32	s0, s14
 800c6ac:	eef0 0a67 	vmov.f32	s1, s15
 800c6b0:	f7ff ff16 	bl	800c4e0 <rt_roundd_snf>
 800c6b4:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800c6b8:	f04f 0200 	mov.w	r2, #0
 800c6bc:	4b5d      	ldr	r3, [pc, #372]	@ (800c834 <Supe_isCommDegradedByMeanPeriod+0x274>)
 800c6be:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c6c2:	f7f4 fa33 	bl	8000b2c <__aeabi_dcmplt>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d014      	beq.n	800c6f6 <Supe_isCommDegradedByMeanPeriod+0x136>
        if (old >= 0.0) {
 800c6cc:	f04f 0200 	mov.w	r2, #0
 800c6d0:	f04f 0300 	mov.w	r3, #0
 800c6d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c6d8:	f7f4 fa3c 	bl	8000b54 <__aeabi_dcmpge>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d006      	beq.n	800c6f0 <Supe_isCommDegradedByMeanPeriod+0x130>
          q0 = (uint32_T)old;
 800c6e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c6e6:	f7f4 fa87 	bl	8000bf8 <__aeabi_d2uiz>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	623b      	str	r3, [r7, #32]
 800c6ee:	e005      	b.n	800c6fc <Supe_isCommDegradedByMeanPeriod+0x13c>
        } else {
          q0 = 0U;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	623b      	str	r3, [r7, #32]
 800c6f4:	e002      	b.n	800c6fc <Supe_isCommDegradedByMeanPeriod+0x13c>
        }
      } else {
        q0 = MAX_uint32_T;
 800c6f6:	f04f 33ff 	mov.w	r3, #4294967295
 800c6fa:	623b      	str	r3, [r7, #32]
      }

      SupervisorB2_DW.sum_dt = q0 + /*MW:OvSatOk*/ mean_dt;
 800c6fc:	6a3a      	ldr	r2, [r7, #32]
 800c6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c700:	4413      	add	r3, r2
 800c702:	4a4a      	ldr	r2, [pc, #296]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c704:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (SupervisorB2_DW.sum_dt < q0) {
 800c708:	4b48      	ldr	r3, [pc, #288]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c70a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c70e:	6a3a      	ldr	r2, [r7, #32]
 800c710:	429a      	cmp	r2, r3
 800c712:	d904      	bls.n	800c71e <Supe_isCommDegradedByMeanPeriod+0x15e>
        SupervisorB2_DW.sum_dt = MAX_uint32_T;
 800c714:	4b45      	ldr	r3, [pc, #276]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c716:	f04f 32ff 	mov.w	r2, #4294967295
 800c71a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
      }

      SupervisorB2_DW.idx++;
 800c71e:	4b43      	ldr	r3, [pc, #268]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c720:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800c724:	f04f 0200 	mov.w	r2, #0
 800c728:	4b41      	ldr	r3, [pc, #260]	@ (800c830 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800c72a:	f7f3 fdd7 	bl	80002dc <__adddf3>
 800c72e:	4602      	mov	r2, r0
 800c730:	460b      	mov	r3, r1
 800c732:	493e      	ldr	r1, [pc, #248]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c734:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      if (SupervisorB2_DW.idx > 10.0) {
 800c738:	4b3c      	ldr	r3, [pc, #240]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c73a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800c73e:	f04f 0200 	mov.w	r2, #0
 800c742:	4b3d      	ldr	r3, [pc, #244]	@ (800c838 <Supe_isCommDegradedByMeanPeriod+0x278>)
 800c744:	f7f4 fa10 	bl	8000b68 <__aeabi_dcmpgt>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d005      	beq.n	800c75a <Supe_isCommDegradedByMeanPeriod+0x19a>
        SupervisorB2_DW.idx = 1.0;
 800c74e:	4937      	ldr	r1, [pc, #220]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c750:	f04f 0200 	mov.w	r2, #0
 800c754:	4b36      	ldr	r3, [pc, #216]	@ (800c830 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800c756:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      }

      if (SupervisorB2_DW.count < 10.0) {
 800c75a:	4b34      	ldr	r3, [pc, #208]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c75c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c760:	f04f 0200 	mov.w	r2, #0
 800c764:	4b34      	ldr	r3, [pc, #208]	@ (800c838 <Supe_isCommDegradedByMeanPeriod+0x278>)
 800c766:	f7f4 f9e1 	bl	8000b2c <__aeabi_dcmplt>
 800c76a:	4603      	mov	r3, r0
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d00c      	beq.n	800c78a <Supe_isCommDegradedByMeanPeriod+0x1ca>
        SupervisorB2_DW.count++;
 800c770:	4b2e      	ldr	r3, [pc, #184]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c772:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c776:	f04f 0200 	mov.w	r2, #0
 800c77a:	4b2d      	ldr	r3, [pc, #180]	@ (800c830 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800c77c:	f7f3 fdae 	bl	80002dc <__adddf3>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4929      	ldr	r1, [pc, #164]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c786:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
      }
    }

    if (SupervisorB2_DW.count > 0.0) {
 800c78a:	4b28      	ldr	r3, [pc, #160]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c78c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c790:	f04f 0200 	mov.w	r2, #0
 800c794:	f04f 0300 	mov.w	r3, #0
 800c798:	f7f4 f9e6 	bl	8000b68 <__aeabi_dcmpgt>
 800c79c:	4603      	mov	r3, r0
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d02b      	beq.n	800c7fa <Supe_isCommDegradedByMeanPeriod+0x23a>
      old = rt_roundd_snf((real_T)SupervisorB2_DW.sum_dt / SupervisorB2_DW.count);
 800c7a2:	4b22      	ldr	r3, [pc, #136]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c7a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7f3 fed3 	bl	8000554 <__aeabi_ui2d>
 800c7ae:	4b1f      	ldr	r3, [pc, #124]	@ (800c82c <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c7b0:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c7b4:	f7f4 f872 	bl	800089c <__aeabi_ddiv>
 800c7b8:	4602      	mov	r2, r0
 800c7ba:	460b      	mov	r3, r1
 800c7bc:	ec43 2b17 	vmov	d7, r2, r3
 800c7c0:	eeb0 0a47 	vmov.f32	s0, s14
 800c7c4:	eef0 0a67 	vmov.f32	s1, s15
 800c7c8:	f7ff fe8a 	bl	800c4e0 <rt_roundd_snf>
 800c7cc:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800c7d0:	f04f 0200 	mov.w	r2, #0
 800c7d4:	4b17      	ldr	r3, [pc, #92]	@ (800c834 <Supe_isCommDegradedByMeanPeriod+0x274>)
 800c7d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c7da:	f7f4 f9a7 	bl	8000b2c <__aeabi_dcmplt>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d006      	beq.n	800c7f2 <Supe_isCommDegradedByMeanPeriod+0x232>
        mean_dt = (uint32_T)old;
 800c7e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c7e8:	f7f4 fa06 	bl	8000bf8 <__aeabi_d2uiz>
 800c7ec:	4603      	mov	r3, r0
 800c7ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7f0:	e005      	b.n	800c7fe <Supe_isCommDegradedByMeanPeriod+0x23e>
      } else {
        mean_dt = MAX_uint32_T;
 800c7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800c7f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7f8:	e001      	b.n	800c7fe <Supe_isCommDegradedByMeanPeriod+0x23e>
      }
    } else {
      mean_dt = 0U;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    comm_degraded = (mean_dt > mean_threshold_ms);
 800c7fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c800:	f7f3 fea8 	bl	8000554 <__aeabi_ui2d>
 800c804:	4602      	mov	r2, r0
 800c806:	460b      	mov	r3, r1
 800c808:	2101      	movs	r1, #1
 800c80a:	460c      	mov	r4, r1
 800c80c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c810:	f7f4 f98c 	bl	8000b2c <__aeabi_dcmplt>
 800c814:	4603      	mov	r3, r0
 800c816:	2b00      	cmp	r3, #0
 800c818:	d101      	bne.n	800c81e <Supe_isCommDegradedByMeanPeriod+0x25e>
 800c81a:	2300      	movs	r3, #0
 800c81c:	461c      	mov	r4, r3
 800c81e:	b2e3      	uxtb	r3, r4
 800c820:	77fb      	strb	r3, [r7, #31]
  }

  return comm_degraded;
 800c822:	7ffb      	ldrb	r3, [r7, #31]
}
 800c824:	4618      	mov	r0, r3
 800c826:	372c      	adds	r7, #44	@ 0x2c
 800c828:	46bd      	mov	sp, r7
 800c82a:	bd90      	pop	{r4, r7, pc}
 800c82c:	20003850 	.word	0x20003850
 800c830:	3ff00000 	.word	0x3ff00000
 800c834:	41f00000 	.word	0x41f00000
 800c838:	40240000 	.word	0x40240000
 800c83c:	00000000 	.word	0x00000000

0800c840 <SupervisorB2_MonitorRx>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static void SupervisorB2_MonitorRx(RxStatus *rx_status)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  uint32_T qY;
  switch (SupervisorB2_DW.is_MonitorRx) {
 800c848:	4b71      	ldr	r3, [pc, #452]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c84a:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800c84e:	2b01      	cmp	r3, #1
 800c850:	d002      	beq.n	800c858 <SupervisorB2_MonitorRx+0x18>
 800c852:	2b02      	cmp	r3, #2
 800c854:	d034      	beq.n	800c8c0 <SupervisorB2_MonitorRx+0x80>
 800c856:	e082      	b.n	800c95e <SupervisorB2_MonitorRx+0x11e>
   case SupervisorB2_IN_Rx_critical:
    *rx_status = RX_CRITICAL;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2202      	movs	r2, #2
 800c85c:	701a      	strb	r2, [r3, #0]
    if (SupervisorB2_DW.degraded_rx) {
 800c85e:	4b6c      	ldr	r3, [pc, #432]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c860:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 800c864:	2b00      	cmp	r3, #0
 800c866:	d003      	beq.n	800c870 <SupervisorB2_MonitorRx+0x30>
      SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c868:	4b69      	ldr	r3, [pc, #420]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if (SupervisorB2_DW.durationCounter_1_gb > 50U) {
 800c870:	4b67      	ldr	r3, [pc, #412]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c872:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c876:	2b32      	cmp	r3, #50	@ 0x32
 800c878:	d907      	bls.n	800c88a <SupervisorB2_MonitorRx+0x4a>
      SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_ok;
 800c87a:	4b65      	ldr	r3, [pc, #404]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c87c:	2203      	movs	r2, #3
 800c87e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      *rx_status = RX_OK;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2200      	movs	r2, #0
 800c886:	701a      	strb	r2, [r3, #0]
      if (SupervisorB2_DW.degraded_rx) {
        SupervisorB2_DW.durationCounter_1_gb = 0U;
        SupervisorB2_DW.durationCounter_1_i = 0U;
      }
    }
    break;
 800c888:	e0b3      	b.n	800c9f2 <SupervisorB2_MonitorRx+0x1b2>
        (SupervisorB2_U.Board1_Data.data_last_valid_ms, 40.0);
 800c88a:	4b62      	ldr	r3, [pc, #392]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c88c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
      SupervisorB2_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800c88e:	ed9f 0b5e 	vldr	d0, [pc, #376]	@ 800ca08 <SupervisorB2_MonitorRx+0x1c8>
 800c892:	4618      	mov	r0, r3
 800c894:	f7ff fe94 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800c898:	4603      	mov	r3, r0
 800c89a:	461a      	mov	r2, r3
 800c89c:	4b5c      	ldr	r3, [pc, #368]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c89e:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
      if (SupervisorB2_DW.degraded_rx) {
 800c8a2:	4b5b      	ldr	r3, [pc, #364]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c8a4:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	f000 80a2 	beq.w	800c9f2 <SupervisorB2_MonitorRx+0x1b2>
        SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c8ae:	4b58      	ldr	r3, [pc, #352]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
        SupervisorB2_DW.durationCounter_1_i = 0U;
 800c8b6:	4b56      	ldr	r3, [pc, #344]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    break;
 800c8be:	e098      	b.n	800c9f2 <SupervisorB2_MonitorRx+0x1b2>

   case SupervisorB2_IN_Rx_degraded:
    *rx_status = RX_DEGRADED;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	701a      	strb	r2, [r3, #0]
    if (SupervisorB2_DW.degraded_rx) {
 800c8c6:	4b52      	ldr	r3, [pc, #328]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c8c8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d003      	beq.n	800c8d8 <SupervisorB2_MonitorRx+0x98>
      SupervisorB2_DW.durationCounter_1_i = 0U;
 800c8d0:	4b4f      	ldr	r3, [pc, #316]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if (SupervisorB2_DW.durationCounter_1_i > 50U) {
 800c8d8:	4b4d      	ldr	r3, [pc, #308]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c8da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c8de:	2b32      	cmp	r3, #50	@ 0x32
 800c8e0:	d907      	bls.n	800c8f2 <SupervisorB2_MonitorRx+0xb2>
      SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_ok;
 800c8e2:	4b4b      	ldr	r3, [pc, #300]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c8e4:	2203      	movs	r2, #3
 800c8e6:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      *rx_status = RX_OK;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	701a      	strb	r2, [r3, #0]
          SupervisorB2_DW.durationCounter_1_gb = 0U;
          SupervisorB2_DW.durationCounter_1_i = 0U;
        }
      }
    }
    break;
 800c8f0:	e081      	b.n	800c9f6 <SupervisorB2_MonitorRx+0x1b6>
      qY = SupervisorB2_U.now_ms -
 800c8f2:	4b48      	ldr	r3, [pc, #288]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c8f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
        /*MW:OvSatOk*/ SupervisorB2_U.Board1_Data.data_last_valid_ms;
 800c8f6:	4b47      	ldr	r3, [pc, #284]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c8f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
      qY = SupervisorB2_U.now_ms -
 800c8fa:	1ad3      	subs	r3, r2, r3
 800c8fc:	60fb      	str	r3, [r7, #12]
      if (qY > SupervisorB2_U.now_ms) {
 800c8fe:	4b45      	ldr	r3, [pc, #276]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c902:	68fa      	ldr	r2, [r7, #12]
 800c904:	429a      	cmp	r2, r3
 800c906:	d901      	bls.n	800c90c <SupervisorB2_MonitorRx+0xcc>
        qY = 0U;
 800c908:	2300      	movs	r3, #0
 800c90a:	60fb      	str	r3, [r7, #12]
      if (qY > 120U) {
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	2b78      	cmp	r3, #120	@ 0x78
 800c910:	d90b      	bls.n	800c92a <SupervisorB2_MonitorRx+0xea>
        SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c912:	4b3f      	ldr	r3, [pc, #252]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c914:	2200      	movs	r2, #0
 800c916:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
        SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_critical;
 800c91a:	4b3d      	ldr	r3, [pc, #244]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c91c:	2201      	movs	r2, #1
 800c91e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
        *rx_status = RX_CRITICAL;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2202      	movs	r2, #2
 800c926:	701a      	strb	r2, [r3, #0]
    break;
 800c928:	e065      	b.n	800c9f6 <SupervisorB2_MonitorRx+0x1b6>
          (SupervisorB2_U.Board1_Data.data_last_valid_ms, 40.0);
 800c92a:	4b3a      	ldr	r3, [pc, #232]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c92c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
        SupervisorB2_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800c92e:	ed9f 0b36 	vldr	d0, [pc, #216]	@ 800ca08 <SupervisorB2_MonitorRx+0x1c8>
 800c932:	4618      	mov	r0, r3
 800c934:	f7ff fe44 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800c938:	4603      	mov	r3, r0
 800c93a:	461a      	mov	r2, r3
 800c93c:	4b34      	ldr	r3, [pc, #208]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c93e:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
        if (SupervisorB2_DW.degraded_rx) {
 800c942:	4b33      	ldr	r3, [pc, #204]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c944:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d054      	beq.n	800c9f6 <SupervisorB2_MonitorRx+0x1b6>
          SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c94c:	4b30      	ldr	r3, [pc, #192]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c94e:	2200      	movs	r2, #0
 800c950:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
          SupervisorB2_DW.durationCounter_1_i = 0U;
 800c954:	4b2e      	ldr	r3, [pc, #184]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c956:	2200      	movs	r2, #0
 800c958:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    break;
 800c95c:	e04b      	b.n	800c9f6 <SupervisorB2_MonitorRx+0x1b6>

   default:
    /* case IN_Rx_ok: */
    *rx_status = RX_OK;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2200      	movs	r2, #0
 800c962:	701a      	strb	r2, [r3, #0]
    if (SupervisorB2_DW.degraded_rx) {
 800c964:	4b2a      	ldr	r3, [pc, #168]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c966:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d00b      	beq.n	800c986 <SupervisorB2_MonitorRx+0x146>
      SupervisorB2_DW.durationCounter_1_i = 0U;
 800c96e:	4b28      	ldr	r3, [pc, #160]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c970:	2200      	movs	r2, #0
 800c972:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_degraded;
 800c976:	4b26      	ldr	r3, [pc, #152]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c978:	2202      	movs	r2, #2
 800c97a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      *rx_status = RX_DEGRADED;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2201      	movs	r2, #1
 800c982:	701a      	strb	r2, [r3, #0]
          SupervisorB2_DW.durationCounter_1_gb = 0U;
          SupervisorB2_DW.durationCounter_1_i = 0U;
        }
      }
    }
    break;
 800c984:	e039      	b.n	800c9fa <SupervisorB2_MonitorRx+0x1ba>
      qY = SupervisorB2_U.now_ms -
 800c986:	4b23      	ldr	r3, [pc, #140]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c988:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
        /*MW:OvSatOk*/ SupervisorB2_U.Board1_Data.data_last_valid_ms;
 800c98a:	4b22      	ldr	r3, [pc, #136]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c98c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
      qY = SupervisorB2_U.now_ms -
 800c98e:	1ad3      	subs	r3, r2, r3
 800c990:	60fb      	str	r3, [r7, #12]
      if (qY > SupervisorB2_U.now_ms) {
 800c992:	4b20      	ldr	r3, [pc, #128]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c996:	68fa      	ldr	r2, [r7, #12]
 800c998:	429a      	cmp	r2, r3
 800c99a:	d901      	bls.n	800c9a0 <SupervisorB2_MonitorRx+0x160>
        qY = 0U;
 800c99c:	2300      	movs	r3, #0
 800c99e:	60fb      	str	r3, [r7, #12]
      if (qY > 120U) {
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2b78      	cmp	r3, #120	@ 0x78
 800c9a4:	d90b      	bls.n	800c9be <SupervisorB2_MonitorRx+0x17e>
        SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c9a6:	4b1a      	ldr	r3, [pc, #104]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
        SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_critical;
 800c9ae:	4b18      	ldr	r3, [pc, #96]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
        *rx_status = RX_CRITICAL;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2202      	movs	r2, #2
 800c9ba:	701a      	strb	r2, [r3, #0]
    break;
 800c9bc:	e01d      	b.n	800c9fa <SupervisorB2_MonitorRx+0x1ba>
          (SupervisorB2_U.Board1_Data.data_last_valid_ms, 40.0);
 800c9be:	4b15      	ldr	r3, [pc, #84]	@ (800ca14 <SupervisorB2_MonitorRx+0x1d4>)
 800c9c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
        SupervisorB2_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800c9c2:	ed9f 0b11 	vldr	d0, [pc, #68]	@ 800ca08 <SupervisorB2_MonitorRx+0x1c8>
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f7ff fdfa 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	4b0f      	ldr	r3, [pc, #60]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c9d2:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
        if (SupervisorB2_DW.degraded_rx) {
 800c9d6:	4b0e      	ldr	r3, [pc, #56]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c9d8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d00c      	beq.n	800c9fa <SupervisorB2_MonitorRx+0x1ba>
          SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c9e0:	4b0b      	ldr	r3, [pc, #44]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
          SupervisorB2_DW.durationCounter_1_i = 0U;
 800c9e8:	4b09      	ldr	r3, [pc, #36]	@ (800ca10 <SupervisorB2_MonitorRx+0x1d0>)
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    break;
 800c9f0:	e003      	b.n	800c9fa <SupervisorB2_MonitorRx+0x1ba>
    break;
 800c9f2:	bf00      	nop
 800c9f4:	e002      	b.n	800c9fc <SupervisorB2_MonitorRx+0x1bc>
    break;
 800c9f6:	bf00      	nop
 800c9f8:	e000      	b.n	800c9fc <SupervisorB2_MonitorRx+0x1bc>
    break;
 800c9fa:	bf00      	nop
  }
}
 800c9fc:	bf00      	nop
 800c9fe:	3710      	adds	r7, #16
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}
 800ca04:	f3af 8000 	nop.w
 800ca08:	00000000 	.word	0x00000000
 800ca0c:	40440000 	.word	0x40440000
 800ca10:	20003850 	.word	0x20003850
 800ca14:	2000399c 	.word	0x2000399c

0800ca18 <Supervisor_check_emergency_stop>:

/* Function for Chart: '<S12>/SuperB2_DEGB1_1' */
static uint8_T Supervisor_check_emergency_stop(const uint16_T sonars[3])
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b085      	sub	sp, #20
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  uint8_T stop;
  if (sonars[0] < 300) {
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	881b      	ldrh	r3, [r3, #0]
 800ca24:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800ca28:	d202      	bcs.n	800ca30 <Supervisor_check_emergency_stop+0x18>
    stop = 1U;
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	73fb      	strb	r3, [r7, #15]
 800ca2e:	e00a      	b.n	800ca46 <Supervisor_check_emergency_stop+0x2e>
  } else {
    stop = (uint8_T)(sonars[1] < 300);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	3302      	adds	r3, #2
 800ca34:	881b      	ldrh	r3, [r3, #0]
 800ca36:	f240 122b 	movw	r2, #299	@ 0x12b
 800ca3a:	4293      	cmp	r3, r2
 800ca3c:	bf94      	ite	ls
 800ca3e:	2301      	movls	r3, #1
 800ca40:	2300      	movhi	r3, #0
 800ca42:	b2db      	uxtb	r3, r3
 800ca44:	73fb      	strb	r3, [r7, #15]
  }

  return stop;
 800ca46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	3714      	adds	r7, #20
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca52:	4770      	bx	lr

0800ca54 <SupervisorB2_updateSafetyLimits>:

/* Function for Chart: '<S1>/Rover motion state' */
static void SupervisorB2_updateSafetyLimits(SafetyStatus rover_state, real_T
  *V_MAX, real_T *OMEGA_MAX)
{
 800ca54:	b480      	push	{r7}
 800ca56:	b085      	sub	sp, #20
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	60b9      	str	r1, [r7, #8]
 800ca5e:	607a      	str	r2, [r7, #4]
 800ca60:	73fb      	strb	r3, [r7, #15]
  *V_MAX = 0.5;
 800ca62:	68b9      	ldr	r1, [r7, #8]
 800ca64:	f04f 0200 	mov.w	r2, #0
 800ca68:	4b0f      	ldr	r3, [pc, #60]	@ (800caa8 <SupervisorB2_updateSafetyLimits+0x54>)
 800ca6a:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_MAX = 0.5;
 800ca6e:	6879      	ldr	r1, [r7, #4]
 800ca70:	f04f 0200 	mov.w	r2, #0
 800ca74:	4b0c      	ldr	r3, [pc, #48]	@ (800caa8 <SupervisorB2_updateSafetyLimits+0x54>)
 800ca76:	e9c1 2300 	strd	r2, r3, [r1]
  if (rover_state == SAFETY_CRITICAL) {
 800ca7a:	7bfb      	ldrb	r3, [r7, #15]
 800ca7c:	2b02      	cmp	r3, #2
 800ca7e:	d10d      	bne.n	800ca9c <SupervisorB2_updateSafetyLimits+0x48>
    *V_MAX = 0.0;
 800ca80:	68b9      	ldr	r1, [r7, #8]
 800ca82:	f04f 0200 	mov.w	r2, #0
 800ca86:	f04f 0300 	mov.w	r3, #0
 800ca8a:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_MAX = 0.0;
 800ca8e:	6879      	ldr	r1, [r7, #4]
 800ca90:	f04f 0200 	mov.w	r2, #0
 800ca94:	f04f 0300 	mov.w	r3, #0
 800ca98:	e9c1 2300 	strd	r2, r3, [r1]
  }
}
 800ca9c:	bf00      	nop
 800ca9e:	3714      	adds	r7, #20
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr
 800caa8:	3fe00000 	.word	0x3fe00000

0800caac <SupervisorB2_angleError>:

/* Function for Chart: '<S1>/Rover motion state' */
static real32_T SupervisorB2_angleError(real32_T gyro_angle, real32_T
  targetAngle)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b084      	sub	sp, #16
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	ed87 0a01 	vstr	s0, [r7, #4]
 800cab6:	edc7 0a00 	vstr	s1, [r7]
  real32_T x;
  x = (targetAngle - gyro_angle) + 180.0F;
 800caba:	ed97 7a00 	vldr	s14, [r7]
 800cabe:	edd7 7a01 	vldr	s15, [r7, #4]
 800cac2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cac6:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800cb70 <SupervisorB2_angleError+0xc4>
 800caca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cace:	edc7 7a03 	vstr	s15, [r7, #12]
  if (rtIsNaNF(x)) {
 800cad2:	ed97 0a03 	vldr	s0, [r7, #12]
 800cad6:	f001 fee7 	bl	800e8a8 <rtIsNaNF>
 800cada:	4603      	mov	r3, r0
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d003      	beq.n	800cae8 <SupervisorB2_angleError+0x3c>
    x = (rtNaNF);
 800cae0:	4b24      	ldr	r3, [pc, #144]	@ (800cb74 <SupervisorB2_angleError+0xc8>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	60fb      	str	r3, [r7, #12]
 800cae6:	e037      	b.n	800cb58 <SupervisorB2_angleError+0xac>
  } else if (rtIsInfF(x)) {
 800cae8:	ed97 0a03 	vldr	s0, [r7, #12]
 800caec:	f001 feba 	bl	800e864 <rtIsInfF>
 800caf0:	4603      	mov	r3, r0
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d003      	beq.n	800cafe <SupervisorB2_angleError+0x52>
    x = (rtNaNF);
 800caf6:	4b1f      	ldr	r3, [pc, #124]	@ (800cb74 <SupervisorB2_angleError+0xc8>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	60fb      	str	r3, [r7, #12]
 800cafc:	e02c      	b.n	800cb58 <SupervisorB2_angleError+0xac>
  } else if (x == 0.0F) {
 800cafe:	edd7 7a03 	vldr	s15, [r7, #12]
 800cb02:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cb06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb0a:	d103      	bne.n	800cb14 <SupervisorB2_angleError+0x68>
    x = 0.0F;
 800cb0c:	f04f 0300 	mov.w	r3, #0
 800cb10:	60fb      	str	r3, [r7, #12]
 800cb12:	e021      	b.n	800cb58 <SupervisorB2_angleError+0xac>
  } else {
    x = fmodf(x, 360.0F);
 800cb14:	eddf 0a18 	vldr	s1, [pc, #96]	@ 800cb78 <SupervisorB2_angleError+0xcc>
 800cb18:	ed97 0a03 	vldr	s0, [r7, #12]
 800cb1c:	f00a f8c6 	bl	8016cac <fmodf>
 800cb20:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x == 0.0F) {
 800cb24:	edd7 7a03 	vldr	s15, [r7, #12]
 800cb28:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cb2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb30:	d103      	bne.n	800cb3a <SupervisorB2_angleError+0x8e>
      x = 0.0F;
 800cb32:	f04f 0300 	mov.w	r3, #0
 800cb36:	60fb      	str	r3, [r7, #12]
 800cb38:	e00e      	b.n	800cb58 <SupervisorB2_angleError+0xac>
    } else if (x < 0.0F) {
 800cb3a:	edd7 7a03 	vldr	s15, [r7, #12]
 800cb3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb46:	d507      	bpl.n	800cb58 <SupervisorB2_angleError+0xac>
      x += 360.0F;
 800cb48:	edd7 7a03 	vldr	s15, [r7, #12]
 800cb4c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800cb78 <SupervisorB2_angleError+0xcc>
 800cb50:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb54:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  return x - 180.0F;
 800cb58:	edd7 7a03 	vldr	s15, [r7, #12]
 800cb5c:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 800cb70 <SupervisorB2_angleError+0xc4>
 800cb60:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 800cb64:	eeb0 0a67 	vmov.f32	s0, s15
 800cb68:	3710      	adds	r7, #16
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	43340000 	.word	0x43340000
 800cb74:	2000000c 	.word	0x2000000c
 800cb78:	43b40000 	.word	0x43b40000

0800cb7c <SupervisorB2_angleCalculator180>:

/* Function for Chart: '<S1>/Rover motion state' */
static real32_T SupervisorB2_angleCalculator180(real32_T gyro_angle)
{
 800cb7c:	b480      	push	{r7}
 800cb7e:	b085      	sub	sp, #20
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	ed87 0a01 	vstr	s0, [r7, #4]
  real32_T targetAngle;
  if (gyro_angle + 180.0F > 360.0F) {
 800cb86:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb8a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800cbe0 <SupervisorB2_angleCalculator180+0x64>
 800cb8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb92:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800cbe4 <SupervisorB2_angleCalculator180+0x68>
 800cb96:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb9e:	dd0c      	ble.n	800cbba <SupervisorB2_angleCalculator180+0x3e>
    targetAngle = (gyro_angle + 180.0F) - 360.0F;
 800cba0:	edd7 7a01 	vldr	s15, [r7, #4]
 800cba4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800cbe0 <SupervisorB2_angleCalculator180+0x64>
 800cba8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cbac:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800cbe4 <SupervisorB2_angleCalculator180+0x68>
 800cbb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cbb4:	edc7 7a03 	vstr	s15, [r7, #12]
 800cbb8:	e007      	b.n	800cbca <SupervisorB2_angleCalculator180+0x4e>
  } else {
    targetAngle = gyro_angle + 180.0F;
 800cbba:	edd7 7a01 	vldr	s15, [r7, #4]
 800cbbe:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800cbe0 <SupervisorB2_angleCalculator180+0x64>
 800cbc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cbc6:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  return targetAngle;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	ee07 3a90 	vmov	s15, r3
}
 800cbd0:	eeb0 0a67 	vmov.f32	s0, s15
 800cbd4:	3714      	adds	r7, #20
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbdc:	4770      	bx	lr
 800cbde:	bf00      	nop
 800cbe0:	43340000 	.word	0x43340000
 800cbe4:	43b40000 	.word	0x43b40000

0800cbe8 <SupervisorB2_checkStop>:

/* Function for Chart: '<S1>/Rover motion state' */
static boolean_T SupervisorB2_checkStop(const real32_T wheel_speeds[4])
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b087      	sub	sp, #28
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
  int32_T b_k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T stop;
  x[0] = (fabsf(wheel_speeds[0]) < 2.5F);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	edd3 7a00 	vldr	s15, [r3]
 800cbf6:	eef0 7ae7 	vabs.f32	s15, s15
 800cbfa:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800cbfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc06:	bf4c      	ite	mi
 800cc08:	2301      	movmi	r3, #1
 800cc0a:	2300      	movpl	r3, #0
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	733b      	strb	r3, [r7, #12]
  x[1] = (fabsf(wheel_speeds[1]) < 2.5F);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	3304      	adds	r3, #4
 800cc14:	edd3 7a00 	vldr	s15, [r3]
 800cc18:	eef0 7ae7 	vabs.f32	s15, s15
 800cc1c:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800cc20:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc28:	bf4c      	ite	mi
 800cc2a:	2301      	movmi	r3, #1
 800cc2c:	2300      	movpl	r3, #0
 800cc2e:	b2db      	uxtb	r3, r3
 800cc30:	737b      	strb	r3, [r7, #13]
  x[2] = (fabsf(wheel_speeds[2]) < 2.5F);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	3308      	adds	r3, #8
 800cc36:	edd3 7a00 	vldr	s15, [r3]
 800cc3a:	eef0 7ae7 	vabs.f32	s15, s15
 800cc3e:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800cc42:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc4a:	bf4c      	ite	mi
 800cc4c:	2301      	movmi	r3, #1
 800cc4e:	2300      	movpl	r3, #0
 800cc50:	b2db      	uxtb	r3, r3
 800cc52:	73bb      	strb	r3, [r7, #14]
  x[3] = (fabsf(wheel_speeds[3]) < 2.5F);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	330c      	adds	r3, #12
 800cc58:	edd3 7a00 	vldr	s15, [r3]
 800cc5c:	eef0 7ae7 	vabs.f32	s15, s15
 800cc60:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800cc64:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc6c:	bf4c      	ite	mi
 800cc6e:	2301      	movmi	r3, #1
 800cc70:	2300      	movpl	r3, #0
 800cc72:	b2db      	uxtb	r3, r3
 800cc74:	73fb      	strb	r3, [r7, #15]
  stop = true;
 800cc76:	2301      	movs	r3, #1
 800cc78:	74bb      	strb	r3, [r7, #18]
  b_k = 0;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	617b      	str	r3, [r7, #20]
  exitg1 = false;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	74fb      	strb	r3, [r7, #19]
  while ((!exitg1) && (b_k < 4)) {
 800cc82:	e00e      	b.n	800cca2 <SupervisorB2_checkStop+0xba>
    if (!x[b_k]) {
 800cc84:	f107 020c 	add.w	r2, r7, #12
 800cc88:	697b      	ldr	r3, [r7, #20]
 800cc8a:	4413      	add	r3, r2
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d104      	bne.n	800cc9c <SupervisorB2_checkStop+0xb4>
      stop = false;
 800cc92:	2300      	movs	r3, #0
 800cc94:	74bb      	strb	r3, [r7, #18]
      exitg1 = true;
 800cc96:	2301      	movs	r3, #1
 800cc98:	74fb      	strb	r3, [r7, #19]
 800cc9a:	e002      	b.n	800cca2 <SupervisorB2_checkStop+0xba>
    } else {
      b_k++;
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	3301      	adds	r3, #1
 800cca0:	617b      	str	r3, [r7, #20]
  while ((!exitg1) && (b_k < 4)) {
 800cca2:	7cfb      	ldrb	r3, [r7, #19]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d102      	bne.n	800ccae <SupervisorB2_checkStop+0xc6>
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	2b03      	cmp	r3, #3
 800ccac:	ddea      	ble.n	800cc84 <SupervisorB2_checkStop+0x9c>
    }
  }

  return stop;
 800ccae:	7cbb      	ldrb	r3, [r7, #18]
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	371c      	adds	r7, #28
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccba:	4770      	bx	lr
 800ccbc:	0000      	movs	r0, r0
	...

0800ccc0 <SupervisorB2_step>:

/* Model step function */
void SupervisorB2_step(void)
{
 800ccc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc4:	ed2d 8b02 	vpush	{d8}
 800ccc8:	b08f      	sub	sp, #60	@ 0x3c
 800ccca:	af00      	add	r7, sp, #0
  RxStatus rx_status;
  SafetyStatus rtb_rover_safety_state;
  SupervisorStatus b1_sup_status;

  /* Chart: '<Root>/Generate Decision for B1' */
  if (SupervisorB2_DW.is_active_c3_SupervisorB2 == 0) {
 800cccc:	4ba7      	ldr	r3, [pc, #668]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ccce:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d104      	bne.n	800cce0 <SupervisorB2_step+0x20>
    SupervisorB2_DW.is_active_c3_SupervisorB2 = 1U;
 800ccd6:	4ba5      	ldr	r3, [pc, #660]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ccd8:	2201      	movs	r2, #1
 800ccda:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
 800ccde:	e2b4      	b.n	800d24a <SupervisorB2_step+0x58a>
    /* Outputs for Function Call SubSystem: '<S6>/superB2_DEGB1_0' */
    /* Chart: '<S14>/SuperB2_DEGB1_0' incorporates:
     *  Inport: '<Root>/IMU'
     *  Inport: '<Root>/Sonars'
     */
    elapsedTicks = SupervisorB2_M->Timing.clockTick0 -
 800cce0:	4ba3      	ldr	r3, [pc, #652]	@ (800cf70 <SupervisorB2_step+0x2b0>)
 800cce2:	685a      	ldr	r2, [r3, #4]
      SupervisorB2_DW.previousTicks;
 800cce4:	4ba1      	ldr	r3, [pc, #644]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cce6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
    elapsedTicks = SupervisorB2_M->Timing.clockTick0 -
 800ccea:	1ad3      	subs	r3, r2, r3
 800ccec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SupervisorB2_DW.previousTicks = SupervisorB2_M->Timing.clockTick0;
 800ccee:	4ba0      	ldr	r3, [pc, #640]	@ (800cf70 <SupervisorB2_step+0x2b0>)
 800ccf0:	685b      	ldr	r3, [r3, #4]
 800ccf2:	4a9e      	ldr	r2, [pc, #632]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ccf4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    tmp_0 = SupervisorB2_DW.temporalCounter_i1 + elapsedTicks;
 800ccf8:	4b9c      	ldr	r3, [pc, #624]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ccfa:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800ccfe:	461a      	mov	r2, r3
 800cd00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd02:	4413      	add	r3, r2
 800cd04:	623b      	str	r3, [r7, #32]
    if (tmp_0 <= 31U) {
 800cd06:	6a3b      	ldr	r3, [r7, #32]
 800cd08:	2b1f      	cmp	r3, #31
 800cd0a:	d805      	bhi.n	800cd18 <SupervisorB2_step+0x58>
      SupervisorB2_DW.temporalCounter_i1 = (uint8_T)tmp_0;
 800cd0c:	6a3b      	ldr	r3, [r7, #32]
 800cd0e:	b2da      	uxtb	r2, r3
 800cd10:	4b96      	ldr	r3, [pc, #600]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd12:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
 800cd16:	e003      	b.n	800cd20 <SupervisorB2_step+0x60>
    } else {
      SupervisorB2_DW.temporalCounter_i1 = 31U;
 800cd18:	4b94      	ldr	r3, [pc, #592]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd1a:	221f      	movs	r2, #31
 800cd1c:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    }

    tmp_0 = SupervisorB2_DW.temporalCounter_i2 + elapsedTicks;
 800cd20:	4b92      	ldr	r3, [pc, #584]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd22:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 800cd26:	461a      	mov	r2, r3
 800cd28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd2a:	4413      	add	r3, r2
 800cd2c:	623b      	str	r3, [r7, #32]
    if (tmp_0 <= 255U) {
 800cd2e:	6a3b      	ldr	r3, [r7, #32]
 800cd30:	2bff      	cmp	r3, #255	@ 0xff
 800cd32:	d805      	bhi.n	800cd40 <SupervisorB2_step+0x80>
      SupervisorB2_DW.temporalCounter_i2 = (uint8_T)tmp_0;
 800cd34:	6a3b      	ldr	r3, [r7, #32]
 800cd36:	b2da      	uxtb	r2, r3
 800cd38:	4b8c      	ldr	r3, [pc, #560]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd3a:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
 800cd3e:	e003      	b.n	800cd48 <SupervisorB2_step+0x88>
    } else {
      SupervisorB2_DW.temporalCounter_i2 = MAX_uint8_T;
 800cd40:	4b8a      	ldr	r3, [pc, #552]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd42:	22ff      	movs	r2, #255	@ 0xff
 800cd44:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    }

    tmp_0 = SupervisorB2_DW.temporalCounter_i3 + elapsedTicks;
 800cd48:	4b88      	ldr	r3, [pc, #544]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd4a:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800cd4e:	461a      	mov	r2, r3
 800cd50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd52:	4413      	add	r3, r2
 800cd54:	623b      	str	r3, [r7, #32]
    if (tmp_0 <= 255U) {
 800cd56:	6a3b      	ldr	r3, [r7, #32]
 800cd58:	2bff      	cmp	r3, #255	@ 0xff
 800cd5a:	d805      	bhi.n	800cd68 <SupervisorB2_step+0xa8>
      SupervisorB2_DW.temporalCounter_i3 = (uint8_T)tmp_0;
 800cd5c:	6a3b      	ldr	r3, [r7, #32]
 800cd5e:	b2da      	uxtb	r2, r3
 800cd60:	4b82      	ldr	r3, [pc, #520]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd62:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 800cd66:	e003      	b.n	800cd70 <SupervisorB2_step+0xb0>
    } else {
      SupervisorB2_DW.temporalCounter_i3 = MAX_uint8_T;
 800cd68:	4b80      	ldr	r3, [pc, #512]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd6a:	22ff      	movs	r2, #255	@ 0xff
 800cd6c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    }

    tmp_0 = SupervisorB2_DW.temporalCounter_i4 + elapsedTicks;
 800cd70:	4b7e      	ldr	r3, [pc, #504]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd72:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 800cd76:	461a      	mov	r2, r3
 800cd78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd7a:	4413      	add	r3, r2
 800cd7c:	623b      	str	r3, [r7, #32]
    if (tmp_0 <= 255U) {
 800cd7e:	6a3b      	ldr	r3, [r7, #32]
 800cd80:	2bff      	cmp	r3, #255	@ 0xff
 800cd82:	d805      	bhi.n	800cd90 <SupervisorB2_step+0xd0>
      SupervisorB2_DW.temporalCounter_i4 = (uint8_T)tmp_0;
 800cd84:	6a3b      	ldr	r3, [r7, #32]
 800cd86:	b2da      	uxtb	r2, r3
 800cd88:	4b78      	ldr	r3, [pc, #480]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd8a:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 800cd8e:	e003      	b.n	800cd98 <SupervisorB2_step+0xd8>
    } else {
      SupervisorB2_DW.temporalCounter_i4 = MAX_uint8_T;
 800cd90:	4b76      	ldr	r3, [pc, #472]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd92:	22ff      	movs	r2, #255	@ 0xff
 800cd94:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    }

    tmp_0 = SupervisorB2_DW.temporalCounter_i5 + elapsedTicks;
 800cd98:	4b74      	ldr	r3, [pc, #464]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cd9a:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 800cd9e:	461a      	mov	r2, r3
 800cda0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda2:	4413      	add	r3, r2
 800cda4:	623b      	str	r3, [r7, #32]
    if (tmp_0 <= 255U) {
 800cda6:	6a3b      	ldr	r3, [r7, #32]
 800cda8:	2bff      	cmp	r3, #255	@ 0xff
 800cdaa:	d805      	bhi.n	800cdb8 <SupervisorB2_step+0xf8>
      SupervisorB2_DW.temporalCounter_i5 = (uint8_T)tmp_0;
 800cdac:	6a3b      	ldr	r3, [r7, #32]
 800cdae:	b2da      	uxtb	r2, r3
 800cdb0:	4b6e      	ldr	r3, [pc, #440]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cdb2:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
 800cdb6:	e003      	b.n	800cdc0 <SupervisorB2_step+0x100>
    } else {
      SupervisorB2_DW.temporalCounter_i5 = MAX_uint8_T;
 800cdb8:	4b6c      	ldr	r3, [pc, #432]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cdba:	22ff      	movs	r2, #255	@ 0xff
 800cdbc:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    }

    sfEvent = -1;
 800cdc0:	f04f 33ff 	mov.w	r3, #4294967295
 800cdc4:	607b      	str	r3, [r7, #4]
    if (SupervisorB2_DW.is_active_c1_SupervisorB2 == 0) {
 800cdc6:	4b69      	ldr	r3, [pc, #420]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cdc8:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	f040 8085 	bne.w	800cedc <SupervisorB2_step+0x21c>
      SupervisorB2_DW.is_active_c1_SupervisorB2 = 1U;
 800cdd2:	4b66      	ldr	r3, [pc, #408]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cdd4:	2201      	movs	r2, #1
 800cdd6:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      SupervisorB2_DW.is_active_B2Decisions = 1U;
 800cdda:	4b64      	ldr	r3, [pc, #400]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cddc:	2201      	movs	r2, #1
 800cdde:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800cde2:	4b62      	ldr	r3, [pc, #392]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cde4:	2206      	movs	r2, #6
 800cde6:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800cdea:	4b62      	ldr	r3, [pc, #392]	@ (800cf74 <SupervisorB2_step+0x2b4>)
 800cdec:	2200      	movs	r2, #0
 800cdee:	701a      	strb	r2, [r3, #0]
      SupervisorB2_DW.is_active_Sonars = 1U;
 800cdf0:	4b5e      	ldr	r3, [pc, #376]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cdf2:	2201      	movs	r2, #1
 800cdf4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      SupervisorB2_DW.is_active_distance_70 = 1U;
 800cdf8:	4b5c      	ldr	r3, [pc, #368]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
      SupervisorB2_DW.is_distance_70 = Su_IN_check_sonars_for_stopping;
 800ce00:	4b5a      	ldr	r3, [pc, #360]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce02:	2202      	movs	r2, #2
 800ce04:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      SupervisorB2_DW.stop = Supervis_check_emergency_stop_k
 800ce08:	485b      	ldr	r0, [pc, #364]	@ (800cf78 <SupervisorB2_step+0x2b8>)
 800ce0a:	f7ff fa19 	bl	800c240 <Supervis_check_emergency_stop_k>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	461a      	mov	r2, r3
 800ce12:	4b56      	ldr	r3, [pc, #344]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce14:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        (SupervisorB2_U.Sonars.dist_cm);
      SupervisorB2_DW.is_active_distance_gt70 = 1U;
 800ce18:	4b54      	ldr	r3, [pc, #336]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      SupervisorB2_DW.is_active_Waiting_S1 = 1U;
 800ce20:	4b52      	ldr	r3, [pc, #328]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce22:	2201      	movs	r2, #1
 800ce24:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      SupervisorB2_DW.is_Waiting_S1 = SupervisorB2_IN_WS1;
 800ce28:	4b50      	ldr	r3, [pc, #320]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
      SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800ce30:	4b52      	ldr	r3, [pc, #328]	@ (800cf7c <SupervisorB2_step+0x2bc>)
 800ce32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7ff fa25 	bl	800c286 <SupervisorB2_closeRange>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	461a      	mov	r2, r3
 800ce40:	4b4a      	ldr	r3, [pc, #296]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce42:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
        (SupervisorB2_U.Sonars.dist_cm[0]);
      SupervisorB2_DW.is_active_Waiting_S2 = 1U;
 800ce46:	4b49      	ldr	r3, [pc, #292]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce48:	2201      	movs	r2, #1
 800ce4a:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      SupervisorB2_DW.is_Waiting_S2 = SupervisorB2_IN_WS2;
 800ce4e:	4b47      	ldr	r3, [pc, #284]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce50:	2201      	movs	r2, #1
 800ce52:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800ce56:	4b49      	ldr	r3, [pc, #292]	@ (800cf7c <SupervisorB2_step+0x2bc>)
 800ce58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	f7ff fa12 	bl	800c286 <SupervisorB2_closeRange>
 800ce62:	4603      	mov	r3, r0
 800ce64:	461a      	mov	r2, r3
 800ce66:	4b41      	ldr	r3, [pc, #260]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce68:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
        (SupervisorB2_U.Sonars.dist_cm[1]);
      SupervisorB2_DW.is_active_Waiting_S3 = 1U;
 800ce6c:	4b3f      	ldr	r3, [pc, #252]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce6e:	2201      	movs	r2, #1
 800ce70:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
      SupervisorB2_DW.is_Waiting_S3 = SupervisorB2_IN_WS3;
 800ce74:	4b3d      	ldr	r3, [pc, #244]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800ce7c:	4b3f      	ldr	r3, [pc, #252]	@ (800cf7c <SupervisorB2_step+0x2bc>)
 800ce7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ce82:	4618      	mov	r0, r3
 800ce84:	f7ff f9ff 	bl	800c286 <SupervisorB2_closeRange>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	4b37      	ldr	r3, [pc, #220]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce8e:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
        (SupervisorB2_U.Sonars.dist_cm[2]);
      SupervisorB2_DW.is_active_timers = 1U;
 800ce92:	4b36      	ldr	r3, [pc, #216]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce94:	2201      	movs	r2, #1
 800ce96:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
      SupervisorB2_DW.is_active_timerSonar12 = 1U;
 800ce9a:	4b34      	ldr	r3, [pc, #208]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ce9c:	2201      	movs	r2, #1
 800ce9e:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
      SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
 800cea2:	4b32      	ldr	r3, [pc, #200]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cea4:	2202      	movs	r2, #2
 800cea6:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
      SupervisorB2_DW.is_active_timerSonar21 = 1U;
 800ceaa:	4b30      	ldr	r3, [pc, #192]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ceac:	2201      	movs	r2, #1
 800ceae:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
      SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
 800ceb2:	4b2e      	ldr	r3, [pc, #184]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ceb4:	2202      	movs	r2, #2
 800ceb6:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
      SupervisorB2_DW.is_active_timerSonar23 = 1U;
 800ceba:	4b2c      	ldr	r3, [pc, #176]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cebc:	2201      	movs	r2, #1
 800cebe:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
      SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
 800cec2:	4b2a      	ldr	r3, [pc, #168]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cec4:	2202      	movs	r2, #2
 800cec6:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
      SupervisorB2_DW.is_active_timerSonar32 = 1U;
 800ceca:	4b28      	ldr	r3, [pc, #160]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cecc:	2201      	movs	r2, #1
 800cece:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
      SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Waiting_i;
 800ced2:	4b26      	ldr	r3, [pc, #152]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800ced4:	2202      	movs	r2, #2
 800ced6:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 800ceda:	e1b2      	b.n	800d242 <SupervisorB2_step+0x582>
    } else {
      if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800cedc:	4b23      	ldr	r3, [pc, #140]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cede:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d004      	beq.n	800cef0 <SupervisorB2_step+0x230>
        SupervisorB2_B2Decisions(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800cee6:	1d3b      	adds	r3, r7, #4
 800cee8:	4619      	mov	r1, r3
 800ceea:	4825      	ldr	r0, [pc, #148]	@ (800cf80 <SupervisorB2_step+0x2c0>)
 800ceec:	f7ff f864 	bl	800bfb8 <SupervisorB2_B2Decisions>
      }

      if (SupervisorB2_DW.is_active_Sonars != 0) {
 800cef0:	4b1e      	ldr	r3, [pc, #120]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cef2:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	f000 81a3 	beq.w	800d242 <SupervisorB2_step+0x582>
        if (SupervisorB2_DW.is_active_distance_70 != 0) {
 800cefc:	4b1b      	ldr	r3, [pc, #108]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cefe:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d068      	beq.n	800cfd8 <SupervisorB2_step+0x318>
          switch (SupervisorB2_DW.is_distance_70) {
 800cf06:	4b19      	ldr	r3, [pc, #100]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cf08:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800cf0c:	2b01      	cmp	r3, #1
 800cf0e:	d002      	beq.n	800cf16 <SupervisorB2_step+0x256>
 800cf10:	2b02      	cmp	r3, #2
 800cf12:	d037      	beq.n	800cf84 <SupervisorB2_step+0x2c4>
 800cf14:	e060      	b.n	800cfd8 <SupervisorB2_step+0x318>
           case IN_check_sonars_for_moving_agai:
            if (SupervisorB2_DW.stop == 0) {
 800cf16:	4b15      	ldr	r3, [pc, #84]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cf18:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d11b      	bne.n	800cf58 <SupervisorB2_step+0x298>
              sfEvent = SupervisorB2_event_safe;
 800cf20:	2398      	movs	r3, #152	@ 0x98
 800cf22:	607b      	str	r3, [r7, #4]
              if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800cf24:	4b11      	ldr	r3, [pc, #68]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cf26:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d004      	beq.n	800cf38 <SupervisorB2_step+0x278>
                SupervisorB2_B2Decisions(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800cf2e:	1d3b      	adds	r3, r7, #4
 800cf30:	4619      	mov	r1, r3
 800cf32:	4813      	ldr	r0, [pc, #76]	@ (800cf80 <SupervisorB2_step+0x2c0>)
 800cf34:	f7ff f840 	bl	800bfb8 <SupervisorB2_B2Decisions>
              }

              sfEvent = -1;
 800cf38:	f04f 33ff 	mov.w	r3, #4294967295
 800cf3c:	607b      	str	r3, [r7, #4]
              SupervisorB2_DW.is_distance_70 = Su_IN_check_sonars_for_stopping;
 800cf3e:	4b0b      	ldr	r3, [pc, #44]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cf40:	2202      	movs	r2, #2
 800cf42:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
              SupervisorB2_DW.stop = Supervis_check_emergency_stop_k
 800cf46:	480c      	ldr	r0, [pc, #48]	@ (800cf78 <SupervisorB2_step+0x2b8>)
 800cf48:	f7ff f97a 	bl	800c240 <Supervis_check_emergency_stop_k>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	461a      	mov	r2, r3
 800cf50:	4b06      	ldr	r3, [pc, #24]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cf52:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
                (SupervisorB2_U.Sonars.dist_cm);
            } else {
              SupervisorB2_DW.stop = Supervis_check_emergency_stop_k
                (SupervisorB2_U.Sonars.dist_cm);
            }
            break;
 800cf56:	e03f      	b.n	800cfd8 <SupervisorB2_step+0x318>
              SupervisorB2_DW.stop = Supervis_check_emergency_stop_k
 800cf58:	4807      	ldr	r0, [pc, #28]	@ (800cf78 <SupervisorB2_step+0x2b8>)
 800cf5a:	f7ff f971 	bl	800c240 <Supervis_check_emergency_stop_k>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	461a      	mov	r2, r3
 800cf62:	4b02      	ldr	r3, [pc, #8]	@ (800cf6c <SupervisorB2_step+0x2ac>)
 800cf64:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            break;
 800cf68:	e036      	b.n	800cfd8 <SupervisorB2_step+0x318>
 800cf6a:	bf00      	nop
 800cf6c:	20003850 	.word	0x20003850
 800cf70:	20003a44 	.word	0x20003a44
 800cf74:	20003848 	.word	0x20003848
 800cf78:	200039f4 	.word	0x200039f4
 800cf7c:	2000399c 	.word	0x2000399c
 800cf80:	200039c0 	.word	0x200039c0

           case Su_IN_check_sonars_for_stopping:
            if (SupervisorB2_DW.stop != 0) {
 800cf84:	4ba0      	ldr	r3, [pc, #640]	@ (800d208 <SupervisorB2_step+0x548>)
 800cf86:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d01b      	beq.n	800cfc6 <SupervisorB2_step+0x306>
              sfEvent = SupervisorB2_event_emergency;
 800cf8e:	2394      	movs	r3, #148	@ 0x94
 800cf90:	607b      	str	r3, [r7, #4]
              if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800cf92:	4b9d      	ldr	r3, [pc, #628]	@ (800d208 <SupervisorB2_step+0x548>)
 800cf94:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d004      	beq.n	800cfa6 <SupervisorB2_step+0x2e6>
                SupervisorB2_B2Decisions(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800cf9c:	1d3b      	adds	r3, r7, #4
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	489a      	ldr	r0, [pc, #616]	@ (800d20c <SupervisorB2_step+0x54c>)
 800cfa2:	f7ff f809 	bl	800bfb8 <SupervisorB2_B2Decisions>
              }

              sfEvent = -1;
 800cfa6:	f04f 33ff 	mov.w	r3, #4294967295
 800cfaa:	607b      	str	r3, [r7, #4]
              SupervisorB2_DW.is_distance_70 = IN_check_sonars_for_moving_agai;
 800cfac:	4b96      	ldr	r3, [pc, #600]	@ (800d208 <SupervisorB2_step+0x548>)
 800cfae:	2201      	movs	r2, #1
 800cfb0:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
              SupervisorB2_DW.stop = Supervis_check_emergency_stop_k
 800cfb4:	4896      	ldr	r0, [pc, #600]	@ (800d210 <SupervisorB2_step+0x550>)
 800cfb6:	f7ff f943 	bl	800c240 <Supervis_check_emergency_stop_k>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	4b92      	ldr	r3, [pc, #584]	@ (800d208 <SupervisorB2_step+0x548>)
 800cfc0:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
                (SupervisorB2_U.Sonars.dist_cm);
            } else {
              SupervisorB2_DW.stop = Supervis_check_emergency_stop_k
                (SupervisorB2_U.Sonars.dist_cm);
            }
            break;
 800cfc4:	e007      	b.n	800cfd6 <SupervisorB2_step+0x316>
              SupervisorB2_DW.stop = Supervis_check_emergency_stop_k
 800cfc6:	4892      	ldr	r0, [pc, #584]	@ (800d210 <SupervisorB2_step+0x550>)
 800cfc8:	f7ff f93a 	bl	800c240 <Supervis_check_emergency_stop_k>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	461a      	mov	r2, r3
 800cfd0:	4b8d      	ldr	r3, [pc, #564]	@ (800d208 <SupervisorB2_step+0x548>)
 800cfd2:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            break;
 800cfd6:	bf00      	nop
          }
        }

        if (SupervisorB2_DW.is_active_distance_gt70 != 0) {
 800cfd8:	4b8b      	ldr	r3, [pc, #556]	@ (800d208 <SupervisorB2_step+0x548>)
 800cfda:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	f000 8125 	beq.w	800d22e <SupervisorB2_step+0x56e>
          if ((SupervisorB2_DW.is_active_Waiting_S1 != 0) &&
 800cfe4:	4b88      	ldr	r3, [pc, #544]	@ (800d208 <SupervisorB2_step+0x548>)
 800cfe6:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d059      	beq.n	800d0a2 <SupervisorB2_step+0x3e2>
              (SupervisorB2_DW.is_Waiting_S1 == SupervisorB2_IN_WS1)) {
 800cfee:	4b86      	ldr	r3, [pc, #536]	@ (800d208 <SupervisorB2_step+0x548>)
 800cff0:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
          if ((SupervisorB2_DW.is_active_Waiting_S1 != 0) &&
 800cff4:	2b01      	cmp	r3, #1
 800cff6:	d154      	bne.n	800d0a2 <SupervisorB2_step+0x3e2>
            if (SupervisorB2_DW.stop == 0) {
 800cff8:	4b83      	ldr	r3, [pc, #524]	@ (800d208 <SupervisorB2_step+0x548>)
 800cffa:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d144      	bne.n	800d08c <SupervisorB2_step+0x3cc>
              if (SupervisorB2_DW.isClose1 != 0) {
 800d002:	4b81      	ldr	r3, [pc, #516]	@ (800d208 <SupervisorB2_step+0x548>)
 800d004:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d00f      	beq.n	800d02c <SupervisorB2_step+0x36c>
                SupervisorB2_DW.obj1Detected = 1U;
 800d00c:	4b7e      	ldr	r3, [pc, #504]	@ (800d208 <SupervisorB2_step+0x548>)
 800d00e:	2201      	movs	r2, #1
 800d010:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800d014:	4b7f      	ldr	r3, [pc, #508]	@ (800d214 <SupervisorB2_step+0x554>)
 800d016:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d01a:	4618      	mov	r0, r3
 800d01c:	f7ff f933 	bl	800c286 <SupervisorB2_closeRange>
 800d020:	4603      	mov	r3, r0
 800d022:	461a      	mov	r2, r3
 800d024:	4b78      	ldr	r3, [pc, #480]	@ (800d208 <SupervisorB2_step+0x548>)
 800d026:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
 800d02a:	e03a      	b.n	800d0a2 <SupervisorB2_step+0x3e2>
                  (SupervisorB2_U.Sonars.dist_cm[0]);
              } else if (SupervisorB2_DW.obj1Detected == 1) {
 800d02c:	4b76      	ldr	r3, [pc, #472]	@ (800d208 <SupervisorB2_step+0x548>)
 800d02e:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 800d032:	2b01      	cmp	r3, #1
 800d034:	d11e      	bne.n	800d074 <SupervisorB2_step+0x3b4>
                SupervisorB2_DW.obj1Detected = 0U;
 800d036:	4b74      	ldr	r3, [pc, #464]	@ (800d208 <SupervisorB2_step+0x548>)
 800d038:	2200      	movs	r2, #0
 800d03a:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                sfEvent = SupervisorB2_event_Fall1;
 800d03e:	2391      	movs	r3, #145	@ 0x91
 800d040:	607b      	str	r3, [r7, #4]
                if (SupervisorB2_DW.is_active_timers != 0) {
 800d042:	4b71      	ldr	r3, [pc, #452]	@ (800d208 <SupervisorB2_step+0x548>)
 800d044:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d004      	beq.n	800d056 <SupervisorB2_step+0x396>
                  SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800d04c:	1d3b      	adds	r3, r7, #4
 800d04e:	4619      	mov	r1, r3
 800d050:	486e      	ldr	r0, [pc, #440]	@ (800d20c <SupervisorB2_step+0x54c>)
 800d052:	f7ff f92d 	bl	800c2b0 <SupervisorB2_timers>
                }

                sfEvent = -1;
 800d056:	f04f 33ff 	mov.w	r3, #4294967295
 800d05a:	607b      	str	r3, [r7, #4]
                SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800d05c:	4b6d      	ldr	r3, [pc, #436]	@ (800d214 <SupervisorB2_step+0x554>)
 800d05e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d062:	4618      	mov	r0, r3
 800d064:	f7ff f90f 	bl	800c286 <SupervisorB2_closeRange>
 800d068:	4603      	mov	r3, r0
 800d06a:	461a      	mov	r2, r3
 800d06c:	4b66      	ldr	r3, [pc, #408]	@ (800d208 <SupervisorB2_step+0x548>)
 800d06e:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
 800d072:	e016      	b.n	800d0a2 <SupervisorB2_step+0x3e2>
                  (SupervisorB2_U.Sonars.dist_cm[0]);
              } else {
                SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800d074:	4b67      	ldr	r3, [pc, #412]	@ (800d214 <SupervisorB2_step+0x554>)
 800d076:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d07a:	4618      	mov	r0, r3
 800d07c:	f7ff f903 	bl	800c286 <SupervisorB2_closeRange>
 800d080:	4603      	mov	r3, r0
 800d082:	461a      	mov	r2, r3
 800d084:	4b60      	ldr	r3, [pc, #384]	@ (800d208 <SupervisorB2_step+0x548>)
 800d086:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
 800d08a:	e00a      	b.n	800d0a2 <SupervisorB2_step+0x3e2>
                  (SupervisorB2_U.Sonars.dist_cm[0]);
              }
            } else {
              SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800d08c:	4b61      	ldr	r3, [pc, #388]	@ (800d214 <SupervisorB2_step+0x554>)
 800d08e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d092:	4618      	mov	r0, r3
 800d094:	f7ff f8f7 	bl	800c286 <SupervisorB2_closeRange>
 800d098:	4603      	mov	r3, r0
 800d09a:	461a      	mov	r2, r3
 800d09c:	4b5a      	ldr	r3, [pc, #360]	@ (800d208 <SupervisorB2_step+0x548>)
 800d09e:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
                (SupervisorB2_U.Sonars.dist_cm[0]);
            }
          }

          if ((SupervisorB2_DW.is_active_Waiting_S2 != 0) &&
 800d0a2:	4b59      	ldr	r3, [pc, #356]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0a4:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d059      	beq.n	800d160 <SupervisorB2_step+0x4a0>
              (SupervisorB2_DW.is_Waiting_S2 == SupervisorB2_IN_WS2)) {
 800d0ac:	4b56      	ldr	r3, [pc, #344]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0ae:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
          if ((SupervisorB2_DW.is_active_Waiting_S2 != 0) &&
 800d0b2:	2b01      	cmp	r3, #1
 800d0b4:	d154      	bne.n	800d160 <SupervisorB2_step+0x4a0>
            if (SupervisorB2_DW.stop == 0) {
 800d0b6:	4b54      	ldr	r3, [pc, #336]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0b8:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d144      	bne.n	800d14a <SupervisorB2_step+0x48a>
              if (SupervisorB2_DW.isClose2 != 0) {
 800d0c0:	4b51      	ldr	r3, [pc, #324]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0c2:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d00f      	beq.n	800d0ea <SupervisorB2_step+0x42a>
                SupervisorB2_DW.obj2Detected = 1U;
 800d0ca:	4b4f      	ldr	r3, [pc, #316]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0cc:	2201      	movs	r2, #1
 800d0ce:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
                SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800d0d2:	4b50      	ldr	r3, [pc, #320]	@ (800d214 <SupervisorB2_step+0x554>)
 800d0d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d0d8:	4618      	mov	r0, r3
 800d0da:	f7ff f8d4 	bl	800c286 <SupervisorB2_closeRange>
 800d0de:	4603      	mov	r3, r0
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	4b49      	ldr	r3, [pc, #292]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0e4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
 800d0e8:	e03a      	b.n	800d160 <SupervisorB2_step+0x4a0>
                  (SupervisorB2_U.Sonars.dist_cm[1]);
              } else if (SupervisorB2_DW.obj2Detected == 1) {
 800d0ea:	4b47      	ldr	r3, [pc, #284]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0ec:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 800d0f0:	2b01      	cmp	r3, #1
 800d0f2:	d11e      	bne.n	800d132 <SupervisorB2_step+0x472>
                SupervisorB2_DW.obj2Detected = 0U;
 800d0f4:	4b44      	ldr	r3, [pc, #272]	@ (800d208 <SupervisorB2_step+0x548>)
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
                sfEvent = SupervisorB2_event_Fall2;
 800d0fc:	2392      	movs	r3, #146	@ 0x92
 800d0fe:	607b      	str	r3, [r7, #4]
                if (SupervisorB2_DW.is_active_timers != 0) {
 800d100:	4b41      	ldr	r3, [pc, #260]	@ (800d208 <SupervisorB2_step+0x548>)
 800d102:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800d106:	2b00      	cmp	r3, #0
 800d108:	d004      	beq.n	800d114 <SupervisorB2_step+0x454>
                  SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800d10a:	1d3b      	adds	r3, r7, #4
 800d10c:	4619      	mov	r1, r3
 800d10e:	483f      	ldr	r0, [pc, #252]	@ (800d20c <SupervisorB2_step+0x54c>)
 800d110:	f7ff f8ce 	bl	800c2b0 <SupervisorB2_timers>
                }

                sfEvent = -1;
 800d114:	f04f 33ff 	mov.w	r3, #4294967295
 800d118:	607b      	str	r3, [r7, #4]
                SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800d11a:	4b3e      	ldr	r3, [pc, #248]	@ (800d214 <SupervisorB2_step+0x554>)
 800d11c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d120:	4618      	mov	r0, r3
 800d122:	f7ff f8b0 	bl	800c286 <SupervisorB2_closeRange>
 800d126:	4603      	mov	r3, r0
 800d128:	461a      	mov	r2, r3
 800d12a:	4b37      	ldr	r3, [pc, #220]	@ (800d208 <SupervisorB2_step+0x548>)
 800d12c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
 800d130:	e016      	b.n	800d160 <SupervisorB2_step+0x4a0>
                  (SupervisorB2_U.Sonars.dist_cm[1]);
              } else {
                SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800d132:	4b38      	ldr	r3, [pc, #224]	@ (800d214 <SupervisorB2_step+0x554>)
 800d134:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d138:	4618      	mov	r0, r3
 800d13a:	f7ff f8a4 	bl	800c286 <SupervisorB2_closeRange>
 800d13e:	4603      	mov	r3, r0
 800d140:	461a      	mov	r2, r3
 800d142:	4b31      	ldr	r3, [pc, #196]	@ (800d208 <SupervisorB2_step+0x548>)
 800d144:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
 800d148:	e00a      	b.n	800d160 <SupervisorB2_step+0x4a0>
                  (SupervisorB2_U.Sonars.dist_cm[1]);
              }
            } else {
              SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800d14a:	4b32      	ldr	r3, [pc, #200]	@ (800d214 <SupervisorB2_step+0x554>)
 800d14c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d150:	4618      	mov	r0, r3
 800d152:	f7ff f898 	bl	800c286 <SupervisorB2_closeRange>
 800d156:	4603      	mov	r3, r0
 800d158:	461a      	mov	r2, r3
 800d15a:	4b2b      	ldr	r3, [pc, #172]	@ (800d208 <SupervisorB2_step+0x548>)
 800d15c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
                (SupervisorB2_U.Sonars.dist_cm[1]);
            }
          }

          if ((SupervisorB2_DW.is_active_Waiting_S3 != 0) &&
 800d160:	4b29      	ldr	r3, [pc, #164]	@ (800d208 <SupervisorB2_step+0x548>)
 800d162:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800d166:	2b00      	cmp	r3, #0
 800d168:	d061      	beq.n	800d22e <SupervisorB2_step+0x56e>
              (SupervisorB2_DW.is_Waiting_S3 == SupervisorB2_IN_WS3)) {
 800d16a:	4b27      	ldr	r3, [pc, #156]	@ (800d208 <SupervisorB2_step+0x548>)
 800d16c:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
          if ((SupervisorB2_DW.is_active_Waiting_S3 != 0) &&
 800d170:	2b01      	cmp	r3, #1
 800d172:	d15c      	bne.n	800d22e <SupervisorB2_step+0x56e>
            if (SupervisorB2_DW.stop == 0) {
 800d174:	4b24      	ldr	r3, [pc, #144]	@ (800d208 <SupervisorB2_step+0x548>)
 800d176:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d14c      	bne.n	800d218 <SupervisorB2_step+0x558>
              if (SupervisorB2_DW.isClose3 != 0) {
 800d17e:	4b22      	ldr	r3, [pc, #136]	@ (800d208 <SupervisorB2_step+0x548>)
 800d180:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 800d184:	2b00      	cmp	r3, #0
 800d186:	d00f      	beq.n	800d1a8 <SupervisorB2_step+0x4e8>
                SupervisorB2_DW.obj3Detected = 1U;
 800d188:	4b1f      	ldr	r3, [pc, #124]	@ (800d208 <SupervisorB2_step+0x548>)
 800d18a:	2201      	movs	r2, #1
 800d18c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800d190:	4b20      	ldr	r3, [pc, #128]	@ (800d214 <SupervisorB2_step+0x554>)
 800d192:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d196:	4618      	mov	r0, r3
 800d198:	f7ff f875 	bl	800c286 <SupervisorB2_closeRange>
 800d19c:	4603      	mov	r3, r0
 800d19e:	461a      	mov	r2, r3
 800d1a0:	4b19      	ldr	r3, [pc, #100]	@ (800d208 <SupervisorB2_step+0x548>)
 800d1a2:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
 800d1a6:	e042      	b.n	800d22e <SupervisorB2_step+0x56e>
                  (SupervisorB2_U.Sonars.dist_cm[2]);
              } else if (SupervisorB2_DW.obj3Detected == 1) {
 800d1a8:	4b17      	ldr	r3, [pc, #92]	@ (800d208 <SupervisorB2_step+0x548>)
 800d1aa:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800d1ae:	2b01      	cmp	r3, #1
 800d1b0:	d11e      	bne.n	800d1f0 <SupervisorB2_step+0x530>
                SupervisorB2_DW.obj3Detected = 0U;
 800d1b2:	4b15      	ldr	r3, [pc, #84]	@ (800d208 <SupervisorB2_step+0x548>)
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                sfEvent = SupervisorB2_event_Fall3;
 800d1ba:	2393      	movs	r3, #147	@ 0x93
 800d1bc:	607b      	str	r3, [r7, #4]
                if (SupervisorB2_DW.is_active_timers != 0) {
 800d1be:	4b12      	ldr	r3, [pc, #72]	@ (800d208 <SupervisorB2_step+0x548>)
 800d1c0:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d004      	beq.n	800d1d2 <SupervisorB2_step+0x512>
                  SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800d1c8:	1d3b      	adds	r3, r7, #4
 800d1ca:	4619      	mov	r1, r3
 800d1cc:	480f      	ldr	r0, [pc, #60]	@ (800d20c <SupervisorB2_step+0x54c>)
 800d1ce:	f7ff f86f 	bl	800c2b0 <SupervisorB2_timers>
                }

                sfEvent = -1;
 800d1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d1d6:	607b      	str	r3, [r7, #4]
                SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800d1d8:	4b0e      	ldr	r3, [pc, #56]	@ (800d214 <SupervisorB2_step+0x554>)
 800d1da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d1de:	4618      	mov	r0, r3
 800d1e0:	f7ff f851 	bl	800c286 <SupervisorB2_closeRange>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	461a      	mov	r2, r3
 800d1e8:	4b07      	ldr	r3, [pc, #28]	@ (800d208 <SupervisorB2_step+0x548>)
 800d1ea:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
 800d1ee:	e01e      	b.n	800d22e <SupervisorB2_step+0x56e>
                  (SupervisorB2_U.Sonars.dist_cm[2]);
              } else {
                SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800d1f0:	4b08      	ldr	r3, [pc, #32]	@ (800d214 <SupervisorB2_step+0x554>)
 800d1f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7ff f845 	bl	800c286 <SupervisorB2_closeRange>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	461a      	mov	r2, r3
 800d200:	4b01      	ldr	r3, [pc, #4]	@ (800d208 <SupervisorB2_step+0x548>)
 800d202:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
 800d206:	e012      	b.n	800d22e <SupervisorB2_step+0x56e>
 800d208:	20003850 	.word	0x20003850
 800d20c:	200039c0 	.word	0x200039c0
 800d210:	200039f4 	.word	0x200039f4
 800d214:	2000399c 	.word	0x2000399c
                  (SupervisorB2_U.Sonars.dist_cm[2]);
              }
            } else {
              SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800d218:	4bad      	ldr	r3, [pc, #692]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d21a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d21e:	4618      	mov	r0, r3
 800d220:	f7ff f831 	bl	800c286 <SupervisorB2_closeRange>
 800d224:	4603      	mov	r3, r0
 800d226:	461a      	mov	r2, r3
 800d228:	4baa      	ldr	r3, [pc, #680]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d22a:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
                (SupervisorB2_U.Sonars.dist_cm[2]);
            }
          }
        }

        if (SupervisorB2_DW.is_active_timers != 0) {
 800d22e:	4ba9      	ldr	r3, [pc, #676]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d230:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800d234:	2b00      	cmp	r3, #0
 800d236:	d004      	beq.n	800d242 <SupervisorB2_step+0x582>
          SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800d238:	1d3b      	adds	r3, r7, #4
 800d23a:	4619      	mov	r1, r3
 800d23c:	48a6      	ldr	r0, [pc, #664]	@ (800d4d8 <SupervisorB2_step+0x818>)
 800d23e:	f7ff f837 	bl	800c2b0 <SupervisorB2_timers>

    /* End of Chart: '<S14>/SuperB2_DEGB1_0' */
    /* End of Outputs for SubSystem: '<S6>/superB2_DEGB1_0' */

    /* Outport: '<Root>/B2Decision' */
    SupervisorB2_Y.B2Decision = SupervisorB2_B.B2Decision_c;
 800d242:	4ba6      	ldr	r3, [pc, #664]	@ (800d4dc <SupervisorB2_step+0x81c>)
 800d244:	781a      	ldrb	r2, [r3, #0]
 800d246:	4ba6      	ldr	r3, [pc, #664]	@ (800d4e0 <SupervisorB2_step+0x820>)
 800d248:	701a      	strb	r2, [r3, #0]
   *  Inport: '<Root>/BLE'
   *  Inport: '<Root>/IMU'
   *  Inport: '<Root>/last_valid_b1_ms'
   *  Inport: '<Root>/now_ms'
   */
  if (SupervisorB2_DW.is_active_c13_SupervisorB2 == 0) {
 800d24a:	4ba2      	ldr	r3, [pc, #648]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d24c:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800d250:	2b00      	cmp	r3, #0
 800d252:	d11f      	bne.n	800d294 <SupervisorB2_step+0x5d4>
    SupervisorB2_DW.is_active_c13_SupervisorB2 = 1U;
 800d254:	4b9f      	ldr	r3, [pc, #636]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d256:	2201      	movs	r2, #1
 800d258:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    SupervisorB2_DW.is_MonitorBoard1Supervisor = SupervisorB2_IN_B1_sup_ok;
 800d25c:	4b9d      	ldr	r3, [pc, #628]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d25e:	2203      	movs	r2, #3
 800d260:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    b1_sup_status = SUPERVISOR_OK;
 800d264:	2300      	movs	r3, #0
 800d266:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_ok;
 800d26a:	4b9a      	ldr	r3, [pc, #616]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d26c:	2203      	movs	r2, #3
 800d26e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
    esp_status = ESP_I2C_OK;
 800d272:	2300      	movs	r3, #0
 800d274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_ok;
 800d278:	4b96      	ldr	r3, [pc, #600]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d27a:	2203      	movs	r2, #3
 800d27c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    imu_status = IMU_I2C_OK;
 800d280:	2300      	movs	r3, #0
 800d282:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_ok;
 800d286:	4b93      	ldr	r3, [pc, #588]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d288:	2203      	movs	r2, #3
 800d28a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    rx_status = RX_OK;
 800d28e:	2300      	movs	r3, #0
 800d290:	70fb      	strb	r3, [r7, #3]
 800d292:	e2b0      	b.n	800d7f6 <SupervisorB2_step+0xb36>
  } else {
    switch (SupervisorB2_DW.is_MonitorBoard1Supervisor) {
 800d294:	4b8f      	ldr	r3, [pc, #572]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d296:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 800d29a:	2b01      	cmp	r3, #1
 800d29c:	d002      	beq.n	800d2a4 <SupervisorB2_step+0x5e4>
 800d29e:	2b02      	cmp	r3, #2
 800d2a0:	d034      	beq.n	800d30c <SupervisorB2_step+0x64c>
 800d2a2:	e082      	b.n	800d3aa <SupervisorB2_step+0x6ea>
     case SupervisorB2_IN_B1_sup_critical:
      b1_sup_status = SUPERVISOR_CRITICAL;
 800d2a4:	2302      	movs	r3, #2
 800d2a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if (SupervisorB2_DW.degraded_sup) {
 800d2aa:	4b8a      	ldr	r3, [pc, #552]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d2ac:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d003      	beq.n	800d2bc <SupervisorB2_step+0x5fc>
        SupervisorB2_DW.durationCounter_1_a = 0U;
 800d2b4:	4b87      	ldr	r3, [pc, #540]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
      }

      if (SupervisorB2_DW.durationCounter_1_a > 100U) {
 800d2bc:	4b85      	ldr	r3, [pc, #532]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d2be:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800d2c2:	2b64      	cmp	r3, #100	@ 0x64
 800d2c4:	d907      	bls.n	800d2d6 <SupervisorB2_step+0x616>
        SupervisorB2_DW.is_MonitorBoard1Supervisor = SupervisorB2_IN_B1_sup_ok;
 800d2c6:	4b83      	ldr	r3, [pc, #524]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d2c8:	2203      	movs	r2, #3
 800d2ca:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        b1_sup_status = SUPERVISOR_OK;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (SupervisorB2_DW.degraded_sup) {
          SupervisorB2_DW.durationCounter_1_a = 0U;
          SupervisorB2_DW.durationCounter_1_f = 0U;
        }
      }
      break;
 800d2d4:	e0b3      	b.n	800d43e <SupervisorB2_step+0x77e>
        SupervisorB2_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800d2d6:	4b7e      	ldr	r3, [pc, #504]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d2d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2da:	ed9f 0b79 	vldr	d0, [pc, #484]	@ 800d4c0 <SupervisorB2_step+0x800>
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7ff f96e 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	461a      	mov	r2, r3
 800d2e8:	4b7a      	ldr	r3, [pc, #488]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d2ea:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
        if (SupervisorB2_DW.degraded_sup) {
 800d2ee:	4b79      	ldr	r3, [pc, #484]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d2f0:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	f000 80a2 	beq.w	800d43e <SupervisorB2_step+0x77e>
          SupervisorB2_DW.durationCounter_1_a = 0U;
 800d2fa:	4b76      	ldr	r3, [pc, #472]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
          SupervisorB2_DW.durationCounter_1_f = 0U;
 800d302:	4b74      	ldr	r3, [pc, #464]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d304:	2200      	movs	r2, #0
 800d306:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
      break;
 800d30a:	e098      	b.n	800d43e <SupervisorB2_step+0x77e>

     case SupervisorB2_IN_B1_sup_degraded:
      b1_sup_status = SUPERVISOR_DEGRADED;
 800d30c:	2301      	movs	r3, #1
 800d30e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if (SupervisorB2_DW.degraded_sup) {
 800d312:	4b70      	ldr	r3, [pc, #448]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d314:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d003      	beq.n	800d324 <SupervisorB2_step+0x664>
        SupervisorB2_DW.durationCounter_1_f = 0U;
 800d31c:	4b6d      	ldr	r3, [pc, #436]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d31e:	2200      	movs	r2, #0
 800d320:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
      }

      if (SupervisorB2_DW.durationCounter_1_f > 50U) {
 800d324:	4b6b      	ldr	r3, [pc, #428]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d326:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800d32a:	2b32      	cmp	r3, #50	@ 0x32
 800d32c:	d907      	bls.n	800d33e <SupervisorB2_step+0x67e>
        SupervisorB2_DW.is_MonitorBoard1Supervisor = SupervisorB2_IN_B1_sup_ok;
 800d32e:	4b69      	ldr	r3, [pc, #420]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d330:	2203      	movs	r2, #3
 800d332:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        b1_sup_status = SUPERVISOR_OK;
 800d336:	2300      	movs	r3, #0
 800d338:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            SupervisorB2_DW.durationCounter_1_a = 0U;
            SupervisorB2_DW.durationCounter_1_f = 0U;
          }
        }
      }
      break;
 800d33c:	e081      	b.n	800d442 <SupervisorB2_step+0x782>
        elapsedTicks = SupervisorB2_U.now_ms -
 800d33e:	4b64      	ldr	r3, [pc, #400]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d340:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.last_valid_b1_ms;
 800d342:	4b63      	ldr	r3, [pc, #396]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        elapsedTicks = SupervisorB2_U.now_ms -
 800d346:	1ad3      	subs	r3, r2, r3
 800d348:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800d34a:	4b61      	ldr	r3, [pc, #388]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d34e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d350:	429a      	cmp	r2, r3
 800d352:	d901      	bls.n	800d358 <SupervisorB2_step+0x698>
          elapsedTicks = 0U;
 800d354:	2300      	movs	r3, #0
 800d356:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > 150U) {
 800d358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d35a:	2b96      	cmp	r3, #150	@ 0x96
 800d35c:	d90b      	bls.n	800d376 <SupervisorB2_step+0x6b6>
          SupervisorB2_DW.durationCounter_1_a = 0U;
 800d35e:	4b5d      	ldr	r3, [pc, #372]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d360:	2200      	movs	r2, #0
 800d362:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
          SupervisorB2_DW.is_MonitorBoard1Supervisor =
 800d366:	4b5b      	ldr	r3, [pc, #364]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d368:	2201      	movs	r2, #1
 800d36a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          b1_sup_status = SUPERVISOR_CRITICAL;
 800d36e:	2302      	movs	r3, #2
 800d370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800d374:	e065      	b.n	800d442 <SupervisorB2_step+0x782>
          SupervisorB2_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800d376:	4b56      	ldr	r3, [pc, #344]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d37a:	ed9f 0b51 	vldr	d0, [pc, #324]	@ 800d4c0 <SupervisorB2_step+0x800>
 800d37e:	4618      	mov	r0, r3
 800d380:	f7ff f91e 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d384:	4603      	mov	r3, r0
 800d386:	461a      	mov	r2, r3
 800d388:	4b52      	ldr	r3, [pc, #328]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d38a:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
          if (SupervisorB2_DW.degraded_sup) {
 800d38e:	4b51      	ldr	r3, [pc, #324]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d390:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800d394:	2b00      	cmp	r3, #0
 800d396:	d054      	beq.n	800d442 <SupervisorB2_step+0x782>
            SupervisorB2_DW.durationCounter_1_a = 0U;
 800d398:	4b4e      	ldr	r3, [pc, #312]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d39a:	2200      	movs	r2, #0
 800d39c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
            SupervisorB2_DW.durationCounter_1_f = 0U;
 800d3a0:	4b4c      	ldr	r3, [pc, #304]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
      break;
 800d3a8:	e04b      	b.n	800d442 <SupervisorB2_step+0x782>

     default:
      /* case IN_B1_sup_ok: */
      b1_sup_status = SUPERVISOR_OK;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if (SupervisorB2_DW.degraded_sup) {
 800d3b0:	4b48      	ldr	r3, [pc, #288]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d3b2:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d00b      	beq.n	800d3d2 <SupervisorB2_step+0x712>
        SupervisorB2_DW.durationCounter_1_f = 0U;
 800d3ba:	4b46      	ldr	r3, [pc, #280]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d3bc:	2200      	movs	r2, #0
 800d3be:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
        SupervisorB2_DW.is_MonitorBoard1Supervisor =
 800d3c2:	4b44      	ldr	r3, [pc, #272]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d3c4:	2202      	movs	r2, #2
 800d3c6:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          SupervisorB2_IN_B1_sup_degraded;
        b1_sup_status = SUPERVISOR_DEGRADED;
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            SupervisorB2_DW.durationCounter_1_a = 0U;
            SupervisorB2_DW.durationCounter_1_f = 0U;
          }
        }
      }
      break;
 800d3d0:	e039      	b.n	800d446 <SupervisorB2_step+0x786>
        elapsedTicks = SupervisorB2_U.now_ms -
 800d3d2:	4b3f      	ldr	r3, [pc, #252]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d3d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.last_valid_b1_ms;
 800d3d6:	4b3e      	ldr	r3, [pc, #248]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d3d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        elapsedTicks = SupervisorB2_U.now_ms -
 800d3da:	1ad3      	subs	r3, r2, r3
 800d3dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800d3de:	4b3c      	ldr	r3, [pc, #240]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d3e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3e4:	429a      	cmp	r2, r3
 800d3e6:	d901      	bls.n	800d3ec <SupervisorB2_step+0x72c>
          elapsedTicks = 0U;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > 150U) {
 800d3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3ee:	2b96      	cmp	r3, #150	@ 0x96
 800d3f0:	d90b      	bls.n	800d40a <SupervisorB2_step+0x74a>
          SupervisorB2_DW.durationCounter_1_a = 0U;
 800d3f2:	4b38      	ldr	r3, [pc, #224]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
          SupervisorB2_DW.is_MonitorBoard1Supervisor =
 800d3fa:	4b36      	ldr	r3, [pc, #216]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d3fc:	2201      	movs	r2, #1
 800d3fe:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          b1_sup_status = SUPERVISOR_CRITICAL;
 800d402:	2302      	movs	r3, #2
 800d404:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800d408:	e01d      	b.n	800d446 <SupervisorB2_step+0x786>
          SupervisorB2_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800d40a:	4b31      	ldr	r3, [pc, #196]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d40e:	ed9f 0b2c 	vldr	d0, [pc, #176]	@ 800d4c0 <SupervisorB2_step+0x800>
 800d412:	4618      	mov	r0, r3
 800d414:	f7ff f8d4 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d418:	4603      	mov	r3, r0
 800d41a:	461a      	mov	r2, r3
 800d41c:	4b2d      	ldr	r3, [pc, #180]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d41e:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
          if (SupervisorB2_DW.degraded_sup) {
 800d422:	4b2c      	ldr	r3, [pc, #176]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d424:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d00c      	beq.n	800d446 <SupervisorB2_step+0x786>
            SupervisorB2_DW.durationCounter_1_a = 0U;
 800d42c:	4b29      	ldr	r3, [pc, #164]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d42e:	2200      	movs	r2, #0
 800d430:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
            SupervisorB2_DW.durationCounter_1_f = 0U;
 800d434:	4b27      	ldr	r3, [pc, #156]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d436:	2200      	movs	r2, #0
 800d438:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
      break;
 800d43c:	e003      	b.n	800d446 <SupervisorB2_step+0x786>
      break;
 800d43e:	bf00      	nop
 800d440:	e002      	b.n	800d448 <SupervisorB2_step+0x788>
      break;
 800d442:	bf00      	nop
 800d444:	e000      	b.n	800d448 <SupervisorB2_step+0x788>
      break;
 800d446:	bf00      	nop
    }

    switch (SupervisorB2_DW.is_MonitorBLE) {
 800d448:	4b22      	ldr	r3, [pc, #136]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d44a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800d44e:	2b01      	cmp	r3, #1
 800d450:	d002      	beq.n	800d458 <SupervisorB2_step+0x798>
 800d452:	2b02      	cmp	r3, #2
 800d454:	d046      	beq.n	800d4e4 <SupervisorB2_step+0x824>
 800d456:	e094      	b.n	800d582 <SupervisorB2_step+0x8c2>
     case SupervisorB2_IN_ESP_critical:
      esp_status = ESP_I2C_CRITICAL;
 800d458:	2302      	movs	r3, #2
 800d45a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      if (SupervisorB2_DW.degraded_esp) {
 800d45e:	4b1d      	ldr	r3, [pc, #116]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d460:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800d464:	2b00      	cmp	r3, #0
 800d466:	d003      	beq.n	800d470 <SupervisorB2_step+0x7b0>
        SupervisorB2_DW.durationCounter_1 = 0U;
 800d468:	4b1a      	ldr	r3, [pc, #104]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d46a:	2200      	movs	r2, #0
 800d46c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
      }

      if (SupervisorB2_DW.durationCounter_1 > 50U) {
 800d470:	4b18      	ldr	r3, [pc, #96]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d472:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d476:	2b32      	cmp	r3, #50	@ 0x32
 800d478:	d907      	bls.n	800d48a <SupervisorB2_step+0x7ca>
        SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_ok;
 800d47a:	4b16      	ldr	r3, [pc, #88]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d47c:	2203      	movs	r2, #3
 800d47e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        esp_status = ESP_I2C_OK;
 800d482:	2300      	movs	r3, #0
 800d484:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        if (SupervisorB2_DW.degraded_esp) {
          SupervisorB2_DW.durationCounter_1 = 0U;
          SupervisorB2_DW.durationCounter_1_d = 0U;
        }
      }
      break;
 800d488:	e0c5      	b.n	800d616 <SupervisorB2_step+0x956>
          (SupervisorB2_U.BLE.data_last_valid_ms, 40.0);
 800d48a:	4b11      	ldr	r3, [pc, #68]	@ (800d4d0 <SupervisorB2_step+0x810>)
 800d48c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
        SupervisorB2_DW.degraded_esp = Supe_isCommDegradedByMeanPeriod
 800d48e:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800d4c8 <SupervisorB2_step+0x808>
 800d492:	4618      	mov	r0, r3
 800d494:	f7ff f894 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d498:	4603      	mov	r3, r0
 800d49a:	461a      	mov	r2, r3
 800d49c:	4b0d      	ldr	r3, [pc, #52]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d49e:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
        if (SupervisorB2_DW.degraded_esp) {
 800d4a2:	4b0c      	ldr	r3, [pc, #48]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d4a4:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	f000 80b4 	beq.w	800d616 <SupervisorB2_step+0x956>
          SupervisorB2_DW.durationCounter_1 = 0U;
 800d4ae:	4b09      	ldr	r3, [pc, #36]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
          SupervisorB2_DW.durationCounter_1_d = 0U;
 800d4b6:	4b07      	ldr	r3, [pc, #28]	@ (800d4d4 <SupervisorB2_step+0x814>)
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
      break;
 800d4be:	e0aa      	b.n	800d616 <SupervisorB2_step+0x956>
 800d4c0:	00000000 	.word	0x00000000
 800d4c4:	404e0000 	.word	0x404e0000
 800d4c8:	00000000 	.word	0x00000000
 800d4cc:	40440000 	.word	0x40440000
 800d4d0:	2000399c 	.word	0x2000399c
 800d4d4:	20003850 	.word	0x20003850
 800d4d8:	200039c0 	.word	0x200039c0
 800d4dc:	20003848 	.word	0x20003848
 800d4e0:	20003a28 	.word	0x20003a28

     case SupervisorB2_IN_ESP_degraded:
      esp_status = ESP_I2C_DEGRADED;
 800d4e4:	2301      	movs	r3, #1
 800d4e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      if (SupervisorB2_DW.degraded_esp) {
 800d4ea:	4baf      	ldr	r3, [pc, #700]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d4ec:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d003      	beq.n	800d4fc <SupervisorB2_step+0x83c>
        SupervisorB2_DW.durationCounter_1_d = 0U;
 800d4f4:	4bac      	ldr	r3, [pc, #688]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
      }

      if (SupervisorB2_DW.durationCounter_1_d > 50U) {
 800d4fc:	4baa      	ldr	r3, [pc, #680]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d4fe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800d502:	2b32      	cmp	r3, #50	@ 0x32
 800d504:	d907      	bls.n	800d516 <SupervisorB2_step+0x856>
        SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_ok;
 800d506:	4ba8      	ldr	r3, [pc, #672]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d508:	2203      	movs	r2, #3
 800d50a:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        esp_status = ESP_I2C_OK;
 800d50e:	2300      	movs	r3, #0
 800d510:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            SupervisorB2_DW.durationCounter_1 = 0U;
            SupervisorB2_DW.durationCounter_1_d = 0U;
          }
        }
      }
      break;
 800d514:	e081      	b.n	800d61a <SupervisorB2_step+0x95a>
        elapsedTicks = SupervisorB2_U.now_ms -
 800d516:	4ba5      	ldr	r3, [pc, #660]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d518:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.BLE.data_last_valid_ms;
 800d51a:	4ba4      	ldr	r3, [pc, #656]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d51c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
        elapsedTicks = SupervisorB2_U.now_ms -
 800d51e:	1ad3      	subs	r3, r2, r3
 800d520:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800d522:	4ba2      	ldr	r3, [pc, #648]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d526:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d528:	429a      	cmp	r2, r3
 800d52a:	d901      	bls.n	800d530 <SupervisorB2_step+0x870>
          elapsedTicks = 0U;
 800d52c:	2300      	movs	r3, #0
 800d52e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > 120U) {
 800d530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d532:	2b78      	cmp	r3, #120	@ 0x78
 800d534:	d90b      	bls.n	800d54e <SupervisorB2_step+0x88e>
          SupervisorB2_DW.durationCounter_1 = 0U;
 800d536:	4b9c      	ldr	r3, [pc, #624]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d538:	2200      	movs	r2, #0
 800d53a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
          SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_critical;
 800d53e:	4b9a      	ldr	r3, [pc, #616]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d540:	2201      	movs	r2, #1
 800d542:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          esp_status = ESP_I2C_CRITICAL;
 800d546:	2302      	movs	r3, #2
 800d548:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      break;
 800d54c:	e065      	b.n	800d61a <SupervisorB2_step+0x95a>
            (SupervisorB2_U.BLE.data_last_valid_ms, 40.0);
 800d54e:	4b97      	ldr	r3, [pc, #604]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d550:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
          SupervisorB2_DW.degraded_esp = Supe_isCommDegradedByMeanPeriod
 800d552:	ed9f 0b91 	vldr	d0, [pc, #580]	@ 800d798 <SupervisorB2_step+0xad8>
 800d556:	4618      	mov	r0, r3
 800d558:	f7ff f832 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d55c:	4603      	mov	r3, r0
 800d55e:	461a      	mov	r2, r3
 800d560:	4b91      	ldr	r3, [pc, #580]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d562:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
          if (SupervisorB2_DW.degraded_esp) {
 800d566:	4b90      	ldr	r3, [pc, #576]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d568:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d054      	beq.n	800d61a <SupervisorB2_step+0x95a>
            SupervisorB2_DW.durationCounter_1 = 0U;
 800d570:	4b8d      	ldr	r3, [pc, #564]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d572:	2200      	movs	r2, #0
 800d574:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
            SupervisorB2_DW.durationCounter_1_d = 0U;
 800d578:	4b8b      	ldr	r3, [pc, #556]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d57a:	2200      	movs	r2, #0
 800d57c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
      break;
 800d580:	e04b      	b.n	800d61a <SupervisorB2_step+0x95a>

     default:
      /* case IN_ESP_ok: */
      esp_status = ESP_I2C_OK;
 800d582:	2300      	movs	r3, #0
 800d584:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      if (SupervisorB2_DW.degraded_esp) {
 800d588:	4b87      	ldr	r3, [pc, #540]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d58a:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d00b      	beq.n	800d5aa <SupervisorB2_step+0x8ea>
        SupervisorB2_DW.durationCounter_1_d = 0U;
 800d592:	4b85      	ldr	r3, [pc, #532]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d594:	2200      	movs	r2, #0
 800d596:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_degraded;
 800d59a:	4b83      	ldr	r3, [pc, #524]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d59c:	2202      	movs	r2, #2
 800d59e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        esp_status = ESP_I2C_DEGRADED;
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            SupervisorB2_DW.durationCounter_1 = 0U;
            SupervisorB2_DW.durationCounter_1_d = 0U;
          }
        }
      }
      break;
 800d5a8:	e039      	b.n	800d61e <SupervisorB2_step+0x95e>
        elapsedTicks = SupervisorB2_U.now_ms -
 800d5aa:	4b80      	ldr	r3, [pc, #512]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d5ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.BLE.data_last_valid_ms;
 800d5ae:	4b7f      	ldr	r3, [pc, #508]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d5b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
        elapsedTicks = SupervisorB2_U.now_ms -
 800d5b2:	1ad3      	subs	r3, r2, r3
 800d5b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800d5b6:	4b7d      	ldr	r3, [pc, #500]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d5b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	d901      	bls.n	800d5c4 <SupervisorB2_step+0x904>
          elapsedTicks = 0U;
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > 120U) {
 800d5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c6:	2b78      	cmp	r3, #120	@ 0x78
 800d5c8:	d90b      	bls.n	800d5e2 <SupervisorB2_step+0x922>
          SupervisorB2_DW.durationCounter_1 = 0U;
 800d5ca:	4b77      	ldr	r3, [pc, #476]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
          SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_critical;
 800d5d2:	4b75      	ldr	r3, [pc, #468]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d5d4:	2201      	movs	r2, #1
 800d5d6:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          esp_status = ESP_I2C_CRITICAL;
 800d5da:	2302      	movs	r3, #2
 800d5dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      break;
 800d5e0:	e01d      	b.n	800d61e <SupervisorB2_step+0x95e>
            (SupervisorB2_U.BLE.data_last_valid_ms, 40.0);
 800d5e2:	4b72      	ldr	r3, [pc, #456]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d5e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
          SupervisorB2_DW.degraded_esp = Supe_isCommDegradedByMeanPeriod
 800d5e6:	ed9f 0b6c 	vldr	d0, [pc, #432]	@ 800d798 <SupervisorB2_step+0xad8>
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f7fe ffe8 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	461a      	mov	r2, r3
 800d5f4:	4b6c      	ldr	r3, [pc, #432]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d5f6:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
          if (SupervisorB2_DW.degraded_esp) {
 800d5fa:	4b6b      	ldr	r3, [pc, #428]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d5fc:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800d600:	2b00      	cmp	r3, #0
 800d602:	d00c      	beq.n	800d61e <SupervisorB2_step+0x95e>
            SupervisorB2_DW.durationCounter_1 = 0U;
 800d604:	4b68      	ldr	r3, [pc, #416]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d606:	2200      	movs	r2, #0
 800d608:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
            SupervisorB2_DW.durationCounter_1_d = 0U;
 800d60c:	4b66      	ldr	r3, [pc, #408]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d60e:	2200      	movs	r2, #0
 800d610:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
      break;
 800d614:	e003      	b.n	800d61e <SupervisorB2_step+0x95e>
      break;
 800d616:	bf00      	nop
 800d618:	e002      	b.n	800d620 <SupervisorB2_step+0x960>
      break;
 800d61a:	bf00      	nop
 800d61c:	e000      	b.n	800d620 <SupervisorB2_step+0x960>
      break;
 800d61e:	bf00      	nop
    }

    switch (SupervisorB2_DW.is_MonitorIMU) {
 800d620:	4b61      	ldr	r3, [pc, #388]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d622:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 800d626:	2b01      	cmp	r3, #1
 800d628:	d002      	beq.n	800d630 <SupervisorB2_step+0x970>
 800d62a:	2b02      	cmp	r3, #2
 800d62c:	d034      	beq.n	800d698 <SupervisorB2_step+0x9d8>
 800d62e:	e082      	b.n	800d736 <SupervisorB2_step+0xa76>
     case SupervisorB2_IN_IMU_critical:
      imu_status = IMU_I2C_CRITICAL;
 800d630:	2302      	movs	r3, #2
 800d632:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
      if (SupervisorB2_DW.degraded_imu) {
 800d636:	4b5c      	ldr	r3, [pc, #368]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d638:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d003      	beq.n	800d648 <SupervisorB2_step+0x988>
        SupervisorB2_DW.durationCounter_1_g = 0U;
 800d640:	4b59      	ldr	r3, [pc, #356]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d642:	2200      	movs	r2, #0
 800d644:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      }

      if (SupervisorB2_DW.durationCounter_1_g > 50U) {
 800d648:	4b57      	ldr	r3, [pc, #348]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d64a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800d64e:	2b32      	cmp	r3, #50	@ 0x32
 800d650:	d907      	bls.n	800d662 <SupervisorB2_step+0x9a2>
        SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_ok;
 800d652:	4b55      	ldr	r3, [pc, #340]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d654:	2203      	movs	r2, #3
 800d656:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        imu_status = IMU_I2C_OK;
 800d65a:	2300      	movs	r3, #0
 800d65c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
        if (SupervisorB2_DW.degraded_imu) {
          SupervisorB2_DW.durationCounter_1_g = 0U;
          SupervisorB2_DW.durationCounter_1_e = 0U;
        }
      }
      break;
 800d660:	e0c0      	b.n	800d7e4 <SupervisorB2_step+0xb24>
          (SupervisorB2_U.IMU.data_last_valid_ms, 100.0);
 800d662:	4b52      	ldr	r3, [pc, #328]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d664:	685b      	ldr	r3, [r3, #4]
        SupervisorB2_DW.degraded_imu = Supe_isCommDegradedByMeanPeriod
 800d666:	ed9f 0b4e 	vldr	d0, [pc, #312]	@ 800d7a0 <SupervisorB2_step+0xae0>
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7fe ffa8 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d670:	4603      	mov	r3, r0
 800d672:	461a      	mov	r2, r3
 800d674:	4b4c      	ldr	r3, [pc, #304]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d676:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
        if (SupervisorB2_DW.degraded_imu) {
 800d67a:	4b4b      	ldr	r3, [pc, #300]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d67c:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 800d680:	2b00      	cmp	r3, #0
 800d682:	f000 80af 	beq.w	800d7e4 <SupervisorB2_step+0xb24>
          SupervisorB2_DW.durationCounter_1_g = 0U;
 800d686:	4b48      	ldr	r3, [pc, #288]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d688:	2200      	movs	r2, #0
 800d68a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          SupervisorB2_DW.durationCounter_1_e = 0U;
 800d68e:	4b46      	ldr	r3, [pc, #280]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d690:	2200      	movs	r2, #0
 800d692:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      break;
 800d696:	e0a5      	b.n	800d7e4 <SupervisorB2_step+0xb24>

     case SupervisorB2_IN_IMU_degraded:
      imu_status = IMU_I2C_DEGRADED;
 800d698:	2301      	movs	r3, #1
 800d69a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
      if (SupervisorB2_DW.degraded_imu) {
 800d69e:	4b42      	ldr	r3, [pc, #264]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d6a0:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d003      	beq.n	800d6b0 <SupervisorB2_step+0x9f0>
        SupervisorB2_DW.durationCounter_1_e = 0U;
 800d6a8:	4b3f      	ldr	r3, [pc, #252]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      }

      if (SupervisorB2_DW.durationCounter_1_e > 50U) {
 800d6b0:	4b3d      	ldr	r3, [pc, #244]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d6b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d6b6:	2b32      	cmp	r3, #50	@ 0x32
 800d6b8:	d907      	bls.n	800d6ca <SupervisorB2_step+0xa0a>
        SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_ok;
 800d6ba:	4b3b      	ldr	r3, [pc, #236]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d6bc:	2203      	movs	r2, #3
 800d6be:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        imu_status = IMU_I2C_OK;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            SupervisorB2_DW.durationCounter_1_g = 0U;
            SupervisorB2_DW.durationCounter_1_e = 0U;
          }
        }
      }
      break;
 800d6c8:	e08e      	b.n	800d7e8 <SupervisorB2_step+0xb28>
        elapsedTicks = SupervisorB2_U.now_ms -
 800d6ca:	4b38      	ldr	r3, [pc, #224]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d6cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.IMU.data_last_valid_ms;
 800d6ce:	4b37      	ldr	r3, [pc, #220]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d6d0:	685b      	ldr	r3, [r3, #4]
        elapsedTicks = SupervisorB2_U.now_ms -
 800d6d2:	1ad3      	subs	r3, r2, r3
 800d6d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800d6d6:	4b35      	ldr	r3, [pc, #212]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d6d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d6dc:	429a      	cmp	r2, r3
 800d6de:	d901      	bls.n	800d6e4 <SupervisorB2_step+0xa24>
          elapsedTicks = 0U;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > 200U) {
 800d6e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e6:	2bc8      	cmp	r3, #200	@ 0xc8
 800d6e8:	d90b      	bls.n	800d702 <SupervisorB2_step+0xa42>
          SupervisorB2_DW.durationCounter_1_g = 0U;
 800d6ea:	4b2f      	ldr	r3, [pc, #188]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_critical;
 800d6f2:	4b2d      	ldr	r3, [pc, #180]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
          imu_status = IMU_I2C_CRITICAL;
 800d6fa:	2302      	movs	r3, #2
 800d6fc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
      break;
 800d700:	e072      	b.n	800d7e8 <SupervisorB2_step+0xb28>
            (SupervisorB2_U.IMU.data_last_valid_ms, 100.0);
 800d702:	4b2a      	ldr	r3, [pc, #168]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d704:	685b      	ldr	r3, [r3, #4]
          SupervisorB2_DW.degraded_imu = Supe_isCommDegradedByMeanPeriod
 800d706:	ed9f 0b26 	vldr	d0, [pc, #152]	@ 800d7a0 <SupervisorB2_step+0xae0>
 800d70a:	4618      	mov	r0, r3
 800d70c:	f7fe ff58 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d710:	4603      	mov	r3, r0
 800d712:	461a      	mov	r2, r3
 800d714:	4b24      	ldr	r3, [pc, #144]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d716:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
          if (SupervisorB2_DW.degraded_imu) {
 800d71a:	4b23      	ldr	r3, [pc, #140]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d71c:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 800d720:	2b00      	cmp	r3, #0
 800d722:	d061      	beq.n	800d7e8 <SupervisorB2_step+0xb28>
            SupervisorB2_DW.durationCounter_1_g = 0U;
 800d724:	4b20      	ldr	r3, [pc, #128]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d726:	2200      	movs	r2, #0
 800d728:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            SupervisorB2_DW.durationCounter_1_e = 0U;
 800d72c:	4b1e      	ldr	r3, [pc, #120]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d72e:	2200      	movs	r2, #0
 800d730:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      break;
 800d734:	e058      	b.n	800d7e8 <SupervisorB2_step+0xb28>

     default:
      /* case IN_IMU_ok: */
      imu_status = IMU_I2C_OK;
 800d736:	2300      	movs	r3, #0
 800d738:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
      if (SupervisorB2_DW.degraded_imu) {
 800d73c:	4b1a      	ldr	r3, [pc, #104]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d73e:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 800d742:	2b00      	cmp	r3, #0
 800d744:	d00b      	beq.n	800d75e <SupervisorB2_step+0xa9e>
        SupervisorB2_DW.durationCounter_1_e = 0U;
 800d746:	4b18      	ldr	r3, [pc, #96]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d748:	2200      	movs	r2, #0
 800d74a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_degraded;
 800d74e:	4b16      	ldr	r3, [pc, #88]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d750:	2202      	movs	r2, #2
 800d752:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        imu_status = IMU_I2C_DEGRADED;
 800d756:	2301      	movs	r3, #1
 800d758:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            SupervisorB2_DW.durationCounter_1_g = 0U;
            SupervisorB2_DW.durationCounter_1_e = 0U;
          }
        }
      }
      break;
 800d75c:	e046      	b.n	800d7ec <SupervisorB2_step+0xb2c>
        elapsedTicks = SupervisorB2_U.now_ms -
 800d75e:	4b13      	ldr	r3, [pc, #76]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d760:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.IMU.data_last_valid_ms;
 800d762:	4b12      	ldr	r3, [pc, #72]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d764:	685b      	ldr	r3, [r3, #4]
        elapsedTicks = SupervisorB2_U.now_ms -
 800d766:	1ad3      	subs	r3, r2, r3
 800d768:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800d76a:	4b10      	ldr	r3, [pc, #64]	@ (800d7ac <SupervisorB2_step+0xaec>)
 800d76c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d76e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d770:	429a      	cmp	r2, r3
 800d772:	d901      	bls.n	800d778 <SupervisorB2_step+0xab8>
          elapsedTicks = 0U;
 800d774:	2300      	movs	r3, #0
 800d776:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (elapsedTicks > 200U) {
 800d778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d77a:	2bc8      	cmp	r3, #200	@ 0xc8
 800d77c:	d918      	bls.n	800d7b0 <SupervisorB2_step+0xaf0>
          SupervisorB2_DW.durationCounter_1_g = 0U;
 800d77e:	4b0a      	ldr	r3, [pc, #40]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d780:	2200      	movs	r2, #0
 800d782:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_critical;
 800d786:	4b08      	ldr	r3, [pc, #32]	@ (800d7a8 <SupervisorB2_step+0xae8>)
 800d788:	2201      	movs	r2, #1
 800d78a:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
          imu_status = IMU_I2C_CRITICAL;
 800d78e:	2302      	movs	r3, #2
 800d790:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
      break;
 800d794:	e02a      	b.n	800d7ec <SupervisorB2_step+0xb2c>
 800d796:	bf00      	nop
 800d798:	00000000 	.word	0x00000000
 800d79c:	40440000 	.word	0x40440000
 800d7a0:	00000000 	.word	0x00000000
 800d7a4:	40590000 	.word	0x40590000
 800d7a8:	20003850 	.word	0x20003850
 800d7ac:	2000399c 	.word	0x2000399c
            (SupervisorB2_U.IMU.data_last_valid_ms, 100.0);
 800d7b0:	4bab      	ldr	r3, [pc, #684]	@ (800da60 <SupervisorB2_step+0xda0>)
 800d7b2:	685b      	ldr	r3, [r3, #4]
          SupervisorB2_DW.degraded_imu = Supe_isCommDegradedByMeanPeriod
 800d7b4:	ed9f 0ba8 	vldr	d0, [pc, #672]	@ 800da58 <SupervisorB2_step+0xd98>
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f7fe ff01 	bl	800c5c0 <Supe_isCommDegradedByMeanPeriod>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	4ba8      	ldr	r3, [pc, #672]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d7c4:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
          if (SupervisorB2_DW.degraded_imu) {
 800d7c8:	4ba6      	ldr	r3, [pc, #664]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d7ca:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d00c      	beq.n	800d7ec <SupervisorB2_step+0xb2c>
            SupervisorB2_DW.durationCounter_1_g = 0U;
 800d7d2:	4ba4      	ldr	r3, [pc, #656]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            SupervisorB2_DW.durationCounter_1_e = 0U;
 800d7da:	4ba2      	ldr	r3, [pc, #648]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d7dc:	2200      	movs	r2, #0
 800d7de:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      break;
 800d7e2:	e003      	b.n	800d7ec <SupervisorB2_step+0xb2c>
      break;
 800d7e4:	bf00      	nop
 800d7e6:	e002      	b.n	800d7ee <SupervisorB2_step+0xb2e>
      break;
 800d7e8:	bf00      	nop
 800d7ea:	e000      	b.n	800d7ee <SupervisorB2_step+0xb2e>
      break;
 800d7ec:	bf00      	nop
    }

    SupervisorB2_MonitorRx(&rx_status);
 800d7ee:	1cfb      	adds	r3, r7, #3
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	f7ff f825 	bl	800c840 <SupervisorB2_MonitorRx>
  }

  if (!SupervisorB2_DW.degraded_esp) {
 800d7f6:	4b9b      	ldr	r3, [pc, #620]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d7f8:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d10e      	bne.n	800d81e <SupervisorB2_step+0xb5e>
    SupervisorB2_DW.durationCounter_1++;
 800d800:	4b98      	ldr	r3, [pc, #608]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d802:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d806:	3301      	adds	r3, #1
 800d808:	4a96      	ldr	r2, [pc, #600]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d80a:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
    SupervisorB2_DW.durationCounter_1_d++;
 800d80e:	4b95      	ldr	r3, [pc, #596]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d810:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800d814:	3301      	adds	r3, #1
 800d816:	4a93      	ldr	r2, [pc, #588]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d818:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
 800d81c:	e007      	b.n	800d82e <SupervisorB2_step+0xb6e>
  } else {
    SupervisorB2_DW.durationCounter_1 = 0U;
 800d81e:	4b91      	ldr	r3, [pc, #580]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d820:	2200      	movs	r2, #0
 800d822:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    SupervisorB2_DW.durationCounter_1_d = 0U;
 800d826:	4b8f      	ldr	r3, [pc, #572]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d828:	2200      	movs	r2, #0
 800d82a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if (!SupervisorB2_DW.degraded_sup) {
 800d82e:	4b8d      	ldr	r3, [pc, #564]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d830:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800d834:	2b00      	cmp	r3, #0
 800d836:	d10e      	bne.n	800d856 <SupervisorB2_step+0xb96>
    SupervisorB2_DW.durationCounter_1_a++;
 800d838:	4b8a      	ldr	r3, [pc, #552]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d83a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800d83e:	3301      	adds	r3, #1
 800d840:	4a88      	ldr	r2, [pc, #544]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d842:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
    SupervisorB2_DW.durationCounter_1_f++;
 800d846:	4b87      	ldr	r3, [pc, #540]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d848:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800d84c:	3301      	adds	r3, #1
 800d84e:	4a85      	ldr	r2, [pc, #532]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d850:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
 800d854:	e007      	b.n	800d866 <SupervisorB2_step+0xba6>
  } else {
    SupervisorB2_DW.durationCounter_1_a = 0U;
 800d856:	4b83      	ldr	r3, [pc, #524]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d858:	2200      	movs	r2, #0
 800d85a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    SupervisorB2_DW.durationCounter_1_f = 0U;
 800d85e:	4b81      	ldr	r3, [pc, #516]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d860:	2200      	movs	r2, #0
 800d862:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  }

  if (!SupervisorB2_DW.degraded_imu) {
 800d866:	4b7f      	ldr	r3, [pc, #508]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d868:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d10e      	bne.n	800d88e <SupervisorB2_step+0xbce>
    SupervisorB2_DW.durationCounter_1_g++;
 800d870:	4b7c      	ldr	r3, [pc, #496]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d872:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800d876:	3301      	adds	r3, #1
 800d878:	4a7a      	ldr	r2, [pc, #488]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d87a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    SupervisorB2_DW.durationCounter_1_e++;
 800d87e:	4b79      	ldr	r3, [pc, #484]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d880:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d884:	3301      	adds	r3, #1
 800d886:	4a77      	ldr	r2, [pc, #476]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d888:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800d88c:	e007      	b.n	800d89e <SupervisorB2_step+0xbde>
  } else {
    SupervisorB2_DW.durationCounter_1_g = 0U;
 800d88e:	4b75      	ldr	r3, [pc, #468]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d890:	2200      	movs	r2, #0
 800d892:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    SupervisorB2_DW.durationCounter_1_e = 0U;
 800d896:	4b73      	ldr	r3, [pc, #460]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d898:	2200      	movs	r2, #0
 800d89a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  }

  if (!SupervisorB2_DW.degraded_rx) {
 800d89e:	4b71      	ldr	r3, [pc, #452]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d8a0:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d10e      	bne.n	800d8c6 <SupervisorB2_step+0xc06>
    SupervisorB2_DW.durationCounter_1_gb++;
 800d8a8:	4b6e      	ldr	r3, [pc, #440]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d8aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	4a6c      	ldr	r2, [pc, #432]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d8b2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
    SupervisorB2_DW.durationCounter_1_i++;
 800d8b6:	4b6b      	ldr	r3, [pc, #428]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d8b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d8bc:	3301      	adds	r3, #1
 800d8be:	4a69      	ldr	r2, [pc, #420]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d8c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800d8c4:	e007      	b.n	800d8d6 <SupervisorB2_step+0xc16>
  } else {
    SupervisorB2_DW.durationCounter_1_gb = 0U;
 800d8c6:	4b67      	ldr	r3, [pc, #412]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    SupervisorB2_DW.durationCounter_1_i = 0U;
 800d8ce:	4b65      	ldr	r3, [pc, #404]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  }

  /* End of Chart: '<Root>/Monitor Board Local Status' */

  /* MATLAB Function: '<Root>/Board 2 fault masks' */
  sfEvent = 0;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	607b      	str	r3, [r7, #4]
  degr_mask = 0;
 800d8da:	2300      	movs	r3, #0
 800d8dc:	637b      	str	r3, [r7, #52]	@ 0x34
  switch (esp_status) {
 800d8de:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800d8e2:	2b01      	cmp	r3, #1
 800d8e4:	d004      	beq.n	800d8f0 <SupervisorB2_step+0xc30>
 800d8e6:	2b02      	cmp	r3, #2
 800d8e8:	d105      	bne.n	800d8f6 <SupervisorB2_step+0xc36>
   case ESP_I2C_CRITICAL:
    sfEvent = 1;
 800d8ea:	2301      	movs	r3, #1
 800d8ec:	607b      	str	r3, [r7, #4]
    break;
 800d8ee:	e002      	b.n	800d8f6 <SupervisorB2_step+0xc36>

   case ESP_I2C_DEGRADED:
    degr_mask = 1;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	637b      	str	r3, [r7, #52]	@ 0x34
    break;
 800d8f4:	bf00      	nop
  }

  switch (imu_status) {
 800d8f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800d8fa:	2b01      	cmp	r3, #1
 800d8fc:	d006      	beq.n	800d90c <SupervisorB2_step+0xc4c>
 800d8fe:	2b02      	cmp	r3, #2
 800d900:	d109      	bne.n	800d916 <SupervisorB2_step+0xc56>
   case IMU_I2C_CRITICAL:
    sfEvent = (int32_T)((uint32_T)sfEvent | 2U);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f043 0302 	orr.w	r3, r3, #2
 800d908:	607b      	str	r3, [r7, #4]
    break;
 800d90a:	e004      	b.n	800d916 <SupervisorB2_step+0xc56>

   case IMU_I2C_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 2U);
 800d90c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d90e:	f043 0302 	orr.w	r3, r3, #2
 800d912:	637b      	str	r3, [r7, #52]	@ 0x34
    break;
 800d914:	bf00      	nop
  }

  switch (rx_status) {
 800d916:	78fb      	ldrb	r3, [r7, #3]
 800d918:	2b01      	cmp	r3, #1
 800d91a:	d006      	beq.n	800d92a <SupervisorB2_step+0xc6a>
 800d91c:	2b02      	cmp	r3, #2
 800d91e:	d109      	bne.n	800d934 <SupervisorB2_step+0xc74>
   case RX_CRITICAL:
    sfEvent = (int32_T)((uint32_T)sfEvent | 4U);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f043 0304 	orr.w	r3, r3, #4
 800d926:	607b      	str	r3, [r7, #4]
    break;
 800d928:	e004      	b.n	800d934 <SupervisorB2_step+0xc74>

   case RX_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 4U);
 800d92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d92c:	f043 0304 	orr.w	r3, r3, #4
 800d930:	637b      	str	r3, [r7, #52]	@ 0x34
    break;
 800d932:	bf00      	nop
  }

  switch (b1_sup_status) {
 800d934:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d938:	2b01      	cmp	r3, #1
 800d93a:	d006      	beq.n	800d94a <SupervisorB2_step+0xc8a>
 800d93c:	2b02      	cmp	r3, #2
 800d93e:	d109      	bne.n	800d954 <SupervisorB2_step+0xc94>
   case SUPERVISOR_CRITICAL:
    sfEvent = (int32_T)((uint32_T)sfEvent | 8U);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f043 0308 	orr.w	r3, r3, #8
 800d946:	607b      	str	r3, [r7, #4]
    break;
 800d948:	e004      	b.n	800d954 <SupervisorB2_step+0xc94>

   case SUPERVISOR_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 8U);
 800d94a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d94c:	f043 0308 	orr.w	r3, r3, #8
 800d950:	637b      	str	r3, [r7, #52]	@ 0x34
    break;
 800d952:	bf00      	nop
  }

  /* Outport: '<Root>/critical_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 2 fault masks'
   */
  SupervisorB2_Y.critical_mask = (uint32_T)sfEvent;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	461a      	mov	r2, r3
 800d958:	4b43      	ldr	r3, [pc, #268]	@ (800da68 <SupervisorB2_step+0xda8>)
 800d95a:	605a      	str	r2, [r3, #4]

  /* Outport: '<Root>/degraded_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 2 fault masks'
   */
  SupervisorB2_Y.degraded_mask = (uint32_T)degr_mask;
 800d95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d95e:	4a42      	ldr	r2, [pc, #264]	@ (800da68 <SupervisorB2_step+0xda8>)
 800d960:	6093      	str	r3, [r2, #8]

  /* MATLAB Function: '<Root>/Classify b2 crit mask' incorporates:
   *  MATLAB Function: '<Root>/Board 2 fault masks'
   */
  rtb_emergency_stop_required = (((uint32_T)sfEvent & 3U) != 0U);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	f003 0303 	and.w	r3, r3, #3
 800d968:	2b00      	cmp	r3, #0
 800d96a:	bf14      	ite	ne
 800d96c:	2301      	movne	r3, #1
 800d96e:	2300      	moveq	r3, #0
 800d970:	b2db      	uxtb	r3, r3
 800d972:	77fb      	strb	r3, [r7, #31]

  /* MATLAB Function: '<Root>/Classify b1 crit mask' incorporates:
   *  Inport: '<Root>/Board1_Data'
   */
  rtb_b1_requests_switch = ((SupervisorB2_U.Board1_Data.payload.critical_mask &
 800d974:	4b3a      	ldr	r3, [pc, #232]	@ (800da60 <SupervisorB2_step+0xda0>)
 800d976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d978:	f003 0384 	and.w	r3, r3, #132	@ 0x84
    132U) != 0U);
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	bf14      	ite	ne
 800d980:	2301      	movne	r3, #1
 800d982:	2300      	moveq	r3, #0
 800d984:	b2db      	uxtb	r3, r3
  rtb_b1_requests_switch = ((SupervisorB2_U.Board1_Data.payload.critical_mask &
 800d986:	77bb      	strb	r3, [r7, #30]
  rtb_emergency_stop_required_m =
    ((SupervisorB2_U.Board1_Data.payload.critical_mask & 4294967163U) != 0U);
 800d988:	4b35      	ldr	r3, [pc, #212]	@ (800da60 <SupervisorB2_step+0xda0>)
 800d98a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d98c:	f023 0384 	bic.w	r3, r3, #132	@ 0x84
 800d990:	2b00      	cmp	r3, #0
 800d992:	bf14      	ite	ne
 800d994:	2301      	movne	r3, #1
 800d996:	2300      	moveq	r3, #0
 800d998:	b2db      	uxtb	r3, r3
  rtb_emergency_stop_required_m =
 800d99a:	777b      	strb	r3, [r7, #29]

  /* Chart: '<Root>/Check for B1 failure' */
  if (SupervisorB2_DW.is_active_c4_SupervisorB2 == 0) {
 800d99c:	4b31      	ldr	r3, [pc, #196]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d99e:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d10b      	bne.n	800d9be <SupervisorB2_step+0xcfe>
    SupervisorB2_DW.is_active_c4_SupervisorB2 = 1U;
 800d9a6:	4b2f      	ldr	r3, [pc, #188]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    SupervisorB2_DW.is_c4_SupervisorB2 = SupervisorB2_IN_B1_actuating;
 800d9ae:	4b2d      	ldr	r3, [pc, #180]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    SupervisorB2_Y.autorized_to_send_command = false;
 800d9b6:	4b2c      	ldr	r3, [pc, #176]	@ (800da68 <SupervisorB2_step+0xda8>)
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	735a      	strb	r2, [r3, #13]
 800d9bc:	e03a      	b.n	800da34 <SupervisorB2_step+0xd74>
  } else if (SupervisorB2_DW.is_c4_SupervisorB2 == SupervisorB2_IN_B1_actuating)
 800d9be:	4b29      	ldr	r3, [pc, #164]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d9c0:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d118      	bne.n	800d9fa <SupervisorB2_step+0xd3a>
  {
    SupervisorB2_Y.autorized_to_send_command = false;
 800d9c8:	4b27      	ldr	r3, [pc, #156]	@ (800da68 <SupervisorB2_step+0xda8>)
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	735a      	strb	r2, [r3, #13]
    if (rtb_b1_requests_switch || (rx_status == RX_CRITICAL) || (b1_sup_status ==
 800d9ce:	7fbb      	ldrb	r3, [r7, #30]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d106      	bne.n	800d9e2 <SupervisorB2_step+0xd22>
 800d9d4:	78fb      	ldrb	r3, [r7, #3]
 800d9d6:	2b02      	cmp	r3, #2
 800d9d8:	d003      	beq.n	800d9e2 <SupervisorB2_step+0xd22>
 800d9da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d9de:	2b02      	cmp	r3, #2
 800d9e0:	d128      	bne.n	800da34 <SupervisorB2_step+0xd74>
         SUPERVISOR_CRITICAL)) {
      SupervisorB2_DW.durationCounter_1_l = 0U;
 800d9e2:	4b20      	ldr	r3, [pc, #128]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
      SupervisorB2_DW.is_c4_SupervisorB2 = Supervi_IN_B2_trying_to_actuate;
 800d9ea:	4b1e      	ldr	r3, [pc, #120]	@ (800da64 <SupervisorB2_step+0xda4>)
 800d9ec:	2202      	movs	r2, #2
 800d9ee:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      SupervisorB2_Y.autorized_to_send_command = true;
 800d9f2:	4b1d      	ldr	r3, [pc, #116]	@ (800da68 <SupervisorB2_step+0xda8>)
 800d9f4:	2201      	movs	r2, #1
 800d9f6:	735a      	strb	r2, [r3, #13]
 800d9f8:	e01c      	b.n	800da34 <SupervisorB2_step+0xd74>
    }
  } else {
    /* case IN_B2_trying_to_actuate: */
    SupervisorB2_Y.autorized_to_send_command = true;
 800d9fa:	4b1b      	ldr	r3, [pc, #108]	@ (800da68 <SupervisorB2_step+0xda8>)
 800d9fc:	2201      	movs	r2, #1
 800d9fe:	735a      	strb	r2, [r3, #13]
    if (rtb_b1_requests_switch || (rx_status == RX_CRITICAL) || (b1_sup_status ==
 800da00:	7fbb      	ldrb	r3, [r7, #30]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d106      	bne.n	800da14 <SupervisorB2_step+0xd54>
 800da06:	78fb      	ldrb	r3, [r7, #3]
 800da08:	2b02      	cmp	r3, #2
 800da0a:	d003      	beq.n	800da14 <SupervisorB2_step+0xd54>
 800da0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da10:	2b02      	cmp	r3, #2
 800da12:	d103      	bne.n	800da1c <SupervisorB2_step+0xd5c>
         SUPERVISOR_CRITICAL)) {
      SupervisorB2_DW.durationCounter_1_l = 0U;
 800da14:	4b13      	ldr	r3, [pc, #76]	@ (800da64 <SupervisorB2_step+0xda4>)
 800da16:	2200      	movs	r2, #0
 800da18:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    }

    if (SupervisorB2_DW.durationCounter_1_l > 150U) {
 800da1c:	4b11      	ldr	r3, [pc, #68]	@ (800da64 <SupervisorB2_step+0xda4>)
 800da1e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800da22:	2b96      	cmp	r3, #150	@ 0x96
 800da24:	d906      	bls.n	800da34 <SupervisorB2_step+0xd74>
      SupervisorB2_DW.is_c4_SupervisorB2 = SupervisorB2_IN_B1_actuating;
 800da26:	4b0f      	ldr	r3, [pc, #60]	@ (800da64 <SupervisorB2_step+0xda4>)
 800da28:	2201      	movs	r2, #1
 800da2a:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      SupervisorB2_Y.autorized_to_send_command = false;
 800da2e:	4b0e      	ldr	r3, [pc, #56]	@ (800da68 <SupervisorB2_step+0xda8>)
 800da30:	2200      	movs	r2, #0
 800da32:	735a      	strb	r2, [r3, #13]
    }
  }

  if ((!rtb_b1_requests_switch) && (rx_status != RX_CRITICAL) && (b1_sup_status
 800da34:	7fbb      	ldrb	r3, [r7, #30]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d118      	bne.n	800da6c <SupervisorB2_step+0xdac>
 800da3a:	78fb      	ldrb	r3, [r7, #3]
 800da3c:	2b02      	cmp	r3, #2
 800da3e:	d015      	beq.n	800da6c <SupervisorB2_step+0xdac>
 800da40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da44:	2b02      	cmp	r3, #2
 800da46:	d011      	beq.n	800da6c <SupervisorB2_step+0xdac>
       != SUPERVISOR_CRITICAL)) {
    SupervisorB2_DW.durationCounter_1_l++;
 800da48:	4b06      	ldr	r3, [pc, #24]	@ (800da64 <SupervisorB2_step+0xda4>)
 800da4a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800da4e:	3301      	adds	r3, #1
 800da50:	4a04      	ldr	r2, [pc, #16]	@ (800da64 <SupervisorB2_step+0xda4>)
 800da52:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
 800da56:	e00d      	b.n	800da74 <SupervisorB2_step+0xdb4>
 800da58:	00000000 	.word	0x00000000
 800da5c:	40590000 	.word	0x40590000
 800da60:	2000399c 	.word	0x2000399c
 800da64:	20003850 	.word	0x20003850
 800da68:	20003a28 	.word	0x20003a28
  } else {
    SupervisorB2_DW.durationCounter_1_l = 0U;
 800da6c:	4bb7      	ldr	r3, [pc, #732]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800da6e:	2200      	movs	r2, #0
 800da70:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
  /* End of Chart: '<Root>/Check for B1 failure' */

  /* Outputs for Enabled SubSystem: '<Root>/Actuation decision and motion state' incorporates:
   *  EnablePort: '<S1>/Enable'
   */
  if (SupervisorB2_Y.autorized_to_send_command) {
 800da74:	4bb6      	ldr	r3, [pc, #728]	@ (800dd50 <SupervisorB2_step+0x1090>)
 800da76:	7b5b      	ldrb	r3, [r3, #13]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	f000 8455 	beq.w	800e328 <SupervisorB2_step+0x1668>
    /* Chart: '<S1>/Check rover safety state' */
    if (SupervisorB2_DW.is_active_c6_SupervisorB2 == 0) {
 800da7e:	4bb3      	ldr	r3, [pc, #716]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800da80:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 800da84:	2b00      	cmp	r3, #0
 800da86:	d10b      	bne.n	800daa0 <SupervisorB2_step+0xde0>
      SupervisorB2_DW.is_active_c6_SupervisorB2 = 1U;
 800da88:	4bb0      	ldr	r3, [pc, #704]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800da8a:	2201      	movs	r2, #1
 800da8c:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
      SupervisorB2_DW.is_c6_SupervisorB2 = Supervi_IN_Rover_Degraded_State;
 800da90:	4bae      	ldr	r3, [pc, #696]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800da92:	2202      	movs	r2, #2
 800da94:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
      rtb_rover_safety_state = SAFETY_DEGRADED;
 800da98:	2301      	movs	r3, #1
 800da9a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800da9e:	e025      	b.n	800daec <SupervisorB2_step+0xe2c>
    } else if (SupervisorB2_DW.is_c6_SupervisorB2 ==
 800daa0:	4baa      	ldr	r3, [pc, #680]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800daa2:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 800daa6:	2b01      	cmp	r3, #1
 800daa8:	d110      	bne.n	800dacc <SupervisorB2_step+0xe0c>
               Supervi_IN_Rover_Critical_State) {
      rtb_rover_safety_state = SAFETY_CRITICAL;
 800daaa:	2302      	movs	r3, #2
 800daac:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
      if ((!rtb_emergency_stop_required_m) && (!rtb_emergency_stop_required)) {
 800dab0:	7f7b      	ldrb	r3, [r7, #29]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d11a      	bne.n	800daec <SupervisorB2_step+0xe2c>
 800dab6:	7ffb      	ldrb	r3, [r7, #31]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d117      	bne.n	800daec <SupervisorB2_step+0xe2c>
        SupervisorB2_DW.is_c6_SupervisorB2 = Supervi_IN_Rover_Degraded_State;
 800dabc:	4ba3      	ldr	r3, [pc, #652]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dabe:	2202      	movs	r2, #2
 800dac0:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        rtb_rover_safety_state = SAFETY_DEGRADED;
 800dac4:	2301      	movs	r3, #1
 800dac6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800daca:	e00f      	b.n	800daec <SupervisorB2_step+0xe2c>
      }
    } else {
      /* case IN_Rover_Degraded_State: */
      rtb_rover_safety_state = SAFETY_DEGRADED;
 800dacc:	2301      	movs	r3, #1
 800dace:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
      if (rtb_emergency_stop_required || rtb_emergency_stop_required_m) {
 800dad2:	7ffb      	ldrb	r3, [r7, #31]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d102      	bne.n	800dade <SupervisorB2_step+0xe1e>
 800dad8:	7f7b      	ldrb	r3, [r7, #29]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d006      	beq.n	800daec <SupervisorB2_step+0xe2c>
        SupervisorB2_DW.is_c6_SupervisorB2 = Supervi_IN_Rover_Critical_State;
 800dade:	4b9b      	ldr	r3, [pc, #620]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dae0:	2201      	movs	r2, #1
 800dae2:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        rtb_rover_safety_state = SAFETY_CRITICAL;
 800dae6:	2302      	movs	r3, #2
 800dae8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    /* End of Chart: '<S1>/Check rover safety state' */

    /* Chart: '<S1>/Generate B2 Decision' incorporates:
     *  Chart: '<S12>/SuperB2_DEGB1_1'
     */
    if (SupervisorB2_DW.is_active_c5_SupervisorB2 == 0) {
 800daec:	4b97      	ldr	r3, [pc, #604]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800daee:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d104      	bne.n	800db00 <SupervisorB2_step+0xe40>
      SupervisorB2_DW.is_active_c5_SupervisorB2 = 1U;
 800daf6:	4b95      	ldr	r3, [pc, #596]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800daf8:	2201      	movs	r2, #1
 800dafa:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
 800dafe:	e036      	b.n	800db6e <SupervisorB2_step+0xeae>

      /* Outputs for Function Call SubSystem: '<S10>/superB2_DEGB1_1' */
    } else if (SupervisorB2_DW.is_active_c9_SupervisorB2 == 0) {
 800db00:	4b92      	ldr	r3, [pc, #584]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db02:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 800db06:	2b00      	cmp	r3, #0
 800db08:	d10b      	bne.n	800db22 <SupervisorB2_step+0xe62>
      /* Chart: '<S12>/SuperB2_DEGB1_1' */
      SupervisorB2_DW.is_active_c9_SupervisorB2 = 1U;
 800db0a:	4b90      	ldr	r3, [pc, #576]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db0c:	2201      	movs	r2, #1
 800db0e:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
      SupervisorB2_DW.is_c9_SupervisorB2 = Su_IN_check_sonars_for_stopping;
 800db12:	4b8e      	ldr	r3, [pc, #568]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db14:	2202      	movs	r2, #2
 800db16:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
      SupervisorB2_B.B2Decision_h = CMD_NORMAL;
 800db1a:	4b8e      	ldr	r3, [pc, #568]	@ (800dd54 <SupervisorB2_step+0x1094>)
 800db1c:	2200      	movs	r2, #0
 800db1e:	705a      	strb	r2, [r3, #1]
 800db20:	e025      	b.n	800db6e <SupervisorB2_step+0xeae>
    } else if (SupervisorB2_DW.is_c9_SupervisorB2 ==
 800db22:	4b8a      	ldr	r3, [pc, #552]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db24:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d110      	bne.n	800db4e <SupervisorB2_step+0xe8e>
               IN_check_sonars_for_moving_agai) {
      /* Chart: '<S12>/SuperB2_DEGB1_1' incorporates:
       *  Inport: '<Root>/Sonars'
       */
      SupervisorB2_B.B2Decision_h = CMD_ESTOP;
 800db2c:	4b89      	ldr	r3, [pc, #548]	@ (800dd54 <SupervisorB2_step+0x1094>)
 800db2e:	2207      	movs	r2, #7
 800db30:	705a      	strb	r2, [r3, #1]
      if (Supervisor_check_emergency_stop(SupervisorB2_U.Sonars.dist_cm) == 0) {
 800db32:	4889      	ldr	r0, [pc, #548]	@ (800dd58 <SupervisorB2_step+0x1098>)
 800db34:	f7fe ff70 	bl	800ca18 <Supervisor_check_emergency_stop>
 800db38:	4603      	mov	r3, r0
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d117      	bne.n	800db6e <SupervisorB2_step+0xeae>
        SupervisorB2_DW.is_c9_SupervisorB2 = Su_IN_check_sonars_for_stopping;
 800db3e:	4b83      	ldr	r3, [pc, #524]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db40:	2202      	movs	r2, #2
 800db42:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        SupervisorB2_B.B2Decision_h = CMD_NORMAL;
 800db46:	4b83      	ldr	r3, [pc, #524]	@ (800dd54 <SupervisorB2_step+0x1094>)
 800db48:	2200      	movs	r2, #0
 800db4a:	705a      	strb	r2, [r3, #1]
 800db4c:	e00f      	b.n	800db6e <SupervisorB2_step+0xeae>
    } else {
      /* Chart: '<S12>/SuperB2_DEGB1_1' incorporates:
       *  Inport: '<Root>/Sonars'
       */
      /* case IN_check_sonars_for_stopping: */
      SupervisorB2_B.B2Decision_h = CMD_NORMAL;
 800db4e:	4b81      	ldr	r3, [pc, #516]	@ (800dd54 <SupervisorB2_step+0x1094>)
 800db50:	2200      	movs	r2, #0
 800db52:	705a      	strb	r2, [r3, #1]
      if (Supervisor_check_emergency_stop(SupervisorB2_U.Sonars.dist_cm) != 0) {
 800db54:	4880      	ldr	r0, [pc, #512]	@ (800dd58 <SupervisorB2_step+0x1098>)
 800db56:	f7fe ff5f 	bl	800ca18 <Supervisor_check_emergency_stop>
 800db5a:	4603      	mov	r3, r0
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d006      	beq.n	800db6e <SupervisorB2_step+0xeae>
        SupervisorB2_DW.is_c9_SupervisorB2 = IN_check_sonars_for_moving_agai;
 800db60:	4b7a      	ldr	r3, [pc, #488]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db62:	2201      	movs	r2, #1
 800db64:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        SupervisorB2_B.B2Decision_h = CMD_ESTOP;
 800db68:	4b7a      	ldr	r3, [pc, #488]	@ (800dd54 <SupervisorB2_step+0x1094>)
 800db6a:	2207      	movs	r2, #7
 800db6c:	705a      	strb	r2, [r3, #1]
    /* Chart: '<S1>/Rover motion state' incorporates:
     *  Inport: '<Root>/BLE'
     *  Inport: '<Root>/Board1_Data'
     *  Inport: '<Root>/IMU'
     */
    if (SupervisorB2_DW.temporalCounter_i1_d < 63) {
 800db6e:	4b77      	ldr	r3, [pc, #476]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db70:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800db74:	2b3e      	cmp	r3, #62	@ 0x3e
 800db76:	d807      	bhi.n	800db88 <SupervisorB2_step+0xec8>
      SupervisorB2_DW.temporalCounter_i1_d++;
 800db78:	4b74      	ldr	r3, [pc, #464]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db7a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800db7e:	3301      	adds	r3, #1
 800db80:	b2da      	uxtb	r2, r3
 800db82:	4b72      	ldr	r3, [pc, #456]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db84:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    if (SupervisorB2_DW.temporalCounter_i2_l < 127) {
 800db88:	4b70      	ldr	r3, [pc, #448]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db8a:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800db8e:	2b7e      	cmp	r3, #126	@ 0x7e
 800db90:	d807      	bhi.n	800dba2 <SupervisorB2_step+0xee2>
      SupervisorB2_DW.temporalCounter_i2_l++;
 800db92:	4b6e      	ldr	r3, [pc, #440]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db94:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800db98:	3301      	adds	r3, #1
 800db9a:	b2da      	uxtb	r2, r3
 800db9c:	4b6b      	ldr	r3, [pc, #428]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800db9e:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    }

    resultZC3 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB2_DW.previousZC_av,
      ((real_T)SupervisorB2_U.BLE.btn2)) != 0);
 800dba2:	4b6e      	ldr	r3, [pc, #440]	@ (800dd5c <SupervisorB2_step+0x109c>)
 800dba4:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
    resultZC3 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f7f2 fcd3 	bl	8000554 <__aeabi_ui2d>
 800dbae:	4602      	mov	r2, r0
 800dbb0:	460b      	mov	r3, r1
 800dbb2:	ec43 2b10 	vmov	d0, r2, r3
 800dbb6:	496a      	ldr	r1, [pc, #424]	@ (800dd60 <SupervisorB2_step+0x10a0>)
 800dbb8:	2001      	movs	r0, #1
 800dbba:	f000 fe8d 	bl	800e8d8 <rt_ZCFcn>
 800dbbe:	4603      	mov	r3, r0
      ((real_T)SupervisorB2_U.BLE.btn2)) != 0);
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	bf14      	ite	ne
 800dbc4:	2301      	movne	r3, #1
 800dbc6:	2300      	moveq	r3, #0
 800dbc8:	b2db      	uxtb	r3, r3
 800dbca:	461a      	mov	r2, r3
    resultZC3 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dbcc:	4b65      	ldr	r3, [pc, #404]	@ (800dd64 <SupervisorB2_step+0x10a4>)
 800dbce:	701a      	strb	r2, [r3, #0]
    resultZC2 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB2_DW.previousZC_a,
      ((real_T)SupervisorB2_U.BLE.btn1)) != 0);
 800dbd0:	4b62      	ldr	r3, [pc, #392]	@ (800dd5c <SupervisorB2_step+0x109c>)
 800dbd2:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
    resultZC2 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7f2 fcbc 	bl	8000554 <__aeabi_ui2d>
 800dbdc:	4602      	mov	r2, r0
 800dbde:	460b      	mov	r3, r1
 800dbe0:	ec43 2b10 	vmov	d0, r2, r3
 800dbe4:	4960      	ldr	r1, [pc, #384]	@ (800dd68 <SupervisorB2_step+0x10a8>)
 800dbe6:	2001      	movs	r0, #1
 800dbe8:	f000 fe76 	bl	800e8d8 <rt_ZCFcn>
 800dbec:	4603      	mov	r3, r0
      ((real_T)SupervisorB2_U.BLE.btn1)) != 0);
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	bf14      	ite	ne
 800dbf2:	2301      	movne	r3, #1
 800dbf4:	2300      	moveq	r3, #0
 800dbf6:	b2db      	uxtb	r3, r3
 800dbf8:	461a      	mov	r2, r3
    resultZC2 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dbfa:	4b5c      	ldr	r3, [pc, #368]	@ (800dd6c <SupervisorB2_step+0x10ac>)
 800dbfc:	701a      	strb	r2, [r3, #0]
    resultZC1 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB2_DW.previousZC_f,
      ((real_T)SupervisorB2_U.BLE.btn2)) != 0);
 800dbfe:	4b57      	ldr	r3, [pc, #348]	@ (800dd5c <SupervisorB2_step+0x109c>)
 800dc00:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
    resultZC1 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dc04:	4618      	mov	r0, r3
 800dc06:	f7f2 fca5 	bl	8000554 <__aeabi_ui2d>
 800dc0a:	4602      	mov	r2, r0
 800dc0c:	460b      	mov	r3, r1
 800dc0e:	ec43 2b10 	vmov	d0, r2, r3
 800dc12:	4957      	ldr	r1, [pc, #348]	@ (800dd70 <SupervisorB2_step+0x10b0>)
 800dc14:	2001      	movs	r0, #1
 800dc16:	f000 fe5f 	bl	800e8d8 <rt_ZCFcn>
 800dc1a:	4603      	mov	r3, r0
      ((real_T)SupervisorB2_U.BLE.btn2)) != 0);
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	bf14      	ite	ne
 800dc20:	2301      	movne	r3, #1
 800dc22:	2300      	moveq	r3, #0
 800dc24:	b2db      	uxtb	r3, r3
 800dc26:	461a      	mov	r2, r3
    resultZC1 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dc28:	4b52      	ldr	r3, [pc, #328]	@ (800dd74 <SupervisorB2_step+0x10b4>)
 800dc2a:	701a      	strb	r2, [r3, #0]
    resultZC0 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB2_DW.previousZC,
      ((real_T)SupervisorB2_U.BLE.btn1)) != 0);
 800dc2c:	4b4b      	ldr	r3, [pc, #300]	@ (800dd5c <SupervisorB2_step+0x109c>)
 800dc2e:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
    resultZC0 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7f2 fc8e 	bl	8000554 <__aeabi_ui2d>
 800dc38:	4602      	mov	r2, r0
 800dc3a:	460b      	mov	r3, r1
 800dc3c:	ec43 2b10 	vmov	d0, r2, r3
 800dc40:	494d      	ldr	r1, [pc, #308]	@ (800dd78 <SupervisorB2_step+0x10b8>)
 800dc42:	2001      	movs	r0, #1
 800dc44:	f000 fe48 	bl	800e8d8 <rt_ZCFcn>
 800dc48:	4603      	mov	r3, r0
      ((real_T)SupervisorB2_U.BLE.btn1)) != 0);
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	bf14      	ite	ne
 800dc4e:	2301      	movne	r3, #1
 800dc50:	2300      	moveq	r3, #0
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	461a      	mov	r2, r3
    resultZC0 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800dc56:	4b49      	ldr	r3, [pc, #292]	@ (800dd7c <SupervisorB2_step+0x10bc>)
 800dc58:	701a      	strb	r2, [r3, #0]
    if (SupervisorB2_DW.is_active_c2_SupervisorB2 == 0) {
 800dc5a:	4b3c      	ldr	r3, [pc, #240]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dc5c:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d14a      	bne.n	800dcfa <SupervisorB2_step+0x103a>
      SupervisorB2_DW.is_active_c2_SupervisorB2 = 1U;
 800dc64:	4b39      	ldr	r3, [pc, #228]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dc66:	2201      	movs	r2, #1
 800dc68:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
      SupervisorB2_DW.backward_enabled = false;
 800dc6c:	4b37      	ldr	r3, [pc, #220]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dc6e:	2200      	movs	r2, #0
 800dc70:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
      SupervisorB2_DW.is_Backward_mode_toggle = Supervi_IN_Combo_starting_point;
 800dc74:	4b35      	ldr	r3, [pc, #212]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dc76:	2201      	movs	r2, #1
 800dc78:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      SupervisorB2_DW.is_Motion_Supervision = Superviso_IN_Stato_marcia_rover;
 800dc7c:	4b33      	ldr	r3, [pc, #204]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dc7e:	2202      	movs	r2, #2
 800dc80:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
      SupervisorB2_updateSafetyLimits(rtb_rover_safety_state, &V_MAX, &OMEGA_MAX);
 800dc84:	f107 0210 	add.w	r2, r7, #16
 800dc88:	f107 0108 	add.w	r1, r7, #8
 800dc8c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dc90:	4618      	mov	r0, r3
 800dc92:	f7fe fedf 	bl	800ca54 <SupervisorB2_updateSafetyLimits>
      SupervisorB2_DW.v_user = SupervisorB2_U.BLE.ay_norm * (real32_T)V_MAX;
 800dc96:	4b31      	ldr	r3, [pc, #196]	@ (800dd5c <SupervisorB2_step+0x109c>)
 800dc98:	ed93 8a1f 	vldr	s16, [r3, #124]	@ 0x7c
 800dc9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dca0:	4610      	mov	r0, r2
 800dca2:	4619      	mov	r1, r3
 800dca4:	f7f2 ffc8 	bl	8000c38 <__aeabi_d2f>
 800dca8:	ee07 0a90 	vmov	s15, r0
 800dcac:	ee68 7a27 	vmul.f32	s15, s16, s15
 800dcb0:	4b26      	ldr	r3, [pc, #152]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dcb2:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
      if (SupervisorB2_DW.invert_y) {
 800dcb6:	4b25      	ldr	r3, [pc, #148]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dcb8:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d014      	beq.n	800dcea <SupervisorB2_step+0x102a>
        if (SupervisorB2_DW.v_user >= 0.0F) {
 800dcc0:	4b22      	ldr	r3, [pc, #136]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dcc2:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800dcc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dcca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcce:	db04      	blt.n	800dcda <SupervisorB2_step+0x101a>
          SupervisorB2_DW.invert_y = false;
 800dcd0:	4b1e      	ldr	r3, [pc, #120]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
 800dcd8:	e007      	b.n	800dcea <SupervisorB2_step+0x102a>
        } else {
          SupervisorB2_DW.v_user = -SupervisorB2_DW.v_user;
 800dcda:	4b1c      	ldr	r3, [pc, #112]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dcdc:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800dce0:	eef1 7a67 	vneg.f32	s15, s15
 800dce4:	4b19      	ldr	r3, [pc, #100]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dce6:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
        }
      }

      SupervisorB2_DW.is_Stato_marcia_rover = SupervisorB2_IN_Normale_marcia;
 800dcea:	4b18      	ldr	r3, [pc, #96]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dcec:	2201      	movs	r2, #1
 800dcee:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f

      /* Outport: '<Root>/current_action' */
      SupervisorB2_Y.current_action = CMD_NORMAL;
 800dcf2:	4b17      	ldr	r3, [pc, #92]	@ (800dd50 <SupervisorB2_step+0x1090>)
 800dcf4:	2200      	movs	r2, #0
 800dcf6:	765a      	strb	r2, [r3, #25]
 800dcf8:	e2f9      	b.n	800e2ee <SupervisorB2_step+0x162e>
    } else {
      if (SupervisorB2_DW.is_Backward_mode_toggle ==
 800dcfa:	4b14      	ldr	r3, [pc, #80]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dcfc:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d13d      	bne.n	800dd80 <SupervisorB2_step+0x10c0>
          Supervi_IN_Combo_starting_point) {
        if (resultZC2 && (SupervisorB2_U.BLE.bx_norm == 0.0F) &&
 800dd04:	4b19      	ldr	r3, [pc, #100]	@ (800dd6c <SupervisorB2_step+0x10ac>)
 800dd06:	781b      	ldrb	r3, [r3, #0]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	f000 80c1 	beq.w	800de90 <SupervisorB2_step+0x11d0>
 800dd0e:	4b13      	ldr	r3, [pc, #76]	@ (800dd5c <SupervisorB2_step+0x109c>)
 800dd10:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 800dd14:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dd18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd1c:	f040 80b8 	bne.w	800de90 <SupervisorB2_step+0x11d0>
            (SupervisorB2_U.BLE.ay_norm == 0.0F)) {
 800dd20:	4b0e      	ldr	r3, [pc, #56]	@ (800dd5c <SupervisorB2_step+0x109c>)
 800dd22:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
        if (resultZC2 && (SupervisorB2_U.BLE.bx_norm == 0.0F) &&
 800dd26:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dd2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd2e:	f040 80af 	bne.w	800de90 <SupervisorB2_step+0x11d0>
          SupervisorB2_DW.is_Backward_mode_toggle =
 800dd32:	4b06      	ldr	r3, [pc, #24]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dd34:	2202      	movs	r2, #2
 800dd36:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
            Superv_IN_Combo_toggle_backward;
          SupervisorB2_DW.temporalCounter_i1_d = 0U;
 800dd3a:	4b04      	ldr	r3, [pc, #16]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
          SupervisorB2_DW.is_Combo_toggle_backward = SupervisorB2_IN_Step2;
 800dd42:	4b02      	ldr	r3, [pc, #8]	@ (800dd4c <SupervisorB2_step+0x108c>)
 800dd44:	2201      	movs	r2, #1
 800dd46:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
 800dd4a:	e0a1      	b.n	800de90 <SupervisorB2_step+0x11d0>
 800dd4c:	20003850 	.word	0x20003850
 800dd50:	20003a28 	.word	0x20003a28
 800dd54:	20003848 	.word	0x20003848
 800dd58:	200039f4 	.word	0x200039f4
 800dd5c:	2000399c 	.word	0x2000399c
 800dd60:	20003985 	.word	0x20003985
 800dd64:	20003a4f 	.word	0x20003a4f
 800dd68:	20003984 	.word	0x20003984
 800dd6c:	20003a4e 	.word	0x20003a4e
 800dd70:	20003983 	.word	0x20003983
 800dd74:	20003a4d 	.word	0x20003a4d
 800dd78:	20003982 	.word	0x20003982
 800dd7c:	20003a4c 	.word	0x20003a4c
        }

        /* case IN_Combo_toggle_backward: */
      } else if ((SupervisorB2_U.BLE.bx_norm != 0.0F) ||
 800dd80:	4ba8      	ldr	r3, [pc, #672]	@ (800e024 <SupervisorB2_step+0x1364>)
 800dd82:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 800dd86:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dd8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd8e:	d107      	bne.n	800dda0 <SupervisorB2_step+0x10e0>
                 (SupervisorB2_U.BLE.ay_norm != 0.0F)) {
 800dd90:	4ba4      	ldr	r3, [pc, #656]	@ (800e024 <SupervisorB2_step+0x1364>)
 800dd92:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
      } else if ((SupervisorB2_U.BLE.bx_norm != 0.0F) ||
 800dd96:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dd9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd9e:	d008      	beq.n	800ddb2 <SupervisorB2_step+0x10f2>
        SupervisorB2_DW.is_Combo_toggle_backward =
 800dda0:	4ba1      	ldr	r3, [pc, #644]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dda2:	2200      	movs	r2, #0
 800dda4:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          SupervisorB2_IN_NO_ACTIVE_CHILD;
        SupervisorB2_DW.is_Backward_mode_toggle =
 800dda8:	4b9f      	ldr	r3, [pc, #636]	@ (800e028 <SupervisorB2_step+0x1368>)
 800ddaa:	2201      	movs	r2, #1
 800ddac:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
 800ddb0:	e06e      	b.n	800de90 <SupervisorB2_step+0x11d0>
          Supervi_IN_Combo_starting_point;
      } else {
        guard1 = false;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        switch (SupervisorB2_DW.is_Combo_toggle_backward) {
 800ddb8:	4b9b      	ldr	r3, [pc, #620]	@ (800e028 <SupervisorB2_step+0x1368>)
 800ddba:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 800ddbe:	2b01      	cmp	r3, #1
 800ddc0:	d002      	beq.n	800ddc8 <SupervisorB2_step+0x1108>
 800ddc2:	2b02      	cmp	r3, #2
 800ddc4:	d01b      	beq.n	800ddfe <SupervisorB2_step+0x113e>
 800ddc6:	e035      	b.n	800de34 <SupervisorB2_step+0x1174>
         case SupervisorB2_IN_Step2:
          if (resultZC0) {
 800ddc8:	4b98      	ldr	r3, [pc, #608]	@ (800e02c <SupervisorB2_step+0x136c>)
 800ddca:	781b      	ldrb	r3, [r3, #0]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d008      	beq.n	800dde2 <SupervisorB2_step+0x1122>
            SupervisorB2_DW.temporalCounter_i1_d = 0U;
 800ddd0:	4b95      	ldr	r3, [pc, #596]	@ (800e028 <SupervisorB2_step+0x1368>)
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            SupervisorB2_DW.is_Combo_toggle_backward = SupervisorB2_IN_Step3;
 800ddd8:	4b93      	ldr	r3, [pc, #588]	@ (800e028 <SupervisorB2_step+0x1368>)
 800ddda:	2202      	movs	r2, #2
 800dddc:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            SupervisorB2_DW.is_Combo_toggle_backward =
              SupervisorB2_IN_NO_ACTIVE_CHILD;
            SupervisorB2_DW.is_Backward_mode_toggle =
              Supervi_IN_Combo_starting_point;
          }
          break;
 800dde0:	e045      	b.n	800de6e <SupervisorB2_step+0x11ae>
          } else if (SupervisorB2_DW.temporalCounter_i1_d >= 50) {
 800dde2:	4b91      	ldr	r3, [pc, #580]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dde4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800dde8:	2b31      	cmp	r3, #49	@ 0x31
 800ddea:	d940      	bls.n	800de6e <SupervisorB2_step+0x11ae>
            SupervisorB2_DW.is_Combo_toggle_backward =
 800ddec:	4b8e      	ldr	r3, [pc, #568]	@ (800e028 <SupervisorB2_step+0x1368>)
 800ddee:	2200      	movs	r2, #0
 800ddf0:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            SupervisorB2_DW.is_Backward_mode_toggle =
 800ddf4:	4b8c      	ldr	r3, [pc, #560]	@ (800e028 <SupervisorB2_step+0x1368>)
 800ddf6:	2201      	movs	r2, #1
 800ddf8:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          break;
 800ddfc:	e037      	b.n	800de6e <SupervisorB2_step+0x11ae>

         case SupervisorB2_IN_Step3:
          if (resultZC1) {
 800ddfe:	4b8c      	ldr	r3, [pc, #560]	@ (800e030 <SupervisorB2_step+0x1370>)
 800de00:	781b      	ldrb	r3, [r3, #0]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d008      	beq.n	800de18 <SupervisorB2_step+0x1158>
            SupervisorB2_DW.temporalCounter_i1_d = 0U;
 800de06:	4b88      	ldr	r3, [pc, #544]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de08:	2200      	movs	r2, #0
 800de0a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            SupervisorB2_DW.is_Combo_toggle_backward = SupervisorB2_IN_Step4;
 800de0e:	4b86      	ldr	r3, [pc, #536]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de10:	2203      	movs	r2, #3
 800de12:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            SupervisorB2_DW.is_Combo_toggle_backward =
              SupervisorB2_IN_NO_ACTIVE_CHILD;
            SupervisorB2_DW.is_Backward_mode_toggle =
              Supervi_IN_Combo_starting_point;
          }
          break;
 800de16:	e02c      	b.n	800de72 <SupervisorB2_step+0x11b2>
          } else if (SupervisorB2_DW.temporalCounter_i1_d >= 50) {
 800de18:	4b83      	ldr	r3, [pc, #524]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de1a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800de1e:	2b31      	cmp	r3, #49	@ 0x31
 800de20:	d927      	bls.n	800de72 <SupervisorB2_step+0x11b2>
            SupervisorB2_DW.is_Combo_toggle_backward =
 800de22:	4b81      	ldr	r3, [pc, #516]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de24:	2200      	movs	r2, #0
 800de26:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            SupervisorB2_DW.is_Backward_mode_toggle =
 800de2a:	4b7f      	ldr	r3, [pc, #508]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de2c:	2201      	movs	r2, #1
 800de2e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          break;
 800de32:	e01e      	b.n	800de72 <SupervisorB2_step+0x11b2>

         default:
          /* case IN_Step4: */
          if (resultZC3) {
 800de34:	4b7f      	ldr	r3, [pc, #508]	@ (800e034 <SupervisorB2_step+0x1374>)
 800de36:	781b      	ldrb	r3, [r3, #0]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d00f      	beq.n	800de5c <SupervisorB2_step+0x119c>
            SupervisorB2_DW.backward_enabled = !SupervisorB2_DW.backward_enabled;
 800de3c:	4b7a      	ldr	r3, [pc, #488]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de3e:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 800de42:	2b00      	cmp	r3, #0
 800de44:	bf0c      	ite	eq
 800de46:	2301      	moveq	r3, #1
 800de48:	2300      	movne	r3, #0
 800de4a:	b2db      	uxtb	r3, r3
 800de4c:	461a      	mov	r2, r3
 800de4e:	4b76      	ldr	r3, [pc, #472]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de50:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
            guard1 = true;
 800de54:	2301      	movs	r3, #1
 800de56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
          } else if (SupervisorB2_DW.temporalCounter_i1_d >= 50) {
            guard1 = true;
          }
          break;
 800de5a:	e00c      	b.n	800de76 <SupervisorB2_step+0x11b6>
          } else if (SupervisorB2_DW.temporalCounter_i1_d >= 50) {
 800de5c:	4b72      	ldr	r3, [pc, #456]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de5e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800de62:	2b31      	cmp	r3, #49	@ 0x31
 800de64:	d907      	bls.n	800de76 <SupervisorB2_step+0x11b6>
            guard1 = true;
 800de66:	2301      	movs	r3, #1
 800de68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
          break;
 800de6c:	e003      	b.n	800de76 <SupervisorB2_step+0x11b6>
          break;
 800de6e:	bf00      	nop
 800de70:	e002      	b.n	800de78 <SupervisorB2_step+0x11b8>
          break;
 800de72:	bf00      	nop
 800de74:	e000      	b.n	800de78 <SupervisorB2_step+0x11b8>
          break;
 800de76:	bf00      	nop
        }

        if (guard1) {
 800de78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d007      	beq.n	800de90 <SupervisorB2_step+0x11d0>
          SupervisorB2_DW.is_Combo_toggle_backward =
 800de80:	4b69      	ldr	r3, [pc, #420]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de82:	2200      	movs	r2, #0
 800de84:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            SupervisorB2_IN_NO_ACTIVE_CHILD;
          SupervisorB2_DW.is_Backward_mode_toggle =
 800de88:	4b67      	ldr	r3, [pc, #412]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de8a:	2201      	movs	r2, #1
 800de8c:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
            Supervi_IN_Combo_starting_point;
        }
      }

      if (SupervisorB2_DW.is_Motion_Supervision ==
 800de90:	4b65      	ldr	r3, [pc, #404]	@ (800e028 <SupervisorB2_step+0x1368>)
 800de92:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 800de96:	2b01      	cmp	r3, #1
 800de98:	f040 809d 	bne.w	800dfd6 <SupervisorB2_step+0x1316>
          Sup_IN_Procedura_emergency_stop) {
        if ((rtb_rover_safety_state != SAFETY_CRITICAL) &&
 800de9c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dea0:	2b02      	cmp	r3, #2
 800dea2:	d049      	beq.n	800df38 <SupervisorB2_step+0x1278>
            SupervisorB2_DW.estop_recover_enabled) {
 800dea4:	4b60      	ldr	r3, [pc, #384]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dea6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
        if ((rtb_rover_safety_state != SAFETY_CRITICAL) &&
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d044      	beq.n	800df38 <SupervisorB2_step+0x1278>
          /* Outport: '<Root>/actuate_emergency_stop' */
          SupervisorB2_Y.actuate_emergency_stop = false;
 800deae:	4b62      	ldr	r3, [pc, #392]	@ (800e038 <SupervisorB2_step+0x1378>)
 800deb0:	2200      	movs	r2, #0
 800deb2:	761a      	strb	r2, [r3, #24]
          SupervisorB2_DW.is_Procedura_emergency_stop =
 800deb4:	4b5c      	ldr	r3, [pc, #368]	@ (800e028 <SupervisorB2_step+0x1368>)
 800deb6:	2200      	movs	r2, #0
 800deb8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
            SupervisorB2_IN_NO_ACTIVE_CHILD;
          SupervisorB2_DW.is_Motion_Supervision =
 800debc:	4b5a      	ldr	r3, [pc, #360]	@ (800e028 <SupervisorB2_step+0x1368>)
 800debe:	2202      	movs	r2, #2
 800dec0:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Superviso_IN_Stato_marcia_rover;
          SupervisorB2_updateSafetyLimits(SAFETY_DEGRADED, &V_MAX, &OMEGA_MAX);
 800dec4:	f107 0210 	add.w	r2, r7, #16
 800dec8:	f107 0308 	add.w	r3, r7, #8
 800decc:	4619      	mov	r1, r3
 800dece:	2001      	movs	r0, #1
 800ded0:	f7fe fdc0 	bl	800ca54 <SupervisorB2_updateSafetyLimits>
          SupervisorB2_DW.v_user = SupervisorB2_U.BLE.ay_norm * (real32_T)V_MAX;
 800ded4:	4b53      	ldr	r3, [pc, #332]	@ (800e024 <SupervisorB2_step+0x1364>)
 800ded6:	ed93 8a1f 	vldr	s16, [r3, #124]	@ 0x7c
 800deda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dede:	4610      	mov	r0, r2
 800dee0:	4619      	mov	r1, r3
 800dee2:	f7f2 fea9 	bl	8000c38 <__aeabi_d2f>
 800dee6:	ee07 0a90 	vmov	s15, r0
 800deea:	ee68 7a27 	vmul.f32	s15, s16, s15
 800deee:	4b4e      	ldr	r3, [pc, #312]	@ (800e028 <SupervisorB2_step+0x1368>)
 800def0:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
          if (SupervisorB2_DW.invert_y) {
 800def4:	4b4c      	ldr	r3, [pc, #304]	@ (800e028 <SupervisorB2_step+0x1368>)
 800def6:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 800defa:	2b00      	cmp	r3, #0
 800defc:	d014      	beq.n	800df28 <SupervisorB2_step+0x1268>
            if (SupervisorB2_DW.v_user >= 0.0F) {
 800defe:	4b4a      	ldr	r3, [pc, #296]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df00:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800df04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800df08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df0c:	db04      	blt.n	800df18 <SupervisorB2_step+0x1258>
              SupervisorB2_DW.invert_y = false;
 800df0e:	4b46      	ldr	r3, [pc, #280]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df10:	2200      	movs	r2, #0
 800df12:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
 800df16:	e007      	b.n	800df28 <SupervisorB2_step+0x1268>
            } else {
              SupervisorB2_DW.v_user = -SupervisorB2_DW.v_user;
 800df18:	4b43      	ldr	r3, [pc, #268]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df1a:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800df1e:	eef1 7a67 	vneg.f32	s15, s15
 800df22:	4b41      	ldr	r3, [pc, #260]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df24:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
            }
          }

          SupervisorB2_DW.is_Stato_marcia_rover = SupervisorB2_IN_Normale_marcia;
 800df28:	4b3f      	ldr	r3, [pc, #252]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df2a:	2201      	movs	r2, #1
 800df2c:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f

          /* Outport: '<Root>/current_action' */
          SupervisorB2_Y.current_action = CMD_NORMAL;
 800df30:	4b41      	ldr	r3, [pc, #260]	@ (800e038 <SupervisorB2_step+0x1378>)
 800df32:	2200      	movs	r2, #0
 800df34:	765a      	strb	r2, [r3, #25]
 800df36:	e1da      	b.n	800e2ee <SupervisorB2_step+0x162e>
        } else if (SupervisorB2_DW.is_Procedura_emergency_stop ==
 800df38:	4b3b      	ldr	r3, [pc, #236]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df3a:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800df3e:	2b01      	cmp	r3, #1
 800df40:	d145      	bne.n	800dfce <SupervisorB2_step+0x130e>
                   Supe_IN_In_frenata_di_emergenza) {
          /* Outport: '<Root>/current_action' */
          SupervisorB2_Y.current_action = CMD_ESTOP;
 800df42:	4b3d      	ldr	r3, [pc, #244]	@ (800e038 <SupervisorB2_step+0x1378>)
 800df44:	2207      	movs	r2, #7
 800df46:	765a      	strb	r2, [r3, #25]
          guard1 = false;
 800df48:	2300      	movs	r3, #0
 800df4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
          if ((rx_status == RX_CRITICAL) &&
 800df4e:	78fb      	ldrb	r3, [r7, #3]
 800df50:	2b02      	cmp	r3, #2
 800df52:	d108      	bne.n	800df66 <SupervisorB2_step+0x12a6>
              (SupervisorB2_DW.temporalCounter_i2_l >= 100)) {
 800df54:	4b34      	ldr	r3, [pc, #208]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df56:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
          if ((rx_status == RX_CRITICAL) &&
 800df5a:	2b63      	cmp	r3, #99	@ 0x63
 800df5c:	d903      	bls.n	800df66 <SupervisorB2_step+0x12a6>
            guard1 = true;
 800df5e:	2301      	movs	r3, #1
 800df60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df64:	e022      	b.n	800dfac <SupervisorB2_step+0x12ec>
          } else {
            if (!SupervisorB2_DW.roverIsStopped) {
 800df66:	4b30      	ldr	r3, [pc, #192]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df68:	f893 3141 	ldrb.w	r3, [r3, #321]	@ 0x141
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d103      	bne.n	800df78 <SupervisorB2_step+0x12b8>
              SupervisorB2_DW.durationCounter_1_b = 0U;
 800df70:	4b2d      	ldr	r3, [pc, #180]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df72:	2200      	movs	r2, #0
 800df74:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
            }

            if (SupervisorB2_DW.durationCounter_1_b > 50U) {
 800df78:	4b2b      	ldr	r3, [pc, #172]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df7a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800df7e:	2b32      	cmp	r3, #50	@ 0x32
 800df80:	d903      	bls.n	800df8a <SupervisorB2_step+0x12ca>
              guard1 = true;
 800df82:	2301      	movs	r3, #1
 800df84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df88:	e010      	b.n	800dfac <SupervisorB2_step+0x12ec>
            } else {
              SupervisorB2_DW.roverIsStopped = SupervisorB2_checkStop
 800df8a:	482c      	ldr	r0, [pc, #176]	@ (800e03c <SupervisorB2_step+0x137c>)
 800df8c:	f7fe fe2c 	bl	800cbe8 <SupervisorB2_checkStop>
 800df90:	4603      	mov	r3, r0
 800df92:	461a      	mov	r2, r3
 800df94:	4b24      	ldr	r3, [pc, #144]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df96:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
                (SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm);
              if (!SupervisorB2_DW.roverIsStopped) {
 800df9a:	4b23      	ldr	r3, [pc, #140]	@ (800e028 <SupervisorB2_step+0x1368>)
 800df9c:	f893 3141 	ldrb.w	r3, [r3, #321]	@ 0x141
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d103      	bne.n	800dfac <SupervisorB2_step+0x12ec>
                SupervisorB2_DW.durationCounter_1_b = 0U;
 800dfa4:	4b20      	ldr	r3, [pc, #128]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
              }
            }
          }

          if (guard1) {
 800dfac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	f000 819c 	beq.w	800e2ee <SupervisorB2_step+0x162e>
            SupervisorB2_DW.is_Procedura_emergency_stop =
 800dfb6:	4b1c      	ldr	r3, [pc, #112]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dfb8:	2202      	movs	r2, #2
 800dfba:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              SupervisorB2_IN_Motori_fermi;

            /* Outport: '<Root>/current_action' */
            SupervisorB2_Y.current_action = CMD_STOP;
 800dfbe:	4b1e      	ldr	r3, [pc, #120]	@ (800e038 <SupervisorB2_step+0x1378>)
 800dfc0:	2206      	movs	r2, #6
 800dfc2:	765a      	strb	r2, [r3, #25]
            SupervisorB2_DW.estop_recover_enabled = true;
 800dfc4:	4b18      	ldr	r3, [pc, #96]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dfc6:	2201      	movs	r2, #1
 800dfc8:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 800dfcc:	e18f      	b.n	800e2ee <SupervisorB2_step+0x162e>
          }
        } else {
          /* Outport: '<Root>/current_action' */
          /* case IN_Motori_fermi: */
          SupervisorB2_Y.current_action = CMD_STOP;
 800dfce:	4b1a      	ldr	r3, [pc, #104]	@ (800e038 <SupervisorB2_step+0x1378>)
 800dfd0:	2206      	movs	r2, #6
 800dfd2:	765a      	strb	r2, [r3, #25]
 800dfd4:	e18b      	b.n	800e2ee <SupervisorB2_step+0x162e>
        }

        /* case IN_Stato_marcia_rover: */
      } else if (((SupervisorB2_B.B2Decision_h == CMD_ESTOP) &&
 800dfd6:	4b1a      	ldr	r3, [pc, #104]	@ (800e040 <SupervisorB2_step+0x1380>)
 800dfd8:	785b      	ldrb	r3, [r3, #1]
 800dfda:	2b07      	cmp	r3, #7
 800dfdc:	d10c      	bne.n	800dff8 <SupervisorB2_step+0x1338>
                  (SupervisorB2_DW.v_user > 0.0F) &&
 800dfde:	4b12      	ldr	r3, [pc, #72]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dfe0:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
      } else if (((SupervisorB2_B.B2Decision_h == CMD_ESTOP) &&
 800dfe4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dfe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfec:	dd04      	ble.n	800dff8 <SupervisorB2_step+0x1338>
                  (!SupervisorB2_DW.is_rotating180)) || (rtb_rover_safety_state ==
 800dfee:	4b0e      	ldr	r3, [pc, #56]	@ (800e028 <SupervisorB2_step+0x1368>)
 800dff0:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
                  (SupervisorB2_DW.v_user > 0.0F) &&
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d003      	beq.n	800e000 <SupervisorB2_step+0x1340>
                  (!SupervisorB2_DW.is_rotating180)) || (rtb_rover_safety_state ==
 800dff8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dffc:	2b02      	cmp	r3, #2
 800dffe:	d148      	bne.n	800e092 <SupervisorB2_step+0x13d2>
                  SAFETY_CRITICAL)) {
        SupervisorB2_DW.estop_recover_enabled = false;
 800e000:	4b09      	ldr	r3, [pc, #36]	@ (800e028 <SupervisorB2_step+0x1368>)
 800e002:	2200      	movs	r2, #0
 800e004:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
        if (SupervisorB2_DW.is_Stato_marcia_rover ==
 800e008:	4b07      	ldr	r3, [pc, #28]	@ (800e028 <SupervisorB2_step+0x1368>)
 800e00a:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 800e00e:	2b02      	cmp	r3, #2
 800e010:	d118      	bne.n	800e044 <SupervisorB2_step+0x1384>
            SupervisorB2_IN_Retromarcia_180) {
          SupervisorB2_DW.is_rotating180 = false;
 800e012:	4b05      	ldr	r3, [pc, #20]	@ (800e028 <SupervisorB2_step+0x1368>)
 800e014:	2200      	movs	r2, #0
 800e016:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
          SupervisorB2_DW.is_Stato_marcia_rover =
 800e01a:	4b03      	ldr	r3, [pc, #12]	@ (800e028 <SupervisorB2_step+0x1368>)
 800e01c:	2200      	movs	r2, #0
 800e01e:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
 800e022:	e013      	b.n	800e04c <SupervisorB2_step+0x138c>
 800e024:	2000399c 	.word	0x2000399c
 800e028:	20003850 	.word	0x20003850
 800e02c:	20003a4c 	.word	0x20003a4c
 800e030:	20003a4d 	.word	0x20003a4d
 800e034:	20003a4f 	.word	0x20003a4f
 800e038:	20003a28 	.word	0x20003a28
 800e03c:	200039cc 	.word	0x200039cc
 800e040:	20003848 	.word	0x20003848
            SupervisorB2_IN_NO_ACTIVE_CHILD;
        } else {
          SupervisorB2_DW.is_Stato_marcia_rover =
 800e044:	4bb0      	ldr	r3, [pc, #704]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e046:	2200      	movs	r2, #0
 800e048:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
            SupervisorB2_IN_NO_ACTIVE_CHILD;
        }

        SupervisorB2_DW.invert_y = false;
 800e04c:	4bae      	ldr	r3, [pc, #696]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e04e:	2200      	movs	r2, #0
 800e050:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
        SupervisorB2_DW.is_Motion_Supervision = Sup_IN_Procedura_emergency_stop;
 800e054:	4bac      	ldr	r3, [pc, #688]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e056:	2201      	movs	r2, #1
 800e058:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
        SupervisorB2_DW.durationCounter_1_b = 0U;
 800e05c:	4baa      	ldr	r3, [pc, #680]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e05e:	2200      	movs	r2, #0
 800e060:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
        SupervisorB2_DW.temporalCounter_i2_l = 0U;
 800e064:	4ba8      	ldr	r3, [pc, #672]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e066:	2200      	movs	r2, #0
 800e068:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        SupervisorB2_DW.is_Procedura_emergency_stop =
 800e06c:	4ba6      	ldr	r3, [pc, #664]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e06e:	2201      	movs	r2, #1
 800e070:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Supe_IN_In_frenata_di_emergenza;

        /* Outport: '<Root>/current_action' */
        SupervisorB2_Y.current_action = CMD_ESTOP;
 800e074:	4ba5      	ldr	r3, [pc, #660]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e076:	2207      	movs	r2, #7
 800e078:	765a      	strb	r2, [r3, #25]

        /* Outport: '<Root>/v_ref_actuation' */
        SupervisorB2_Y.v_ref_actuation = 0.0F;
 800e07a:	4ba4      	ldr	r3, [pc, #656]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e07c:	f04f 0200 	mov.w	r2, #0
 800e080:	611a      	str	r2, [r3, #16]

        /* Outport: '<Root>/omega_ref_actuation' */
        SupervisorB2_Y.omega_ref_actuation = 0.0F;
 800e082:	4ba2      	ldr	r3, [pc, #648]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e084:	f04f 0200 	mov.w	r2, #0
 800e088:	615a      	str	r2, [r3, #20]

        /* Outport: '<Root>/actuate_emergency_stop' */
        SupervisorB2_Y.actuate_emergency_stop = true;
 800e08a:	4ba0      	ldr	r3, [pc, #640]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e08c:	2201      	movs	r2, #1
 800e08e:	761a      	strb	r2, [r3, #24]
 800e090:	e12d      	b.n	800e2ee <SupervisorB2_step+0x162e>
      } else {
        SupervisorB2_updateSafetyLimits(SAFETY_DEGRADED, &V_MAX, &OMEGA_MAX);
 800e092:	f107 0210 	add.w	r2, r7, #16
 800e096:	f107 0308 	add.w	r3, r7, #8
 800e09a:	4619      	mov	r1, r3
 800e09c:	2001      	movs	r0, #1
 800e09e:	f7fe fcd9 	bl	800ca54 <SupervisorB2_updateSafetyLimits>
        SupervisorB2_DW.v_user = SupervisorB2_U.BLE.ay_norm * (real32_T)V_MAX;
 800e0a2:	4b9b      	ldr	r3, [pc, #620]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e0a4:	ed93 8a1f 	vldr	s16, [r3, #124]	@ 0x7c
 800e0a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e0ac:	4610      	mov	r0, r2
 800e0ae:	4619      	mov	r1, r3
 800e0b0:	f7f2 fdc2 	bl	8000c38 <__aeabi_d2f>
 800e0b4:	ee07 0a90 	vmov	s15, r0
 800e0b8:	ee68 7a27 	vmul.f32	s15, s16, s15
 800e0bc:	4b92      	ldr	r3, [pc, #584]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e0be:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
        if (SupervisorB2_DW.invert_y) {
 800e0c2:	4b91      	ldr	r3, [pc, #580]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e0c4:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d014      	beq.n	800e0f6 <SupervisorB2_step+0x1436>
          if (SupervisorB2_DW.v_user >= 0.0F) {
 800e0cc:	4b8e      	ldr	r3, [pc, #568]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e0ce:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800e0d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e0d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0da:	db04      	blt.n	800e0e6 <SupervisorB2_step+0x1426>
            SupervisorB2_DW.invert_y = false;
 800e0dc:	4b8a      	ldr	r3, [pc, #552]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e0de:	2200      	movs	r2, #0
 800e0e0:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
 800e0e4:	e007      	b.n	800e0f6 <SupervisorB2_step+0x1436>
          } else {
            SupervisorB2_DW.v_user = -SupervisorB2_DW.v_user;
 800e0e6:	4b88      	ldr	r3, [pc, #544]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e0e8:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800e0ec:	eef1 7a67 	vneg.f32	s15, s15
 800e0f0:	4b85      	ldr	r3, [pc, #532]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e0f2:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
          }
        }

        if (SupervisorB2_DW.is_Stato_marcia_rover ==
 800e0f6:	4b84      	ldr	r3, [pc, #528]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e0f8:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 800e0fc:	2b01      	cmp	r3, #1
 800e0fe:	d172      	bne.n	800e1e6 <SupervisorB2_step+0x1526>
            SupervisorB2_IN_Normale_marcia) {
          /* Outport: '<Root>/current_action' */
          SupervisorB2_Y.current_action = CMD_NORMAL;
 800e100:	4b82      	ldr	r3, [pc, #520]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e102:	2200      	movs	r2, #0
 800e104:	765a      	strb	r2, [r3, #25]
          if ((SupervisorB2_U.BLE.ay_norm < -0.5F) &&
 800e106:	4b82      	ldr	r3, [pc, #520]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e108:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 800e10c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800e110:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e118:	d52d      	bpl.n	800e176 <SupervisorB2_step+0x14b6>
              (!SupervisorB2_DW.backward_enabled)) {
 800e11a:	4b7b      	ldr	r3, [pc, #492]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e11c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
          if ((SupervisorB2_U.BLE.ay_norm < -0.5F) &&
 800e120:	2b00      	cmp	r3, #0
 800e122:	d128      	bne.n	800e176 <SupervisorB2_step+0x14b6>
            SupervisorB2_DW.is_Stato_marcia_rover =
 800e124:	4b78      	ldr	r3, [pc, #480]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e126:	2202      	movs	r2, #2
 800e128:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
              SupervisorB2_IN_Retromarcia_180;

            /* Outport: '<Root>/current_action' */
            SupervisorB2_Y.current_action = CMD_ROTATE_180;
 800e12c:	4b77      	ldr	r3, [pc, #476]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e12e:	2201      	movs	r2, #1
 800e130:	765a      	strb	r2, [r3, #25]
            SupervisorB2_DW.is_rotating180 = true;
 800e132:	4b75      	ldr	r3, [pc, #468]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e134:	2201      	movs	r2, #1
 800e136:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
            SupervisorB2_DW.targetAngle_i = SupervisorB2_angleCalculator180
 800e13a:	4b75      	ldr	r3, [pc, #468]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e13c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800e140:	eeb0 0a67 	vmov.f32	s0, s15
 800e144:	f7fe fd1a 	bl	800cb7c <SupervisorB2_angleCalculator180>
 800e148:	eef0 7a40 	vmov.f32	s15, s0
 800e14c:	4b6e      	ldr	r3, [pc, #440]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e14e:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
              (SupervisorB2_U.IMU.yaw);
            SupervisorB2_DW.angle_err = SupervisorB2_angleError
 800e152:	4b6f      	ldr	r3, [pc, #444]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e154:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800e158:	4b6b      	ldr	r3, [pc, #428]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e15a:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800e15e:	eef0 0a47 	vmov.f32	s1, s14
 800e162:	eeb0 0a67 	vmov.f32	s0, s15
 800e166:	f7fe fca1 	bl	800caac <SupervisorB2_angleError>
 800e16a:	eef0 7a40 	vmov.f32	s15, s0
 800e16e:	4b66      	ldr	r3, [pc, #408]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e170:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
 800e174:	e0bb      	b.n	800e2ee <SupervisorB2_step+0x162e>
              (SupervisorB2_U.IMU.yaw, SupervisorB2_DW.targetAngle_i);
          } else if (SupervisorB2_DW.backward_enabled ||
 800e176:	4b64      	ldr	r3, [pc, #400]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e178:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d107      	bne.n	800e190 <SupervisorB2_step+0x14d0>
                     (SupervisorB2_U.BLE.ay_norm > 0.0F)) {
 800e180:	4b63      	ldr	r3, [pc, #396]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e182:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
          } else if (SupervisorB2_DW.backward_enabled ||
 800e186:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e18e:	dd15      	ble.n	800e1bc <SupervisorB2_step+0x14fc>
            /* Outport: '<Root>/v_ref_actuation' */
            SupervisorB2_Y.v_ref_actuation = SupervisorB2_DW.v_user;
 800e190:	4b5d      	ldr	r3, [pc, #372]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e192:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e196:	4a5d      	ldr	r2, [pc, #372]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e198:	6113      	str	r3, [r2, #16]

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = SupervisorB2_U.BLE.bx_norm *
 800e19a:	4b5d      	ldr	r3, [pc, #372]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e19c:	ed93 8a20 	vldr	s16, [r3, #128]	@ 0x80
              (real32_T)OMEGA_MAX;
 800e1a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e1a4:	4610      	mov	r0, r2
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	f7f2 fd46 	bl	8000c38 <__aeabi_d2f>
 800e1ac:	ee07 0a90 	vmov	s15, r0
            SupervisorB2_Y.omega_ref_actuation = SupervisorB2_U.BLE.bx_norm *
 800e1b0:	ee68 7a27 	vmul.f32	s15, s16, s15
 800e1b4:	4b55      	ldr	r3, [pc, #340]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e1b6:	edc3 7a05 	vstr	s15, [r3, #20]
 800e1ba:	e098      	b.n	800e2ee <SupervisorB2_step+0x162e>
          } else {
            /* Outport: '<Root>/v_ref_actuation' */
            SupervisorB2_Y.v_ref_actuation = 0.0F;
 800e1bc:	4b53      	ldr	r3, [pc, #332]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e1be:	f04f 0200 	mov.w	r2, #0
 800e1c2:	611a      	str	r2, [r3, #16]

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = SupervisorB2_U.BLE.bx_norm *
 800e1c4:	4b52      	ldr	r3, [pc, #328]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e1c6:	ed93 8a20 	vldr	s16, [r3, #128]	@ 0x80
              (real32_T)OMEGA_MAX;
 800e1ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e1ce:	4610      	mov	r0, r2
 800e1d0:	4619      	mov	r1, r3
 800e1d2:	f7f2 fd31 	bl	8000c38 <__aeabi_d2f>
 800e1d6:	ee07 0a90 	vmov	s15, r0
            SupervisorB2_Y.omega_ref_actuation = SupervisorB2_U.BLE.bx_norm *
 800e1da:	ee68 7a27 	vmul.f32	s15, s16, s15
 800e1de:	4b4b      	ldr	r3, [pc, #300]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e1e0:	edc3 7a05 	vstr	s15, [r3, #20]
 800e1e4:	e083      	b.n	800e2ee <SupervisorB2_step+0x162e>
          }
        } else {
          /* Outport: '<Root>/current_action' */
          /* case IN_Retromarcia_180: */
          SupervisorB2_Y.current_action = CMD_ROTATE_180;
 800e1e6:	4b49      	ldr	r3, [pc, #292]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e1e8:	2201      	movs	r2, #1
 800e1ea:	765a      	strb	r2, [r3, #25]
          if (fabsf(SupervisorB2_DW.angle_err) < 7.5F) {
 800e1ec:	4b46      	ldr	r3, [pc, #280]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e1ee:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800e1f2:	eef0 7ae7 	vabs.f32	s15, s15
 800e1f6:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 800e1fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e1fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e202:	d51f      	bpl.n	800e244 <SupervisorB2_step+0x1584>
            SupervisorB2_DW.invert_y = ((SupervisorB2_DW.v_user < 0.0F) ||
 800e204:	4b40      	ldr	r3, [pc, #256]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e206:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800e20a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e20e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e212:	d404      	bmi.n	800e21e <SupervisorB2_step+0x155e>
              SupervisorB2_DW.invert_y);
 800e214:	4b3c      	ldr	r3, [pc, #240]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e216:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
            SupervisorB2_DW.invert_y = ((SupervisorB2_DW.v_user < 0.0F) ||
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d001      	beq.n	800e222 <SupervisorB2_step+0x1562>
 800e21e:	2301      	movs	r3, #1
 800e220:	e000      	b.n	800e224 <SupervisorB2_step+0x1564>
 800e222:	2300      	movs	r3, #0
 800e224:	b2da      	uxtb	r2, r3
 800e226:	4b38      	ldr	r3, [pc, #224]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e228:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
            SupervisorB2_DW.is_rotating180 = false;
 800e22c:	4b36      	ldr	r3, [pc, #216]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e22e:	2200      	movs	r2, #0
 800e230:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
            SupervisorB2_DW.is_Stato_marcia_rover =
 800e234:	4b34      	ldr	r3, [pc, #208]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e236:	2201      	movs	r2, #1
 800e238:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
              SupervisorB2_IN_Normale_marcia;

            /* Outport: '<Root>/current_action' */
            SupervisorB2_Y.current_action = CMD_NORMAL;
 800e23c:	4b33      	ldr	r3, [pc, #204]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e23e:	2200      	movs	r2, #0
 800e240:	765a      	strb	r2, [r3, #25]
 800e242:	e054      	b.n	800e2ee <SupervisorB2_step+0x162e>
          } else {
            SupervisorB2_DW.angle_err = SupervisorB2_angleError
 800e244:	4b32      	ldr	r3, [pc, #200]	@ (800e310 <SupervisorB2_step+0x1650>)
 800e246:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800e24a:	4b2f      	ldr	r3, [pc, #188]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e24c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800e250:	eef0 0a47 	vmov.f32	s1, s14
 800e254:	eeb0 0a67 	vmov.f32	s0, s15
 800e258:	f7fe fc28 	bl	800caac <SupervisorB2_angleError>
 800e25c:	eef0 7a40 	vmov.f32	s15, s0
 800e260:	4b29      	ldr	r3, [pc, #164]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e262:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
              (SupervisorB2_U.IMU.yaw, SupervisorB2_DW.targetAngle_i);
            if (fabsf(SupervisorB2_DW.angle_err) > 45.0F) {
 800e266:	4b28      	ldr	r3, [pc, #160]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e268:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800e26c:	eef0 7ae7 	vabs.f32	s15, s15
 800e270:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800e314 <SupervisorB2_step+0x1654>
 800e274:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e27c:	dd37      	ble.n	800e2ee <SupervisorB2_step+0x162e>
              if (rtIsNaNF(-SupervisorB2_DW.angle_err)) {
 800e27e:	4b22      	ldr	r3, [pc, #136]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e280:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800e284:	eef1 7a67 	vneg.f32	s15, s15
 800e288:	eeb0 0a67 	vmov.f32	s0, s15
 800e28c:	f000 fb0c 	bl	800e8a8 <rtIsNaNF>
 800e290:	4603      	mov	r3, r0
 800e292:	2b00      	cmp	r3, #0
 800e294:	d003      	beq.n	800e29e <SupervisorB2_step+0x15de>
                tmp = (rtNaNF);
 800e296:	4b20      	ldr	r3, [pc, #128]	@ (800e318 <SupervisorB2_step+0x1658>)
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e29c:	e018      	b.n	800e2d0 <SupervisorB2_step+0x1610>
              } else if (-SupervisorB2_DW.angle_err < 0.0F) {
 800e29e:	4b1a      	ldr	r3, [pc, #104]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e2a0:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800e2a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e2a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2ac:	dd02      	ble.n	800e2b4 <SupervisorB2_step+0x15f4>
                tmp = -1.0F;
 800e2ae:	4b1b      	ldr	r3, [pc, #108]	@ (800e31c <SupervisorB2_step+0x165c>)
 800e2b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800e2b2:	e00d      	b.n	800e2d0 <SupervisorB2_step+0x1610>
              } else {
                tmp = (real32_T)(-SupervisorB2_DW.angle_err > 0.0F);
 800e2b4:	4b14      	ldr	r3, [pc, #80]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e2b6:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800e2ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e2be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2c2:	d502      	bpl.n	800e2ca <SupervisorB2_step+0x160a>
 800e2c4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800e2c8:	e001      	b.n	800e2ce <SupervisorB2_step+0x160e>
 800e2ca:	f04f 0300 	mov.w	r3, #0
 800e2ce:	633b      	str	r3, [r7, #48]	@ 0x30
              }

              /* Outport: '<Root>/omega_ref_actuation' */
              SupervisorB2_Y.omega_ref_actuation = tmp * (real32_T)OMEGA_MAX;
 800e2d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e2d4:	4610      	mov	r0, r2
 800e2d6:	4619      	mov	r1, r3
 800e2d8:	f7f2 fcae 	bl	8000c38 <__aeabi_d2f>
 800e2dc:	ee07 0a10 	vmov	s14, r0
 800e2e0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800e2e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2e8:	4b08      	ldr	r3, [pc, #32]	@ (800e30c <SupervisorB2_step+0x164c>)
 800e2ea:	edc3 7a05 	vstr	s15, [r3, #20]
          }
        }
      }
    }

    if (SupervisorB2_DW.roverIsStopped) {
 800e2ee:	4b06      	ldr	r3, [pc, #24]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e2f0:	f893 3141 	ldrb.w	r3, [r3, #321]	@ 0x141
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d013      	beq.n	800e320 <SupervisorB2_step+0x1660>
      SupervisorB2_DW.durationCounter_1_b++;
 800e2f8:	4b03      	ldr	r3, [pc, #12]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e2fa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800e2fe:	3301      	adds	r3, #1
 800e300:	4a01      	ldr	r2, [pc, #4]	@ (800e308 <SupervisorB2_step+0x1648>)
 800e302:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
 800e306:	e00f      	b.n	800e328 <SupervisorB2_step+0x1668>
 800e308:	20003850 	.word	0x20003850
 800e30c:	20003a28 	.word	0x20003a28
 800e310:	2000399c 	.word	0x2000399c
 800e314:	42340000 	.word	0x42340000
 800e318:	2000000c 	.word	0x2000000c
 800e31c:	bf800000 	.word	0xbf800000
    } else {
      SupervisorB2_DW.durationCounter_1_b = 0U;
 800e320:	4baf      	ldr	r3, [pc, #700]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e322:	2200      	movs	r2, #0
 800e324:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
  /* MATLAB Function: '<Root>/Imu-odometry coherence' incorporates:
   *  Inport: '<Root>/Board1_Data'
   *  Inport: '<Root>/IMU'
   *  Inport: '<Root>/last_valid_b1_ms'
   */
  if (!SupervisorB2_DW.init_not_empty) {
 800e328:	4bad      	ldr	r3, [pc, #692]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e32a:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d117      	bne.n	800e362 <SupervisorB2_step+0x16a2>
    SupervisorB2_DW.last_enc_ms = SupervisorB2_U.last_valid_b1_ms;
 800e332:	4bac      	ldr	r3, [pc, #688]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e336:	4aaa      	ldr	r2, [pc, #680]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e338:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
    SupervisorB2_DW.last_imu_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800e33c:	4ba9      	ldr	r3, [pc, #676]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	4aa7      	ldr	r2, [pc, #668]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e342:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    SupervisorB2_DW.win_start_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800e346:	4ba7      	ldr	r3, [pc, #668]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e348:	685b      	ldr	r3, [r3, #4]
 800e34a:	4aa5      	ldr	r2, [pc, #660]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e34c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    SupervisorB2_DW.long_start_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800e350:	4ba4      	ldr	r3, [pc, #656]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e352:	685b      	ldr	r3, [r3, #4]
 800e354:	4aa2      	ldr	r2, [pc, #648]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e356:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    SupervisorB2_DW.init_not_empty = true;
 800e35a:	4ba1      	ldr	r3, [pc, #644]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e35c:	2201      	movs	r2, #1
 800e35e:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  }

  SupervisorB2_Y.isMotionConsistent = true;
 800e362:	4ba1      	ldr	r3, [pc, #644]	@ (800e5e8 <SupervisorB2_step+0x1928>)
 800e364:	2201      	movs	r2, #1
 800e366:	731a      	strb	r2, [r3, #12]
  if (SupervisorB2_U.last_valid_b1_ms != SupervisorB2_DW.last_enc_ms) {
 800e368:	4b9e      	ldr	r3, [pc, #632]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e36a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e36c:	4b9c      	ldr	r3, [pc, #624]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e36e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e372:	429a      	cmp	r2, r3
 800e374:	d07a      	beq.n	800e46c <SupervisorB2_step+0x17ac>
    elapsedTicks = SupervisorB2_U.last_valid_b1_ms -
 800e376:	4b9b      	ldr	r3, [pc, #620]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
      /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
      /*MW:OvSatOk*/ SupervisorB2_DW.last_enc_ms;
 800e37a:	4b99      	ldr	r3, [pc, #612]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e37c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
    elapsedTicks = SupervisorB2_U.last_valid_b1_ms -
 800e380:	1ad3      	subs	r3, r2, r3
 800e382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (elapsedTicks > SupervisorB2_U.last_valid_b1_ms) {
 800e384:	4b97      	ldr	r3, [pc, #604]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e388:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e38a:	429a      	cmp	r2, r3
 800e38c:	d901      	bls.n	800e392 <SupervisorB2_step+0x16d2>
      elapsedTicks = 0U;
 800e38e:	2300      	movs	r3, #0
 800e390:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    V_MAX = (real_T)elapsedTicks * 0.001;
 800e392:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e394:	f7f2 f8de 	bl	8000554 <__aeabi_ui2d>
 800e398:	a387      	add	r3, pc, #540	@ (adr r3, 800e5b8 <SupervisorB2_step+0x18f8>)
 800e39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e39e:	f7f2 f953 	bl	8000648 <__aeabi_dmul>
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	460b      	mov	r3, r1
 800e3a6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    SupervisorB2_DW.last_enc_ms = SupervisorB2_U.last_valid_b1_ms;
 800e3aa:	4b8e      	ldr	r3, [pc, #568]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e3ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3ae:	4a8c      	ldr	r2, [pc, #560]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e3b0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
    if ((V_MAX > 0.0) && (V_MAX < 0.1)) {
 800e3b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e3b8:	f04f 0200 	mov.w	r2, #0
 800e3bc:	f04f 0300 	mov.w	r3, #0
 800e3c0:	f7f2 fbd2 	bl	8000b68 <__aeabi_dcmpgt>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d050      	beq.n	800e46c <SupervisorB2_step+0x17ac>
 800e3ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e3ce:	a37c      	add	r3, pc, #496	@ (adr r3, 800e5c0 <SupervisorB2_step+0x1900>)
 800e3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3d4:	f7f2 fbaa 	bl	8000b2c <__aeabi_dcmplt>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d046      	beq.n	800e46c <SupervisorB2_step+0x17ac>
      V_MAX *= ((SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[0] +
 800e3de:	4b81      	ldr	r3, [pc, #516]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e3e0:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
                 SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[2]) * 0.5F -
 800e3e4:	4b7f      	ldr	r3, [pc, #508]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e3e6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
      V_MAX *= ((SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[0] +
 800e3ea:	ee77 7a27 	vadd.f32	s15, s14, s15
                 SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[2]) * 0.5F -
 800e3ee:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800e3f2:	ee27 7a87 	vmul.f32	s14, s15, s14
                (SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[1] +
 800e3f6:	4b7b      	ldr	r3, [pc, #492]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e3f8:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
                 SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[3]) * 0.5F) *
 800e3fc:	4b79      	ldr	r3, [pc, #484]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e3fe:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
                (SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[1] +
 800e402:	ee76 7aa7 	vadd.f32	s15, s13, s15
                 SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[3]) * 0.5F) *
 800e406:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e40a:	ee67 7aa6 	vmul.f32	s15, s15, s13
                 SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[2]) * 0.5F -
 800e40e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e412:	ee17 0a90 	vmov	r0, s15
 800e416:	f7f2 f8bf 	bl	8000598 <__aeabi_f2d>
                 SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[3]) * 0.5F) *
 800e41a:	a36b      	add	r3, pc, #428	@ (adr r3, 800e5c8 <SupervisorB2_step+0x1908>)
 800e41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e420:	f7f2 f912 	bl	8000648 <__aeabi_dmul>
 800e424:	4602      	mov	r2, r0
 800e426:	460b      	mov	r3, r1
 800e428:	4610      	mov	r0, r2
 800e42a:	4619      	mov	r1, r3
      V_MAX *= ((SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[0] +
 800e42c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e430:	f7f2 f90a 	bl	8000648 <__aeabi_dmul>
 800e434:	4602      	mov	r2, r0
 800e436:	460b      	mov	r3, r1
 800e438:	e9c7 2302 	strd	r2, r3, [r7, #8]
        0.016011099401190085;
      SupervisorB2_DW.acc_enc += V_MAX;
 800e43c:	4b68      	ldr	r3, [pc, #416]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e43e:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 800e442:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e446:	f7f1 ff49 	bl	80002dc <__adddf3>
 800e44a:	4602      	mov	r2, r0
 800e44c:	460b      	mov	r3, r1
 800e44e:	4964      	ldr	r1, [pc, #400]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e450:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
      SupervisorB2_DW.acc_enc_long += V_MAX;
 800e454:	4b62      	ldr	r3, [pc, #392]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e456:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	@ 0x70
 800e45a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e45e:	f7f1 ff3d 	bl	80002dc <__adddf3>
 800e462:	4602      	mov	r2, r0
 800e464:	460b      	mov	r3, r1
 800e466:	495e      	ldr	r1, [pc, #376]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e468:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
    }
  }

  if (SupervisorB2_U.IMU.data_last_valid_ms != SupervisorB2_DW.last_imu_ms) {
 800e46c:	4b5d      	ldr	r3, [pc, #372]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e46e:	685a      	ldr	r2, [r3, #4]
 800e470:	4b5b      	ldr	r3, [pc, #364]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e476:	429a      	cmp	r2, r3
 800e478:	d06a      	beq.n	800e550 <SupervisorB2_step+0x1890>
    elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800e47a:	4b5a      	ldr	r3, [pc, #360]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e47c:	685a      	ldr	r2, [r3, #4]
      /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
      /*MW:OvSatOk*/ SupervisorB2_DW.last_imu_ms;
 800e47e:	4b58      	ldr	r3, [pc, #352]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e480:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
    elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800e484:	1ad3      	subs	r3, r2, r3
 800e486:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (elapsedTicks > SupervisorB2_U.IMU.data_last_valid_ms) {
 800e488:	4b56      	ldr	r3, [pc, #344]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e48a:	685b      	ldr	r3, [r3, #4]
 800e48c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e48e:	429a      	cmp	r2, r3
 800e490:	d901      	bls.n	800e496 <SupervisorB2_step+0x17d6>
      elapsedTicks = 0U;
 800e492:	2300      	movs	r3, #0
 800e494:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    V_MAX = (real_T)elapsedTicks * 0.001;
 800e496:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e498:	f7f2 f85c 	bl	8000554 <__aeabi_ui2d>
 800e49c:	a346      	add	r3, pc, #280	@ (adr r3, 800e5b8 <SupervisorB2_step+0x18f8>)
 800e49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a2:	f7f2 f8d1 	bl	8000648 <__aeabi_dmul>
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	e9c7 2302 	strd	r2, r3, [r7, #8]
    SupervisorB2_DW.last_imu_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800e4ae:	4b4d      	ldr	r3, [pc, #308]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e4b0:	685b      	ldr	r3, [r3, #4]
 800e4b2:	4a4b      	ldr	r2, [pc, #300]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e4b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    if ((V_MAX > 0.0) && (V_MAX < 0.1)) {
 800e4b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e4bc:	f04f 0200 	mov.w	r2, #0
 800e4c0:	f04f 0300 	mov.w	r3, #0
 800e4c4:	f7f2 fb50 	bl	8000b68 <__aeabi_dcmpgt>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d040      	beq.n	800e550 <SupervisorB2_step+0x1890>
 800e4ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e4d2:	a33b      	add	r3, pc, #236	@ (adr r3, 800e5c0 <SupervisorB2_step+0x1900>)
 800e4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d8:	f7f2 fb28 	bl	8000b2c <__aeabi_dcmplt>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d036      	beq.n	800e550 <SupervisorB2_step+0x1890>
      V_MAX *= SupervisorB2_U.IMU.gz_dps * 3.1415926535897931 / 180.0;
 800e4e2:	4b40      	ldr	r3, [pc, #256]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e4e4:	69db      	ldr	r3, [r3, #28]
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7f2 f856 	bl	8000598 <__aeabi_f2d>
 800e4ec:	a338      	add	r3, pc, #224	@ (adr r3, 800e5d0 <SupervisorB2_step+0x1910>)
 800e4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4f2:	f7f2 f8a9 	bl	8000648 <__aeabi_dmul>
 800e4f6:	4602      	mov	r2, r0
 800e4f8:	460b      	mov	r3, r1
 800e4fa:	4610      	mov	r0, r2
 800e4fc:	4619      	mov	r1, r3
 800e4fe:	f04f 0200 	mov.w	r2, #0
 800e502:	4b3a      	ldr	r3, [pc, #232]	@ (800e5ec <SupervisorB2_step+0x192c>)
 800e504:	f7f2 f9ca 	bl	800089c <__aeabi_ddiv>
 800e508:	4602      	mov	r2, r0
 800e50a:	460b      	mov	r3, r1
 800e50c:	4610      	mov	r0, r2
 800e50e:	4619      	mov	r1, r3
 800e510:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e514:	f7f2 f898 	bl	8000648 <__aeabi_dmul>
 800e518:	4602      	mov	r2, r0
 800e51a:	460b      	mov	r3, r1
 800e51c:	e9c7 2302 	strd	r2, r3, [r7, #8]
      SupervisorB2_DW.acc_imu += V_MAX;
 800e520:	4b2f      	ldr	r3, [pc, #188]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e522:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 800e526:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e52a:	f7f1 fed7 	bl	80002dc <__adddf3>
 800e52e:	4602      	mov	r2, r0
 800e530:	460b      	mov	r3, r1
 800e532:	492b      	ldr	r1, [pc, #172]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e534:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
      SupervisorB2_DW.acc_imu_long += V_MAX;
 800e538:	4b29      	ldr	r3, [pc, #164]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e53a:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 800e53e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e542:	f7f1 fecb 	bl	80002dc <__adddf3>
 800e546:	4602      	mov	r2, r0
 800e548:	460b      	mov	r3, r1
 800e54a:	4925      	ldr	r1, [pc, #148]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e54c:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
    }
  }

  elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800e550:	4b24      	ldr	r3, [pc, #144]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e552:	685a      	ldr	r2, [r3, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ SupervisorB2_DW.win_start_ms;
 800e554:	4b22      	ldr	r3, [pc, #136]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e556:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
  elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800e55a:	1ad3      	subs	r3, r2, r3
 800e55c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (elapsedTicks > SupervisorB2_U.IMU.data_last_valid_ms) {
 800e55e:	4b21      	ldr	r3, [pc, #132]	@ (800e5e4 <SupervisorB2_step+0x1924>)
 800e560:	685b      	ldr	r3, [r3, #4]
 800e562:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e564:	429a      	cmp	r2, r3
 800e566:	d901      	bls.n	800e56c <SupervisorB2_step+0x18ac>
    elapsedTicks = 0U;
 800e568:	2300      	movs	r3, #0
 800e56a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (elapsedTicks >= 100U) {
 800e56c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e56e:	2b63      	cmp	r3, #99	@ 0x63
 800e570:	f240 80d3 	bls.w	800e71a <SupervisorB2_step+0x1a5a>
    SupervisorB2_DW.hist_hit[SupervisorB2_DW.hist_idx - 1] = 0;
 800e574:	4b1a      	ldr	r3, [pc, #104]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e576:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800e57a:	3b01      	subs	r3, #1
 800e57c:	4a18      	ldr	r2, [pc, #96]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e57e:	3324      	adds	r3, #36	@ 0x24
 800e580:	2100      	movs	r1, #0
 800e582:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    if ((fabs(SupervisorB2_DW.acc_imu) >= 0.017453292519943295) && (fabs
 800e586:	4b16      	ldr	r3, [pc, #88]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e588:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800e58c:	4692      	mov	sl, r2
 800e58e:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800e592:	a311      	add	r3, pc, #68	@ (adr r3, 800e5d8 <SupervisorB2_step+0x1918>)
 800e594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e598:	4650      	mov	r0, sl
 800e59a:	4659      	mov	r1, fp
 800e59c:	f7f2 fada 	bl	8000b54 <__aeabi_dcmpge>
 800e5a0:	4603      	mov	r3, r0
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d03e      	beq.n	800e624 <SupervisorB2_step+0x1964>
         (SupervisorB2_DW.acc_imu - SupervisorB2_DW.acc_enc) >=
 800e5a6:	4b0e      	ldr	r3, [pc, #56]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e5a8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 800e5ac:	4b0c      	ldr	r3, [pc, #48]	@ (800e5e0 <SupervisorB2_step+0x1920>)
 800e5ae:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800e5b2:	e01d      	b.n	800e5f0 <SupervisorB2_step+0x1930>
 800e5b4:	f3af 8000 	nop.w
 800e5b8:	d2f1a9fc 	.word	0xd2f1a9fc
 800e5bc:	3f50624d 	.word	0x3f50624d
 800e5c0:	9999999a 	.word	0x9999999a
 800e5c4:	3fb99999 	.word	0x3fb99999
 800e5c8:	b13457e9 	.word	0xb13457e9
 800e5cc:	3f906536 	.word	0x3f906536
 800e5d0:	54442d18 	.word	0x54442d18
 800e5d4:	400921fb 	.word	0x400921fb
 800e5d8:	a2529d39 	.word	0xa2529d39
 800e5dc:	3f91df46 	.word	0x3f91df46
 800e5e0:	20003850 	.word	0x20003850
 800e5e4:	2000399c 	.word	0x2000399c
 800e5e8:	20003a28 	.word	0x20003a28
 800e5ec:	40668000 	.word	0x40668000
 800e5f0:	f7f1 fe72 	bl	80002d8 <__aeabi_dsub>
 800e5f4:	4602      	mov	r2, r0
 800e5f6:	460b      	mov	r3, r1
    if ((fabs(SupervisorB2_DW.acc_imu) >= 0.017453292519943295) && (fabs
 800e5f8:	4690      	mov	r8, r2
 800e5fa:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800e5fe:	a37e      	add	r3, pc, #504	@ (adr r3, 800e7f8 <SupervisorB2_step+0x1b38>)
 800e600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e604:	4640      	mov	r0, r8
 800e606:	4649      	mov	r1, r9
 800e608:	f7f2 faa4 	bl	8000b54 <__aeabi_dcmpge>
 800e60c:	4603      	mov	r3, r0
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d008      	beq.n	800e624 <SupervisorB2_step+0x1964>
         0.017453292519943295)) {
      SupervisorB2_DW.hist_hit[SupervisorB2_DW.hist_idx - 1] = 1;
 800e612:	4b73      	ldr	r3, [pc, #460]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e614:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800e618:	3b01      	subs	r3, #1
 800e61a:	4a71      	ldr	r2, [pc, #452]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e61c:	3324      	adds	r3, #36	@ 0x24
 800e61e:	2101      	movs	r1, #1
 800e620:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }

    V_MAX = SupervisorB2_DW.hist_hit[0];
 800e624:	4b6e      	ldr	r3, [pc, #440]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e62a:	4618      	mov	r0, r3
 800e62c:	f7f1 ffa2 	bl	8000574 <__aeabi_i2d>
 800e630:	4602      	mov	r2, r0
 800e632:	460b      	mov	r3, r1
 800e634:	e9c7 2302 	strd	r2, r3, [r7, #8]
    for (sfEvent = 0; sfEvent < 9; sfEvent++) {
 800e638:	2300      	movs	r3, #0
 800e63a:	607b      	str	r3, [r7, #4]
 800e63c:	e013      	b.n	800e666 <SupervisorB2_step+0x19a6>
      V_MAX += (real_T)SupervisorB2_DW.hist_hit[sfEvent + 1];
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	3301      	adds	r3, #1
 800e642:	4a67      	ldr	r2, [pc, #412]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e644:	3324      	adds	r3, #36	@ 0x24
 800e646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e64a:	4618      	mov	r0, r3
 800e64c:	f7f1 ff92 	bl	8000574 <__aeabi_i2d>
 800e650:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e654:	f7f1 fe42 	bl	80002dc <__adddf3>
 800e658:	4602      	mov	r2, r0
 800e65a:	460b      	mov	r3, r1
 800e65c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    for (sfEvent = 0; sfEvent < 9; sfEvent++) {
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	3301      	adds	r3, #1
 800e664:	607b      	str	r3, [r7, #4]
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2b08      	cmp	r3, #8
 800e66a:	dde8      	ble.n	800e63e <SupervisorB2_step+0x197e>
    }

    if (V_MAX < 2.147483648E+9) {
 800e66c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e670:	f04f 0200 	mov.w	r2, #0
 800e674:	4b5b      	ldr	r3, [pc, #364]	@ (800e7e4 <SupervisorB2_step+0x1b24>)
 800e676:	f7f2 fa59 	bl	8000b2c <__aeabi_dcmplt>
 800e67a:	4603      	mov	r3, r0
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d016      	beq.n	800e6ae <SupervisorB2_step+0x19ee>
      if (V_MAX >= -2.147483648E+9) {
 800e680:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e684:	f04f 0200 	mov.w	r2, #0
 800e688:	4b57      	ldr	r3, [pc, #348]	@ (800e7e8 <SupervisorB2_step+0x1b28>)
 800e68a:	f7f2 fa63 	bl	8000b54 <__aeabi_dcmpge>
 800e68e:	4603      	mov	r3, r0
 800e690:	2b00      	cmp	r3, #0
 800e692:	d008      	beq.n	800e6a6 <SupervisorB2_step+0x19e6>
        sfEvent = (int32_T)V_MAX;
 800e694:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e698:	4610      	mov	r0, r2
 800e69a:	4619      	mov	r1, r3
 800e69c:	f7f2 fa84 	bl	8000ba8 <__aeabi_d2iz>
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	607b      	str	r3, [r7, #4]
 800e6a4:	e006      	b.n	800e6b4 <SupervisorB2_step+0x19f4>
      } else {
        sfEvent = MIN_int32_T;
 800e6a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e6aa:	607b      	str	r3, [r7, #4]
 800e6ac:	e002      	b.n	800e6b4 <SupervisorB2_step+0x19f4>
      }
    } else {
      sfEvent = MAX_int32_T;
 800e6ae:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e6b2:	607b      	str	r3, [r7, #4]
    }

    SupervisorB2_Y.isMotionConsistent = (sfEvent < 8);
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	2b07      	cmp	r3, #7
 800e6b8:	bfd4      	ite	le
 800e6ba:	2301      	movle	r3, #1
 800e6bc:	2300      	movgt	r3, #0
 800e6be:	b2db      	uxtb	r3, r3
 800e6c0:	461a      	mov	r2, r3
 800e6c2:	4b4a      	ldr	r3, [pc, #296]	@ (800e7ec <SupervisorB2_step+0x1b2c>)
 800e6c4:	731a      	strb	r2, [r3, #12]
    SupervisorB2_DW.acc_enc = 0.0;
 800e6c6:	4946      	ldr	r1, [pc, #280]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e6c8:	f04f 0200 	mov.w	r2, #0
 800e6cc:	f04f 0300 	mov.w	r3, #0
 800e6d0:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    SupervisorB2_DW.acc_imu = 0.0;
 800e6d4:	4942      	ldr	r1, [pc, #264]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e6d6:	f04f 0200 	mov.w	r2, #0
 800e6da:	f04f 0300 	mov.w	r3, #0
 800e6de:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
    SupervisorB2_DW.win_start_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800e6e2:	4b43      	ldr	r3, [pc, #268]	@ (800e7f0 <SupervisorB2_step+0x1b30>)
 800e6e4:	685b      	ldr	r3, [r3, #4]
 800e6e6:	4a3e      	ldr	r2, [pc, #248]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e6e8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    if (SupervisorB2_DW.hist_idx <= 2147483646) {
 800e6ec:	4b3c      	ldr	r3, [pc, #240]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e6ee:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800e6f2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800e6f6:	4293      	cmp	r3, r2
 800e6f8:	d006      	beq.n	800e708 <SupervisorB2_step+0x1a48>
      SupervisorB2_DW.hist_idx++;
 800e6fa:	4b39      	ldr	r3, [pc, #228]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e6fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800e700:	3301      	adds	r3, #1
 800e702:	4a37      	ldr	r2, [pc, #220]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e704:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
    }

    if (SupervisorB2_DW.hist_idx > 10) {
 800e708:	4b35      	ldr	r3, [pc, #212]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e70a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800e70e:	2b0a      	cmp	r3, #10
 800e710:	dd03      	ble.n	800e71a <SupervisorB2_step+0x1a5a>
      SupervisorB2_DW.hist_idx = 1;
 800e712:	4b33      	ldr	r3, [pc, #204]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e714:	2201      	movs	r2, #1
 800e716:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    }
  }

  elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800e71a:	4b35      	ldr	r3, [pc, #212]	@ (800e7f0 <SupervisorB2_step+0x1b30>)
 800e71c:	685a      	ldr	r2, [r3, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ SupervisorB2_DW.long_start_ms;
 800e71e:	4b30      	ldr	r3, [pc, #192]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
  elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800e724:	1ad3      	subs	r3, r2, r3
 800e726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (elapsedTicks > SupervisorB2_U.IMU.data_last_valid_ms) {
 800e728:	4b31      	ldr	r3, [pc, #196]	@ (800e7f0 <SupervisorB2_step+0x1b30>)
 800e72a:	685b      	ldr	r3, [r3, #4]
 800e72c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e72e:	429a      	cmp	r2, r3
 800e730:	d901      	bls.n	800e736 <SupervisorB2_step+0x1a76>
    elapsedTicks = 0U;
 800e732:	2300      	movs	r3, #0
 800e734:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (elapsedTicks >= 3000U) {
 800e736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e738:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800e73c:	4293      	cmp	r3, r2
 800e73e:	d93d      	bls.n	800e7bc <SupervisorB2_step+0x1afc>
    SupervisorB2_Y.isMotionConsistent = ((!(fabs(SupervisorB2_DW.acc_imu_long
 800e740:	4b27      	ldr	r3, [pc, #156]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e742:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
      - SupervisorB2_DW.acc_enc_long) >= 0.087266462599716474)) &&
 800e746:	4b26      	ldr	r3, [pc, #152]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e748:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 800e74c:	f7f1 fdc4 	bl	80002d8 <__aeabi_dsub>
 800e750:	4602      	mov	r2, r0
 800e752:	460b      	mov	r3, r1
    SupervisorB2_Y.isMotionConsistent = ((!(fabs(SupervisorB2_DW.acc_imu_long
 800e754:	4614      	mov	r4, r2
 800e756:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
      - SupervisorB2_DW.acc_enc_long) >= 0.087266462599716474)) &&
 800e75a:	2301      	movs	r3, #1
 800e75c:	461e      	mov	r6, r3
 800e75e:	a31e      	add	r3, pc, #120	@ (adr r3, 800e7d8 <SupervisorB2_step+0x1b18>)
 800e760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e764:	4620      	mov	r0, r4
 800e766:	4629      	mov	r1, r5
 800e768:	f7f2 f9f4 	bl	8000b54 <__aeabi_dcmpge>
 800e76c:	4603      	mov	r3, r0
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d101      	bne.n	800e776 <SupervisorB2_step+0x1ab6>
 800e772:	2300      	movs	r3, #0
 800e774:	461e      	mov	r6, r3
 800e776:	b2f3      	uxtb	r3, r6
    SupervisorB2_Y.isMotionConsistent = ((!(fabs(SupervisorB2_DW.acc_imu_long
 800e778:	f083 0301 	eor.w	r3, r3, #1
 800e77c:	b2db      	uxtb	r3, r3
      - SupervisorB2_DW.acc_enc_long) >= 0.087266462599716474)) &&
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d005      	beq.n	800e78e <SupervisorB2_step+0x1ace>
      SupervisorB2_Y.isMotionConsistent);
 800e782:	4b1a      	ldr	r3, [pc, #104]	@ (800e7ec <SupervisorB2_step+0x1b2c>)
 800e784:	7b1b      	ldrb	r3, [r3, #12]
      - SupervisorB2_DW.acc_enc_long) >= 0.087266462599716474)) &&
 800e786:	2b00      	cmp	r3, #0
 800e788:	d001      	beq.n	800e78e <SupervisorB2_step+0x1ace>
 800e78a:	2301      	movs	r3, #1
 800e78c:	e000      	b.n	800e790 <SupervisorB2_step+0x1ad0>
 800e78e:	2300      	movs	r3, #0
    SupervisorB2_Y.isMotionConsistent = ((!(fabs(SupervisorB2_DW.acc_imu_long
 800e790:	b2da      	uxtb	r2, r3
 800e792:	4b16      	ldr	r3, [pc, #88]	@ (800e7ec <SupervisorB2_step+0x1b2c>)
 800e794:	731a      	strb	r2, [r3, #12]
    SupervisorB2_DW.acc_enc_long = 0.0;
 800e796:	4912      	ldr	r1, [pc, #72]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e798:	f04f 0200 	mov.w	r2, #0
 800e79c:	f04f 0300 	mov.w	r3, #0
 800e7a0:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
    SupervisorB2_DW.acc_imu_long = 0.0;
 800e7a4:	490e      	ldr	r1, [pc, #56]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e7a6:	f04f 0200 	mov.w	r2, #0
 800e7aa:	f04f 0300 	mov.w	r3, #0
 800e7ae:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
    SupervisorB2_DW.long_start_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800e7b2:	4b0f      	ldr	r3, [pc, #60]	@ (800e7f0 <SupervisorB2_step+0x1b30>)
 800e7b4:	685b      	ldr	r3, [r3, #4]
 800e7b6:	4a0a      	ldr	r2, [pc, #40]	@ (800e7e0 <SupervisorB2_step+0x1b20>)
 800e7b8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
  /* The "clockTick0" counts the number of times the code of this task has
   * been executed. The resolution of this integer timer is 0.02, which is the step size
   * of the task. Size of "clockTick0" ensures timer will not overflow during the
   * application lifespan selected.
   */
  SupervisorB2_M->Timing.clockTick0++;
 800e7bc:	4b0d      	ldr	r3, [pc, #52]	@ (800e7f4 <SupervisorB2_step+0x1b34>)
 800e7be:	685a      	ldr	r2, [r3, #4]
 800e7c0:	3201      	adds	r2, #1
 800e7c2:	605a      	str	r2, [r3, #4]
}
 800e7c4:	bf00      	nop
 800e7c6:	373c      	adds	r7, #60	@ 0x3c
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	ecbd 8b02 	vpop	{d8}
 800e7ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7d2:	bf00      	nop
 800e7d4:	f3af 8000 	nop.w
 800e7d8:	4ae74487 	.word	0x4ae74487
 800e7dc:	3fb65718 	.word	0x3fb65718
 800e7e0:	20003850 	.word	0x20003850
 800e7e4:	41e00000 	.word	0x41e00000
 800e7e8:	c1e00000 	.word	0xc1e00000
 800e7ec:	20003a28 	.word	0x20003a28
 800e7f0:	2000399c 	.word	0x2000399c
 800e7f4:	20003a44 	.word	0x20003a44
 800e7f8:	a2529d39 	.word	0xa2529d39
 800e7fc:	3f91df46 	.word	0x3f91df46

0800e800 <SupervisorB2_initialize>:

/* Model initialize function */
void SupervisorB2_initialize(void)
{
 800e800:	b480      	push	{r7}
 800e802:	af00      	add	r7, sp, #0
  SupervisorB2_PrevZCX.SFunction_edgeDetectionSignal_Z = UNINITIALIZED_ZCSIG;
 800e804:	4b14      	ldr	r3, [pc, #80]	@ (800e858 <SupervisorB2_initialize+0x58>)
 800e806:	2203      	movs	r2, #3
 800e808:	701a      	strb	r2, [r3, #0]
  SupervisorB2_PrevZCX.SFunction_edgeDetectionSignal_m = UNINITIALIZED_ZCSIG;
 800e80a:	4b13      	ldr	r3, [pc, #76]	@ (800e858 <SupervisorB2_initialize+0x58>)
 800e80c:	2203      	movs	r2, #3
 800e80e:	705a      	strb	r2, [r3, #1]
  SupervisorB2_PrevZCX.SFunction_edgeDetectionSigna_mi = UNINITIALIZED_ZCSIG;
 800e810:	4b11      	ldr	r3, [pc, #68]	@ (800e858 <SupervisorB2_initialize+0x58>)
 800e812:	2203      	movs	r2, #3
 800e814:	709a      	strb	r2, [r3, #2]
  SupervisorB2_PrevZCX.SFunction_edgeDetectionSign_mir = UNINITIALIZED_ZCSIG;
 800e816:	4b10      	ldr	r3, [pc, #64]	@ (800e858 <SupervisorB2_initialize+0x58>)
 800e818:	2203      	movs	r2, #3
 800e81a:	70da      	strb	r2, [r3, #3]

  /* SystemInitialize for Enabled SubSystem: '<Root>/Actuation decision and motion state' */
  /* SystemInitialize for Chart: '<S1>/Rover motion state' */
  SupervisorB2_DW.previousZC = 3U;
 800e81c:	4b0f      	ldr	r3, [pc, #60]	@ (800e85c <SupervisorB2_initialize+0x5c>)
 800e81e:	2203      	movs	r2, #3
 800e820:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  SupervisorB2_DW.previousZC_f = 3U;
 800e824:	4b0d      	ldr	r3, [pc, #52]	@ (800e85c <SupervisorB2_initialize+0x5c>)
 800e826:	2203      	movs	r2, #3
 800e828:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
  SupervisorB2_DW.previousZC_a = 3U;
 800e82c:	4b0b      	ldr	r3, [pc, #44]	@ (800e85c <SupervisorB2_initialize+0x5c>)
 800e82e:	2203      	movs	r2, #3
 800e830:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
  SupervisorB2_DW.previousZC_av = 3U;
 800e834:	4b09      	ldr	r3, [pc, #36]	@ (800e85c <SupervisorB2_initialize+0x5c>)
 800e836:	2203      	movs	r2, #3
 800e838:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135

  /* End of SystemInitialize for SubSystem: '<Root>/Actuation decision and motion state' */

  /* SystemInitialize for MATLAB Function: '<Root>/Imu-odometry coherence' */
  SupervisorB2_DW.hist_idx = 1;
 800e83c:	4b07      	ldr	r3, [pc, #28]	@ (800e85c <SupervisorB2_initialize+0x5c>)
 800e83e:	2201      	movs	r2, #1
 800e840:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

  /* Enable for Chart: '<Root>/Generate Decision for B1' incorporates:
   *  SubSystem: '<S6>/superB2_DEGB1_0'
   */
  /* Enable for Chart: '<S14>/SuperB2_DEGB1_0' */
  SupervisorB2_DW.previousTicks = SupervisorB2_M->Timing.clockTick0;
 800e844:	4b06      	ldr	r3, [pc, #24]	@ (800e860 <SupervisorB2_initialize+0x60>)
 800e846:	685b      	ldr	r3, [r3, #4]
 800e848:	4a04      	ldr	r2, [pc, #16]	@ (800e85c <SupervisorB2_initialize+0x5c>)
 800e84a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
}
 800e84e:	bf00      	nop
 800e850:	46bd      	mov	sp, r7
 800e852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e856:	4770      	bx	lr
 800e858:	20003998 	.word	0x20003998
 800e85c:	20003850 	.word	0x20003850
 800e860:	20003a44 	.word	0x20003a44

0800e864 <rtIsInfF>:
  return (boolean_T)isinf(value);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 800e864:	b480      	push	{r7}
 800e866:	b083      	sub	sp, #12
 800e868:	af00      	add	r7, sp, #0
 800e86a:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)isinf(value);
 800e86e:	edd7 7a01 	vldr	s15, [r7, #4]
 800e872:	eef0 7ae7 	vabs.f32	s15, s15
 800e876:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800e8a4 <rtIsInfF+0x40>
 800e87a:	eef4 7a47 	vcmp.f32	s15, s14
 800e87e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e882:	dc01      	bgt.n	800e888 <rtIsInfF+0x24>
 800e884:	2300      	movs	r3, #0
 800e886:	e007      	b.n	800e898 <rtIsInfF+0x34>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d001      	beq.n	800e896 <rtIsInfF+0x32>
 800e892:	23ff      	movs	r3, #255	@ 0xff
 800e894:	e000      	b.n	800e898 <rtIsInfF+0x34>
 800e896:	2301      	movs	r3, #1
}
 800e898:	4618      	mov	r0, r3
 800e89a:	370c      	adds	r7, #12
 800e89c:	46bd      	mov	sp, r7
 800e89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a2:	4770      	bx	lr
 800e8a4:	7f7fffff 	.word	0x7f7fffff

0800e8a8 <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 800e8a8:	b480      	push	{r7}
 800e8aa:	b083      	sub	sp, #12
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 800e8b2:	ed97 7a01 	vldr	s14, [r7, #4]
 800e8b6:	edd7 7a01 	vldr	s15, [r7, #4]
 800e8ba:	eeb4 7a67 	vcmp.f32	s14, s15
 800e8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8c2:	d701      	bvc.n	800e8c8 <rtIsNaNF+0x20>
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	e000      	b.n	800e8ca <rtIsNaNF+0x22>
 800e8c8:	2300      	movs	r3, #0
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	370c      	adds	r7, #12
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d4:	4770      	bx	lr
	...

0800e8d8 <rt_ZCFcn>:
#include "rt_zcfcn.h"
#include "solver_zc.h"

/* Detect zero crossings events. */
ZCEventType rt_ZCFcn(ZCDirection zcDir, ZCSigState *prevZc, real_T currValue)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b086      	sub	sp, #24
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	4603      	mov	r3, r0
 800e8e0:	60b9      	str	r1, [r7, #8]
 800e8e2:	ed87 0b00 	vstr	d0, [r7]
 800e8e6:	73fb      	strb	r3, [r7, #15]
  slZcEventType zcsDir;
  slZcEventType tempEv;
  ZCEventType zcEvent = NO_ZCEVENT;    /* assume */
 800e8e8:	2300      	movs	r3, #0
 800e8ea:	75bb      	strb	r3, [r7, #22]

    { SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL }/* UNK */
  };

  /* get prevZcEvent and prevZcSign from prevZc */
  const slZcEventType prevEv = (slZcEventType)(((uint8_T)(*prevZc)) >> 2);
 800e8ec:	68bb      	ldr	r3, [r7, #8]
 800e8ee:	781b      	ldrb	r3, [r3, #0]
 800e8f0:	089b      	lsrs	r3, r3, #2
 800e8f2:	753b      	strb	r3, [r7, #20]
  const slZcSignalSignType prevSign = (slZcSignalSignType)(((uint8_T)(*prevZc))
    & (uint8_T)0x03);
 800e8f4:	68bb      	ldr	r3, [r7, #8]
 800e8f6:	781b      	ldrb	r3, [r3, #0]
  const slZcSignalSignType prevSign = (slZcSignalSignType)(((uint8_T)(*prevZc))
 800e8f8:	f003 0303 	and.w	r3, r3, #3
 800e8fc:	74fb      	strb	r3, [r7, #19]

  /* get current zcSignal sign from current zcSignal value */
  const slZcSignalSignType currSign = (slZcSignalSignType)((currValue) > 0.0 ?
 800e8fe:	f04f 0200 	mov.w	r2, #0
 800e902:	f04f 0300 	mov.w	r3, #0
 800e906:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e90a:	f7f2 f92d 	bl	8000b68 <__aeabi_dcmpgt>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d001      	beq.n	800e918 <rt_ZCFcn+0x40>
 800e914:	2301      	movs	r3, #1
 800e916:	e00d      	b.n	800e934 <rt_ZCFcn+0x5c>
 800e918:	f04f 0200 	mov.w	r2, #0
 800e91c:	f04f 0300 	mov.w	r3, #0
 800e920:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e924:	f7f2 f902 	bl	8000b2c <__aeabi_dcmplt>
 800e928:	4603      	mov	r3, r0
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d001      	beq.n	800e932 <rt_ZCFcn+0x5a>
 800e92e:	2302      	movs	r3, #2
 800e930:	e000      	b.n	800e934 <rt_ZCFcn+0x5c>
 800e932:	2300      	movs	r3, #0
 800e934:	74bb      	strb	r3, [r7, #18]
    SL_ZCS_SIGN_POS :
    ((currValue) < 0.0 ? SL_ZCS_SIGN_NEG : SL_ZCS_SIGN_ZERO));

  /* get current zcEvent based on prev and current zcSignal value */
  slZcEventType currEv = eventMatrix[prevSign][currSign];
 800e936:	7cfa      	ldrb	r2, [r7, #19]
 800e938:	7cbb      	ldrb	r3, [r7, #18]
 800e93a:	492f      	ldr	r1, [pc, #188]	@ (800e9f8 <rt_ZCFcn+0x120>)
 800e93c:	0092      	lsls	r2, r2, #2
 800e93e:	440a      	add	r2, r1
 800e940:	4413      	add	r3, r2
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	757b      	strb	r3, [r7, #21]

  /* get slZcEventType from ZCDirection */
  switch (zcDir) {
 800e946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d00c      	beq.n	800e968 <rt_ZCFcn+0x90>
 800e94e:	2b01      	cmp	r3, #1
 800e950:	dc0d      	bgt.n	800e96e <rt_ZCFcn+0x96>
 800e952:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e956:	d004      	beq.n	800e962 <rt_ZCFcn+0x8a>
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d108      	bne.n	800e96e <rt_ZCFcn+0x96>
   case ANY_ZERO_CROSSING:
    zcsDir = SL_ZCS_EVENT_ALL;
 800e95c:	233f      	movs	r3, #63	@ 0x3f
 800e95e:	75fb      	strb	r3, [r7, #23]
    break;
 800e960:	e008      	b.n	800e974 <rt_ZCFcn+0x9c>

   case FALLING_ZERO_CROSSING:
    zcsDir = SL_ZCS_EVENT_ALL_DN;
 800e962:	2338      	movs	r3, #56	@ 0x38
 800e964:	75fb      	strb	r3, [r7, #23]
    break;
 800e966:	e005      	b.n	800e974 <rt_ZCFcn+0x9c>

   case RISING_ZERO_CROSSING:
    zcsDir = SL_ZCS_EVENT_ALL_UP;
 800e968:	2307      	movs	r3, #7
 800e96a:	75fb      	strb	r3, [r7, #23]
    break;
 800e96c:	e002      	b.n	800e974 <rt_ZCFcn+0x9c>

   default:
    zcsDir = SL_ZCS_EVENT_NUL;
 800e96e:	2300      	movs	r3, #0
 800e970:	75fb      	strb	r3, [r7, #23]
    break;
 800e972:	bf00      	nop
  }

  /* had event, check if zc happened */
  if (slZcHadEvent(currEv, zcsDir)) {
 800e974:	7d7a      	ldrb	r2, [r7, #21]
 800e976:	7dfb      	ldrb	r3, [r7, #23]
 800e978:	4013      	ands	r3, r2
 800e97a:	b2db      	uxtb	r3, r3
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d018      	beq.n	800e9b2 <rt_ZCFcn+0xda>
    currEv = (slZcEventType)(slZcUnAliasEvents(prevEv, currEv));
 800e980:	7d3b      	ldrb	r3, [r7, #20]
 800e982:	f003 0302 	and.w	r3, r3, #2
 800e986:	2b00      	cmp	r3, #0
 800e988:	d004      	beq.n	800e994 <rt_ZCFcn+0xbc>
 800e98a:	7d7b      	ldrb	r3, [r7, #21]
 800e98c:	f003 0304 	and.w	r3, r3, #4
 800e990:	2b00      	cmp	r3, #0
 800e992:	d10b      	bne.n	800e9ac <rt_ZCFcn+0xd4>
 800e994:	7d3b      	ldrb	r3, [r7, #20]
 800e996:	f003 0310 	and.w	r3, r3, #16
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d004      	beq.n	800e9a8 <rt_ZCFcn+0xd0>
 800e99e:	7d7b      	ldrb	r3, [r7, #21]
 800e9a0:	f003 0320 	and.w	r3, r3, #32
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d101      	bne.n	800e9ac <rt_ZCFcn+0xd4>
 800e9a8:	7d7b      	ldrb	r3, [r7, #21]
 800e9aa:	e000      	b.n	800e9ae <rt_ZCFcn+0xd6>
 800e9ac:	2300      	movs	r3, #0
 800e9ae:	757b      	strb	r3, [r7, #21]
 800e9b0:	e001      	b.n	800e9b6 <rt_ZCFcn+0xde>
  } else {
    currEv = SL_ZCS_EVENT_NUL;
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	757b      	strb	r3, [r7, #21]
  }

  /* Update prevZc */
  tempEv = (slZcEventType)(currEv << 2);/* shift left by 2 bits */
 800e9b6:	7d7b      	ldrb	r3, [r7, #21]
 800e9b8:	009b      	lsls	r3, r3, #2
 800e9ba:	747b      	strb	r3, [r7, #17]
  *prevZc = (ZCSigState)((currSign) | (tempEv));
 800e9bc:	7cba      	ldrb	r2, [r7, #18]
 800e9be:	7c7b      	ldrb	r3, [r7, #17]
 800e9c0:	4313      	orrs	r3, r2
 800e9c2:	b2da      	uxtb	r2, r3
 800e9c4:	68bb      	ldr	r3, [r7, #8]
 800e9c6:	701a      	strb	r2, [r3, #0]
  if ((currEv & SL_ZCS_EVENT_ALL_DN) != 0) {
 800e9c8:	7d7b      	ldrb	r3, [r7, #21]
 800e9ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d002      	beq.n	800e9d8 <rt_ZCFcn+0x100>
    zcEvent = FALLING_ZCEVENT;
 800e9d2:	23ff      	movs	r3, #255	@ 0xff
 800e9d4:	75bb      	strb	r3, [r7, #22]
 800e9d6:	e009      	b.n	800e9ec <rt_ZCFcn+0x114>
  } else if ((currEv & SL_ZCS_EVENT_ALL_UP) != 0) {
 800e9d8:	7d7b      	ldrb	r3, [r7, #21]
 800e9da:	f003 0307 	and.w	r3, r3, #7
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d002      	beq.n	800e9e8 <rt_ZCFcn+0x110>
    zcEvent = RISING_ZCEVENT;
 800e9e2:	2301      	movs	r3, #1
 800e9e4:	75bb      	strb	r3, [r7, #22]
 800e9e6:	e001      	b.n	800e9ec <rt_ZCFcn+0x114>
  } else {
    zcEvent = NO_ZCEVENT;
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	75bb      	strb	r3, [r7, #22]
  }

  return zcEvent;
 800e9ec:	f997 3016 	ldrsb.w	r3, [r7, #22]
}                                      /* rt_ZCFcn */
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3718      	adds	r7, #24
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}
 800e9f8:	08017674 	.word	0x08017674

0800e9fc <__NVIC_SetPriority>:
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b083      	sub	sp, #12
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	4603      	mov	r3, r0
 800ea04:	6039      	str	r1, [r7, #0]
 800ea06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ea08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	db0a      	blt.n	800ea26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ea10:	683b      	ldr	r3, [r7, #0]
 800ea12:	b2da      	uxtb	r2, r3
 800ea14:	490c      	ldr	r1, [pc, #48]	@ (800ea48 <__NVIC_SetPriority+0x4c>)
 800ea16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ea1a:	0112      	lsls	r2, r2, #4
 800ea1c:	b2d2      	uxtb	r2, r2
 800ea1e:	440b      	add	r3, r1
 800ea20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ea24:	e00a      	b.n	800ea3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	b2da      	uxtb	r2, r3
 800ea2a:	4908      	ldr	r1, [pc, #32]	@ (800ea4c <__NVIC_SetPriority+0x50>)
 800ea2c:	79fb      	ldrb	r3, [r7, #7]
 800ea2e:	f003 030f 	and.w	r3, r3, #15
 800ea32:	3b04      	subs	r3, #4
 800ea34:	0112      	lsls	r2, r2, #4
 800ea36:	b2d2      	uxtb	r2, r2
 800ea38:	440b      	add	r3, r1
 800ea3a:	761a      	strb	r2, [r3, #24]
}
 800ea3c:	bf00      	nop
 800ea3e:	370c      	adds	r7, #12
 800ea40:	46bd      	mov	sp, r7
 800ea42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea46:	4770      	bx	lr
 800ea48:	e000e100 	.word	0xe000e100
 800ea4c:	e000ed00 	.word	0xe000ed00

0800ea50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ea50:	b580      	push	{r7, lr}
 800ea52:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ea54:	4b05      	ldr	r3, [pc, #20]	@ (800ea6c <SysTick_Handler+0x1c>)
 800ea56:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ea58:	f002 f9b0 	bl	8010dbc <xTaskGetSchedulerState>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	2b01      	cmp	r3, #1
 800ea60:	d001      	beq.n	800ea66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ea62:	f003 fa71 	bl	8011f48 <xPortSysTickHandler>
  }
}
 800ea66:	bf00      	nop
 800ea68:	bd80      	pop	{r7, pc}
 800ea6a:	bf00      	nop
 800ea6c:	e000e010 	.word	0xe000e010

0800ea70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ea70:	b580      	push	{r7, lr}
 800ea72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ea74:	2100      	movs	r1, #0
 800ea76:	f06f 0004 	mvn.w	r0, #4
 800ea7a:	f7ff ffbf 	bl	800e9fc <__NVIC_SetPriority>
#endif
}
 800ea7e:	bf00      	nop
 800ea80:	bd80      	pop	{r7, pc}
	...

0800ea84 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ea84:	b480      	push	{r7}
 800ea86:	b083      	sub	sp, #12
 800ea88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea8a:	f3ef 8305 	mrs	r3, IPSR
 800ea8e:	603b      	str	r3, [r7, #0]
  return(result);
 800ea90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d003      	beq.n	800ea9e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ea96:	f06f 0305 	mvn.w	r3, #5
 800ea9a:	607b      	str	r3, [r7, #4]
 800ea9c:	e00c      	b.n	800eab8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ea9e:	4b0a      	ldr	r3, [pc, #40]	@ (800eac8 <osKernelInitialize+0x44>)
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d105      	bne.n	800eab2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800eaa6:	4b08      	ldr	r3, [pc, #32]	@ (800eac8 <osKernelInitialize+0x44>)
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800eaac:	2300      	movs	r3, #0
 800eaae:	607b      	str	r3, [r7, #4]
 800eab0:	e002      	b.n	800eab8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800eab2:	f04f 33ff 	mov.w	r3, #4294967295
 800eab6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eab8:	687b      	ldr	r3, [r7, #4]
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	370c      	adds	r7, #12
 800eabe:	46bd      	mov	sp, r7
 800eac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac4:	4770      	bx	lr
 800eac6:	bf00      	nop
 800eac8:	20003a50 	.word	0x20003a50

0800eacc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800eacc:	b580      	push	{r7, lr}
 800eace:	b082      	sub	sp, #8
 800ead0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ead2:	f3ef 8305 	mrs	r3, IPSR
 800ead6:	603b      	str	r3, [r7, #0]
  return(result);
 800ead8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d003      	beq.n	800eae6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800eade:	f06f 0305 	mvn.w	r3, #5
 800eae2:	607b      	str	r3, [r7, #4]
 800eae4:	e010      	b.n	800eb08 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800eae6:	4b0b      	ldr	r3, [pc, #44]	@ (800eb14 <osKernelStart+0x48>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	2b01      	cmp	r3, #1
 800eaec:	d109      	bne.n	800eb02 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800eaee:	f7ff ffbf 	bl	800ea70 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800eaf2:	4b08      	ldr	r3, [pc, #32]	@ (800eb14 <osKernelStart+0x48>)
 800eaf4:	2202      	movs	r2, #2
 800eaf6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800eaf8:	f001 fc7e 	bl	80103f8 <vTaskStartScheduler>
      stat = osOK;
 800eafc:	2300      	movs	r3, #0
 800eafe:	607b      	str	r3, [r7, #4]
 800eb00:	e002      	b.n	800eb08 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800eb02:	f04f 33ff 	mov.w	r3, #4294967295
 800eb06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eb08:	687b      	ldr	r3, [r7, #4]
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	3708      	adds	r7, #8
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	20003a50 	.word	0x20003a50

0800eb18 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b082      	sub	sp, #8
 800eb1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb1e:	f3ef 8305 	mrs	r3, IPSR
 800eb22:	603b      	str	r3, [r7, #0]
  return(result);
 800eb24:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d003      	beq.n	800eb32 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800eb2a:	f001 fd91 	bl	8010650 <xTaskGetTickCountFromISR>
 800eb2e:	6078      	str	r0, [r7, #4]
 800eb30:	e002      	b.n	800eb38 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800eb32:	f001 fd7d 	bl	8010630 <xTaskGetTickCount>
 800eb36:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800eb38:	687b      	ldr	r3, [r7, #4]
}
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	3708      	adds	r7, #8
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	bd80      	pop	{r7, pc}

0800eb42 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800eb42:	b580      	push	{r7, lr}
 800eb44:	b08e      	sub	sp, #56	@ 0x38
 800eb46:	af04      	add	r7, sp, #16
 800eb48:	60f8      	str	r0, [r7, #12]
 800eb4a:	60b9      	str	r1, [r7, #8]
 800eb4c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800eb4e:	2300      	movs	r3, #0
 800eb50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb52:	f3ef 8305 	mrs	r3, IPSR
 800eb56:	617b      	str	r3, [r7, #20]
  return(result);
 800eb58:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d17e      	bne.n	800ec5c <osThreadNew+0x11a>
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d07b      	beq.n	800ec5c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800eb64:	2380      	movs	r3, #128	@ 0x80
 800eb66:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800eb68:	2318      	movs	r3, #24
 800eb6a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800eb70:	f04f 33ff 	mov.w	r3, #4294967295
 800eb74:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d045      	beq.n	800ec08 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d002      	beq.n	800eb8a <osThreadNew+0x48>
        name = attr->name;
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	699b      	ldr	r3, [r3, #24]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d002      	beq.n	800eb98 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	699b      	ldr	r3, [r3, #24]
 800eb96:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800eb98:	69fb      	ldr	r3, [r7, #28]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d008      	beq.n	800ebb0 <osThreadNew+0x6e>
 800eb9e:	69fb      	ldr	r3, [r7, #28]
 800eba0:	2b38      	cmp	r3, #56	@ 0x38
 800eba2:	d805      	bhi.n	800ebb0 <osThreadNew+0x6e>
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	685b      	ldr	r3, [r3, #4]
 800eba8:	f003 0301 	and.w	r3, r3, #1
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d001      	beq.n	800ebb4 <osThreadNew+0x72>
        return (NULL);
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	e054      	b.n	800ec5e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	695b      	ldr	r3, [r3, #20]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d003      	beq.n	800ebc4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	695b      	ldr	r3, [r3, #20]
 800ebc0:	089b      	lsrs	r3, r3, #2
 800ebc2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	689b      	ldr	r3, [r3, #8]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d00e      	beq.n	800ebea <osThreadNew+0xa8>
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	68db      	ldr	r3, [r3, #12]
 800ebd0:	2ba7      	cmp	r3, #167	@ 0xa7
 800ebd2:	d90a      	bls.n	800ebea <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d006      	beq.n	800ebea <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	695b      	ldr	r3, [r3, #20]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d002      	beq.n	800ebea <osThreadNew+0xa8>
        mem = 1;
 800ebe4:	2301      	movs	r3, #1
 800ebe6:	61bb      	str	r3, [r7, #24]
 800ebe8:	e010      	b.n	800ec0c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	689b      	ldr	r3, [r3, #8]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d10c      	bne.n	800ec0c <osThreadNew+0xca>
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	68db      	ldr	r3, [r3, #12]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d108      	bne.n	800ec0c <osThreadNew+0xca>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	691b      	ldr	r3, [r3, #16]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d104      	bne.n	800ec0c <osThreadNew+0xca>
          mem = 0;
 800ec02:	2300      	movs	r3, #0
 800ec04:	61bb      	str	r3, [r7, #24]
 800ec06:	e001      	b.n	800ec0c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ec08:	2300      	movs	r3, #0
 800ec0a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ec0c:	69bb      	ldr	r3, [r7, #24]
 800ec0e:	2b01      	cmp	r3, #1
 800ec10:	d110      	bne.n	800ec34 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ec16:	687a      	ldr	r2, [r7, #4]
 800ec18:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ec1a:	9202      	str	r2, [sp, #8]
 800ec1c:	9301      	str	r3, [sp, #4]
 800ec1e:	69fb      	ldr	r3, [r7, #28]
 800ec20:	9300      	str	r3, [sp, #0]
 800ec22:	68bb      	ldr	r3, [r7, #8]
 800ec24:	6a3a      	ldr	r2, [r7, #32]
 800ec26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ec28:	68f8      	ldr	r0, [r7, #12]
 800ec2a:	f001 f971 	bl	800ff10 <xTaskCreateStatic>
 800ec2e:	4603      	mov	r3, r0
 800ec30:	613b      	str	r3, [r7, #16]
 800ec32:	e013      	b.n	800ec5c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ec34:	69bb      	ldr	r3, [r7, #24]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d110      	bne.n	800ec5c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ec3a:	6a3b      	ldr	r3, [r7, #32]
 800ec3c:	b29a      	uxth	r2, r3
 800ec3e:	f107 0310 	add.w	r3, r7, #16
 800ec42:	9301      	str	r3, [sp, #4]
 800ec44:	69fb      	ldr	r3, [r7, #28]
 800ec46:	9300      	str	r3, [sp, #0]
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ec4c:	68f8      	ldr	r0, [r7, #12]
 800ec4e:	f001 f9bf 	bl	800ffd0 <xTaskCreate>
 800ec52:	4603      	mov	r3, r0
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d001      	beq.n	800ec5c <osThreadNew+0x11a>
            hTask = NULL;
 800ec58:	2300      	movs	r3, #0
 800ec5a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ec5c:	693b      	ldr	r3, [r7, #16]
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3728      	adds	r7, #40	@ 0x28
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}

0800ec66 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ec66:	b580      	push	{r7, lr}
 800ec68:	b084      	sub	sp, #16
 800ec6a:	af00      	add	r7, sp, #0
 800ec6c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec6e:	f3ef 8305 	mrs	r3, IPSR
 800ec72:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec74:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d003      	beq.n	800ec82 <osDelay+0x1c>
    stat = osErrorISR;
 800ec7a:	f06f 0305 	mvn.w	r3, #5
 800ec7e:	60fb      	str	r3, [r7, #12]
 800ec80:	e007      	b.n	800ec92 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ec82:	2300      	movs	r3, #0
 800ec84:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d002      	beq.n	800ec92 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ec8c:	6878      	ldr	r0, [r7, #4]
 800ec8e:	f001 fb7d 	bl	801038c <vTaskDelay>
    }
  }

  return (stat);
 800ec92:	68fb      	ldr	r3, [r7, #12]
}
 800ec94:	4618      	mov	r0, r3
 800ec96:	3710      	adds	r7, #16
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	bd80      	pop	{r7, pc}

0800ec9c <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b086      	sub	sp, #24
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eca4:	f3ef 8305 	mrs	r3, IPSR
 800eca8:	60fb      	str	r3, [r7, #12]
  return(result);
 800ecaa:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d003      	beq.n	800ecb8 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800ecb0:	f06f 0305 	mvn.w	r3, #5
 800ecb4:	617b      	str	r3, [r7, #20]
 800ecb6:	e019      	b.n	800ecec <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800ecb8:	2300      	movs	r3, #0
 800ecba:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800ecbc:	f001 fcb8 	bl	8010630 <xTaskGetTickCount>
 800ecc0:	4603      	mov	r3, r0
 800ecc2:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800ecc4:	68bb      	ldr	r3, [r7, #8]
 800ecc6:	687a      	ldr	r2, [r7, #4]
 800ecc8:	1ad3      	subs	r3, r2, r3
 800ecca:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800eccc:	693b      	ldr	r3, [r7, #16]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d009      	beq.n	800ece6 <osDelayUntil+0x4a>
 800ecd2:	693b      	ldr	r3, [r7, #16]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	db06      	blt.n	800ece6 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800ecd8:	f107 0308 	add.w	r3, r7, #8
 800ecdc:	6939      	ldr	r1, [r7, #16]
 800ecde:	4618      	mov	r0, r3
 800ece0:	f001 fad4 	bl	801028c <vTaskDelayUntil>
 800ece4:	e002      	b.n	800ecec <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800ece6:	f06f 0303 	mvn.w	r3, #3
 800ecea:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800ecec:	697b      	ldr	r3, [r7, #20]
}
 800ecee:	4618      	mov	r0, r3
 800ecf0:	3718      	adds	r7, #24
 800ecf2:	46bd      	mov	sp, r7
 800ecf4:	bd80      	pop	{r7, pc}

0800ecf6 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ecf6:	b580      	push	{r7, lr}
 800ecf8:	b088      	sub	sp, #32
 800ecfa:	af00      	add	r7, sp, #0
 800ecfc:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed02:	f3ef 8305 	mrs	r3, IPSR
 800ed06:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed08:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d174      	bne.n	800edf8 <osMutexNew+0x102>
    if (attr != NULL) {
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d003      	beq.n	800ed1c <osMutexNew+0x26>
      type = attr->attr_bits;
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	685b      	ldr	r3, [r3, #4]
 800ed18:	61bb      	str	r3, [r7, #24]
 800ed1a:	e001      	b.n	800ed20 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ed20:	69bb      	ldr	r3, [r7, #24]
 800ed22:	f003 0301 	and.w	r3, r3, #1
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d002      	beq.n	800ed30 <osMutexNew+0x3a>
      rmtx = 1U;
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	617b      	str	r3, [r7, #20]
 800ed2e:	e001      	b.n	800ed34 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800ed30:	2300      	movs	r3, #0
 800ed32:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ed34:	69bb      	ldr	r3, [r7, #24]
 800ed36:	f003 0308 	and.w	r3, r3, #8
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d15c      	bne.n	800edf8 <osMutexNew+0x102>
      mem = -1;
 800ed3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ed42:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d015      	beq.n	800ed76 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	689b      	ldr	r3, [r3, #8]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d006      	beq.n	800ed60 <osMutexNew+0x6a>
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	68db      	ldr	r3, [r3, #12]
 800ed56:	2b4f      	cmp	r3, #79	@ 0x4f
 800ed58:	d902      	bls.n	800ed60 <osMutexNew+0x6a>
          mem = 1;
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	613b      	str	r3, [r7, #16]
 800ed5e:	e00c      	b.n	800ed7a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	689b      	ldr	r3, [r3, #8]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d108      	bne.n	800ed7a <osMutexNew+0x84>
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	68db      	ldr	r3, [r3, #12]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d104      	bne.n	800ed7a <osMutexNew+0x84>
            mem = 0;
 800ed70:	2300      	movs	r3, #0
 800ed72:	613b      	str	r3, [r7, #16]
 800ed74:	e001      	b.n	800ed7a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800ed76:	2300      	movs	r3, #0
 800ed78:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800ed7a:	693b      	ldr	r3, [r7, #16]
 800ed7c:	2b01      	cmp	r3, #1
 800ed7e:	d112      	bne.n	800eda6 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800ed80:	697b      	ldr	r3, [r7, #20]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d007      	beq.n	800ed96 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	689b      	ldr	r3, [r3, #8]
 800ed8a:	4619      	mov	r1, r3
 800ed8c:	2004      	movs	r0, #4
 800ed8e:	f000 fb20 	bl	800f3d2 <xQueueCreateMutexStatic>
 800ed92:	61f8      	str	r0, [r7, #28]
 800ed94:	e016      	b.n	800edc4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	689b      	ldr	r3, [r3, #8]
 800ed9a:	4619      	mov	r1, r3
 800ed9c:	2001      	movs	r0, #1
 800ed9e:	f000 fb18 	bl	800f3d2 <xQueueCreateMutexStatic>
 800eda2:	61f8      	str	r0, [r7, #28]
 800eda4:	e00e      	b.n	800edc4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800eda6:	693b      	ldr	r3, [r7, #16]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d10b      	bne.n	800edc4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d004      	beq.n	800edbc <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800edb2:	2004      	movs	r0, #4
 800edb4:	f000 faf5 	bl	800f3a2 <xQueueCreateMutex>
 800edb8:	61f8      	str	r0, [r7, #28]
 800edba:	e003      	b.n	800edc4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800edbc:	2001      	movs	r0, #1
 800edbe:	f000 faf0 	bl	800f3a2 <xQueueCreateMutex>
 800edc2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800edc4:	69fb      	ldr	r3, [r7, #28]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d00c      	beq.n	800ede4 <osMutexNew+0xee>
        if (attr != NULL) {
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d003      	beq.n	800edd8 <osMutexNew+0xe2>
          name = attr->name;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	60fb      	str	r3, [r7, #12]
 800edd6:	e001      	b.n	800eddc <osMutexNew+0xe6>
        } else {
          name = NULL;
 800edd8:	2300      	movs	r3, #0
 800edda:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800eddc:	68f9      	ldr	r1, [r7, #12]
 800edde:	69f8      	ldr	r0, [r7, #28]
 800ede0:	f001 f838 	bl	800fe54 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ede4:	69fb      	ldr	r3, [r7, #28]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d006      	beq.n	800edf8 <osMutexNew+0x102>
 800edea:	697b      	ldr	r3, [r7, #20]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d003      	beq.n	800edf8 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800edf0:	69fb      	ldr	r3, [r7, #28]
 800edf2:	f043 0301 	orr.w	r3, r3, #1
 800edf6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800edf8:	69fb      	ldr	r3, [r7, #28]
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3720      	adds	r7, #32
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b086      	sub	sp, #24
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
 800ee0a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f023 0301 	bic.w	r3, r3, #1
 800ee12:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	f003 0301 	and.w	r3, r3, #1
 800ee1a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee20:	f3ef 8305 	mrs	r3, IPSR
 800ee24:	60bb      	str	r3, [r7, #8]
  return(result);
 800ee26:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d003      	beq.n	800ee34 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800ee2c:	f06f 0305 	mvn.w	r3, #5
 800ee30:	617b      	str	r3, [r7, #20]
 800ee32:	e02c      	b.n	800ee8e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800ee34:	693b      	ldr	r3, [r7, #16]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d103      	bne.n	800ee42 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800ee3a:	f06f 0303 	mvn.w	r3, #3
 800ee3e:	617b      	str	r3, [r7, #20]
 800ee40:	e025      	b.n	800ee8e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d011      	beq.n	800ee6c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ee48:	6839      	ldr	r1, [r7, #0]
 800ee4a:	6938      	ldr	r0, [r7, #16]
 800ee4c:	f000 fb11 	bl	800f472 <xQueueTakeMutexRecursive>
 800ee50:	4603      	mov	r3, r0
 800ee52:	2b01      	cmp	r3, #1
 800ee54:	d01b      	beq.n	800ee8e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d003      	beq.n	800ee64 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800ee5c:	f06f 0301 	mvn.w	r3, #1
 800ee60:	617b      	str	r3, [r7, #20]
 800ee62:	e014      	b.n	800ee8e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ee64:	f06f 0302 	mvn.w	r3, #2
 800ee68:	617b      	str	r3, [r7, #20]
 800ee6a:	e010      	b.n	800ee8e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800ee6c:	6839      	ldr	r1, [r7, #0]
 800ee6e:	6938      	ldr	r0, [r7, #16]
 800ee70:	f000 fdb8 	bl	800f9e4 <xQueueSemaphoreTake>
 800ee74:	4603      	mov	r3, r0
 800ee76:	2b01      	cmp	r3, #1
 800ee78:	d009      	beq.n	800ee8e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d003      	beq.n	800ee88 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800ee80:	f06f 0301 	mvn.w	r3, #1
 800ee84:	617b      	str	r3, [r7, #20]
 800ee86:	e002      	b.n	800ee8e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ee88:	f06f 0302 	mvn.w	r3, #2
 800ee8c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800ee8e:	697b      	ldr	r3, [r7, #20]
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	3718      	adds	r7, #24
 800ee94:	46bd      	mov	sp, r7
 800ee96:	bd80      	pop	{r7, pc}

0800ee98 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	b086      	sub	sp, #24
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	f023 0301 	bic.w	r3, r3, #1
 800eea6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f003 0301 	and.w	r3, r3, #1
 800eeae:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eeb4:	f3ef 8305 	mrs	r3, IPSR
 800eeb8:	60bb      	str	r3, [r7, #8]
  return(result);
 800eeba:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d003      	beq.n	800eec8 <osMutexRelease+0x30>
    stat = osErrorISR;
 800eec0:	f06f 0305 	mvn.w	r3, #5
 800eec4:	617b      	str	r3, [r7, #20]
 800eec6:	e01f      	b.n	800ef08 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800eec8:	693b      	ldr	r3, [r7, #16]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d103      	bne.n	800eed6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800eece:	f06f 0303 	mvn.w	r3, #3
 800eed2:	617b      	str	r3, [r7, #20]
 800eed4:	e018      	b.n	800ef08 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d009      	beq.n	800eef0 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800eedc:	6938      	ldr	r0, [r7, #16]
 800eede:	f000 fa93 	bl	800f408 <xQueueGiveMutexRecursive>
 800eee2:	4603      	mov	r3, r0
 800eee4:	2b01      	cmp	r3, #1
 800eee6:	d00f      	beq.n	800ef08 <osMutexRelease+0x70>
        stat = osErrorResource;
 800eee8:	f06f 0302 	mvn.w	r3, #2
 800eeec:	617b      	str	r3, [r7, #20]
 800eeee:	e00b      	b.n	800ef08 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800eef0:	2300      	movs	r3, #0
 800eef2:	2200      	movs	r2, #0
 800eef4:	2100      	movs	r1, #0
 800eef6:	6938      	ldr	r0, [r7, #16]
 800eef8:	f000 faf2 	bl	800f4e0 <xQueueGenericSend>
 800eefc:	4603      	mov	r3, r0
 800eefe:	2b01      	cmp	r3, #1
 800ef00:	d002      	beq.n	800ef08 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ef02:	f06f 0302 	mvn.w	r3, #2
 800ef06:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ef08:	697b      	ldr	r3, [r7, #20]
}
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	3718      	adds	r7, #24
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}
	...

0800ef14 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ef14:	b480      	push	{r7}
 800ef16:	b085      	sub	sp, #20
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	60f8      	str	r0, [r7, #12]
 800ef1c:	60b9      	str	r1, [r7, #8]
 800ef1e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	4a07      	ldr	r2, [pc, #28]	@ (800ef40 <vApplicationGetIdleTaskMemory+0x2c>)
 800ef24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	4a06      	ldr	r2, [pc, #24]	@ (800ef44 <vApplicationGetIdleTaskMemory+0x30>)
 800ef2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2280      	movs	r2, #128	@ 0x80
 800ef30:	601a      	str	r2, [r3, #0]
}
 800ef32:	bf00      	nop
 800ef34:	3714      	adds	r7, #20
 800ef36:	46bd      	mov	sp, r7
 800ef38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3c:	4770      	bx	lr
 800ef3e:	bf00      	nop
 800ef40:	20003a54 	.word	0x20003a54
 800ef44:	20003afc 	.word	0x20003afc

0800ef48 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ef48:	b480      	push	{r7}
 800ef4a:	b085      	sub	sp, #20
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	60f8      	str	r0, [r7, #12]
 800ef50:	60b9      	str	r1, [r7, #8]
 800ef52:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	4a07      	ldr	r2, [pc, #28]	@ (800ef74 <vApplicationGetTimerTaskMemory+0x2c>)
 800ef58:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ef5a:	68bb      	ldr	r3, [r7, #8]
 800ef5c:	4a06      	ldr	r2, [pc, #24]	@ (800ef78 <vApplicationGetTimerTaskMemory+0x30>)
 800ef5e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ef66:	601a      	str	r2, [r3, #0]
}
 800ef68:	bf00      	nop
 800ef6a:	3714      	adds	r7, #20
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef72:	4770      	bx	lr
 800ef74:	20003cfc 	.word	0x20003cfc
 800ef78:	20003da4 	.word	0x20003da4

0800ef7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	b083      	sub	sp, #12
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f103 0208 	add.w	r2, r3, #8
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	f04f 32ff 	mov.w	r2, #4294967295
 800ef94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f103 0208 	add.w	r2, r3, #8
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	f103 0208 	add.w	r2, r3, #8
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	2200      	movs	r2, #0
 800efae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800efb0:	bf00      	nop
 800efb2:	370c      	adds	r7, #12
 800efb4:	46bd      	mov	sp, r7
 800efb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efba:	4770      	bx	lr

0800efbc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800efbc:	b480      	push	{r7}
 800efbe:	b083      	sub	sp, #12
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	2200      	movs	r2, #0
 800efc8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800efca:	bf00      	nop
 800efcc:	370c      	adds	r7, #12
 800efce:	46bd      	mov	sp, r7
 800efd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd4:	4770      	bx	lr

0800efd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800efd6:	b480      	push	{r7}
 800efd8:	b085      	sub	sp, #20
 800efda:	af00      	add	r7, sp, #0
 800efdc:	6078      	str	r0, [r7, #4]
 800efde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	685b      	ldr	r3, [r3, #4]
 800efe4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800efe6:	683b      	ldr	r3, [r7, #0]
 800efe8:	68fa      	ldr	r2, [r7, #12]
 800efea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	689a      	ldr	r2, [r3, #8]
 800eff0:	683b      	ldr	r3, [r7, #0]
 800eff2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	689b      	ldr	r3, [r3, #8]
 800eff8:	683a      	ldr	r2, [r7, #0]
 800effa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	683a      	ldr	r2, [r7, #0]
 800f000:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	687a      	ldr	r2, [r7, #4]
 800f006:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	1c5a      	adds	r2, r3, #1
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	601a      	str	r2, [r3, #0]
}
 800f012:	bf00      	nop
 800f014:	3714      	adds	r7, #20
 800f016:	46bd      	mov	sp, r7
 800f018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01c:	4770      	bx	lr

0800f01e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f01e:	b480      	push	{r7}
 800f020:	b085      	sub	sp, #20
 800f022:	af00      	add	r7, sp, #0
 800f024:	6078      	str	r0, [r7, #4]
 800f026:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f028:	683b      	ldr	r3, [r7, #0]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f02e:	68bb      	ldr	r3, [r7, #8]
 800f030:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f034:	d103      	bne.n	800f03e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	691b      	ldr	r3, [r3, #16]
 800f03a:	60fb      	str	r3, [r7, #12]
 800f03c:	e00c      	b.n	800f058 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	3308      	adds	r3, #8
 800f042:	60fb      	str	r3, [r7, #12]
 800f044:	e002      	b.n	800f04c <vListInsert+0x2e>
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	685b      	ldr	r3, [r3, #4]
 800f04a:	60fb      	str	r3, [r7, #12]
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	685b      	ldr	r3, [r3, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	68ba      	ldr	r2, [r7, #8]
 800f054:	429a      	cmp	r2, r3
 800f056:	d2f6      	bcs.n	800f046 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	685a      	ldr	r2, [r3, #4]
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	685b      	ldr	r3, [r3, #4]
 800f064:	683a      	ldr	r2, [r7, #0]
 800f066:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	68fa      	ldr	r2, [r7, #12]
 800f06c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	683a      	ldr	r2, [r7, #0]
 800f072:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	687a      	ldr	r2, [r7, #4]
 800f078:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	1c5a      	adds	r2, r3, #1
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	601a      	str	r2, [r3, #0]
}
 800f084:	bf00      	nop
 800f086:	3714      	adds	r7, #20
 800f088:	46bd      	mov	sp, r7
 800f08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08e:	4770      	bx	lr

0800f090 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f090:	b480      	push	{r7}
 800f092:	b085      	sub	sp, #20
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	691b      	ldr	r3, [r3, #16]
 800f09c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	685b      	ldr	r3, [r3, #4]
 800f0a2:	687a      	ldr	r2, [r7, #4]
 800f0a4:	6892      	ldr	r2, [r2, #8]
 800f0a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	689b      	ldr	r3, [r3, #8]
 800f0ac:	687a      	ldr	r2, [r7, #4]
 800f0ae:	6852      	ldr	r2, [r2, #4]
 800f0b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	685b      	ldr	r3, [r3, #4]
 800f0b6:	687a      	ldr	r2, [r7, #4]
 800f0b8:	429a      	cmp	r2, r3
 800f0ba:	d103      	bne.n	800f0c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	689a      	ldr	r2, [r3, #8]
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	1e5a      	subs	r2, r3, #1
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681b      	ldr	r3, [r3, #0]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3714      	adds	r7, #20
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e2:	4770      	bx	lr

0800f0e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b084      	sub	sp, #16
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
 800f0ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d10b      	bne.n	800f110 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0fc:	f383 8811 	msr	BASEPRI, r3
 800f100:	f3bf 8f6f 	isb	sy
 800f104:	f3bf 8f4f 	dsb	sy
 800f108:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f10a:	bf00      	nop
 800f10c:	bf00      	nop
 800f10e:	e7fd      	b.n	800f10c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f110:	f002 fe8a 	bl	8011e28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	681a      	ldr	r2, [r3, #0]
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f11c:	68f9      	ldr	r1, [r7, #12]
 800f11e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f120:	fb01 f303 	mul.w	r3, r1, r3
 800f124:	441a      	add	r2, r3
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	2200      	movs	r2, #0
 800f12e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	681a      	ldr	r2, [r3, #0]
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	681a      	ldr	r2, [r3, #0]
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f140:	3b01      	subs	r3, #1
 800f142:	68f9      	ldr	r1, [r7, #12]
 800f144:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f146:	fb01 f303 	mul.w	r3, r1, r3
 800f14a:	441a      	add	r2, r3
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	22ff      	movs	r2, #255	@ 0xff
 800f154:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	22ff      	movs	r2, #255	@ 0xff
 800f15c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d114      	bne.n	800f190 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	691b      	ldr	r3, [r3, #16]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d01a      	beq.n	800f1a4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	3310      	adds	r3, #16
 800f172:	4618      	mov	r0, r3
 800f174:	f001 fc14 	bl	80109a0 <xTaskRemoveFromEventList>
 800f178:	4603      	mov	r3, r0
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d012      	beq.n	800f1a4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f17e:	4b0d      	ldr	r3, [pc, #52]	@ (800f1b4 <xQueueGenericReset+0xd0>)
 800f180:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f184:	601a      	str	r2, [r3, #0]
 800f186:	f3bf 8f4f 	dsb	sy
 800f18a:	f3bf 8f6f 	isb	sy
 800f18e:	e009      	b.n	800f1a4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	3310      	adds	r3, #16
 800f194:	4618      	mov	r0, r3
 800f196:	f7ff fef1 	bl	800ef7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	3324      	adds	r3, #36	@ 0x24
 800f19e:	4618      	mov	r0, r3
 800f1a0:	f7ff feec 	bl	800ef7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f1a4:	f002 fe72 	bl	8011e8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f1a8:	2301      	movs	r3, #1
}
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	3710      	adds	r7, #16
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	bd80      	pop	{r7, pc}
 800f1b2:	bf00      	nop
 800f1b4:	e000ed04 	.word	0xe000ed04

0800f1b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f1b8:	b580      	push	{r7, lr}
 800f1ba:	b08e      	sub	sp, #56	@ 0x38
 800f1bc:	af02      	add	r7, sp, #8
 800f1be:	60f8      	str	r0, [r7, #12]
 800f1c0:	60b9      	str	r1, [r7, #8]
 800f1c2:	607a      	str	r2, [r7, #4]
 800f1c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d10b      	bne.n	800f1e4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f1cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1d0:	f383 8811 	msr	BASEPRI, r3
 800f1d4:	f3bf 8f6f 	isb	sy
 800f1d8:	f3bf 8f4f 	dsb	sy
 800f1dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f1de:	bf00      	nop
 800f1e0:	bf00      	nop
 800f1e2:	e7fd      	b.n	800f1e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d10b      	bne.n	800f202 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f1ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1ee:	f383 8811 	msr	BASEPRI, r3
 800f1f2:	f3bf 8f6f 	isb	sy
 800f1f6:	f3bf 8f4f 	dsb	sy
 800f1fa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f1fc:	bf00      	nop
 800f1fe:	bf00      	nop
 800f200:	e7fd      	b.n	800f1fe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d002      	beq.n	800f20e <xQueueGenericCreateStatic+0x56>
 800f208:	68bb      	ldr	r3, [r7, #8]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d001      	beq.n	800f212 <xQueueGenericCreateStatic+0x5a>
 800f20e:	2301      	movs	r3, #1
 800f210:	e000      	b.n	800f214 <xQueueGenericCreateStatic+0x5c>
 800f212:	2300      	movs	r3, #0
 800f214:	2b00      	cmp	r3, #0
 800f216:	d10b      	bne.n	800f230 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f21c:	f383 8811 	msr	BASEPRI, r3
 800f220:	f3bf 8f6f 	isb	sy
 800f224:	f3bf 8f4f 	dsb	sy
 800f228:	623b      	str	r3, [r7, #32]
}
 800f22a:	bf00      	nop
 800f22c:	bf00      	nop
 800f22e:	e7fd      	b.n	800f22c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	2b00      	cmp	r3, #0
 800f234:	d102      	bne.n	800f23c <xQueueGenericCreateStatic+0x84>
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d101      	bne.n	800f240 <xQueueGenericCreateStatic+0x88>
 800f23c:	2301      	movs	r3, #1
 800f23e:	e000      	b.n	800f242 <xQueueGenericCreateStatic+0x8a>
 800f240:	2300      	movs	r3, #0
 800f242:	2b00      	cmp	r3, #0
 800f244:	d10b      	bne.n	800f25e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f24a:	f383 8811 	msr	BASEPRI, r3
 800f24e:	f3bf 8f6f 	isb	sy
 800f252:	f3bf 8f4f 	dsb	sy
 800f256:	61fb      	str	r3, [r7, #28]
}
 800f258:	bf00      	nop
 800f25a:	bf00      	nop
 800f25c:	e7fd      	b.n	800f25a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f25e:	2350      	movs	r3, #80	@ 0x50
 800f260:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f262:	697b      	ldr	r3, [r7, #20]
 800f264:	2b50      	cmp	r3, #80	@ 0x50
 800f266:	d00b      	beq.n	800f280 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f26c:	f383 8811 	msr	BASEPRI, r3
 800f270:	f3bf 8f6f 	isb	sy
 800f274:	f3bf 8f4f 	dsb	sy
 800f278:	61bb      	str	r3, [r7, #24]
}
 800f27a:	bf00      	nop
 800f27c:	bf00      	nop
 800f27e:	e7fd      	b.n	800f27c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f280:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d00d      	beq.n	800f2a8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f28c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f28e:	2201      	movs	r2, #1
 800f290:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f294:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f29a:	9300      	str	r3, [sp, #0]
 800f29c:	4613      	mov	r3, r2
 800f29e:	687a      	ldr	r2, [r7, #4]
 800f2a0:	68b9      	ldr	r1, [r7, #8]
 800f2a2:	68f8      	ldr	r0, [r7, #12]
 800f2a4:	f000 f840 	bl	800f328 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f2a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	3730      	adds	r7, #48	@ 0x30
 800f2ae:	46bd      	mov	sp, r7
 800f2b0:	bd80      	pop	{r7, pc}

0800f2b2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f2b2:	b580      	push	{r7, lr}
 800f2b4:	b08a      	sub	sp, #40	@ 0x28
 800f2b6:	af02      	add	r7, sp, #8
 800f2b8:	60f8      	str	r0, [r7, #12]
 800f2ba:	60b9      	str	r1, [r7, #8]
 800f2bc:	4613      	mov	r3, r2
 800f2be:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d10b      	bne.n	800f2de <xQueueGenericCreate+0x2c>
	__asm volatile
 800f2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2ca:	f383 8811 	msr	BASEPRI, r3
 800f2ce:	f3bf 8f6f 	isb	sy
 800f2d2:	f3bf 8f4f 	dsb	sy
 800f2d6:	613b      	str	r3, [r7, #16]
}
 800f2d8:	bf00      	nop
 800f2da:	bf00      	nop
 800f2dc:	e7fd      	b.n	800f2da <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	68ba      	ldr	r2, [r7, #8]
 800f2e2:	fb02 f303 	mul.w	r3, r2, r3
 800f2e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f2e8:	69fb      	ldr	r3, [r7, #28]
 800f2ea:	3350      	adds	r3, #80	@ 0x50
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	f002 febd 	bl	801206c <pvPortMalloc>
 800f2f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f2f4:	69bb      	ldr	r3, [r7, #24]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d011      	beq.n	800f31e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f2fa:	69bb      	ldr	r3, [r7, #24]
 800f2fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f2fe:	697b      	ldr	r3, [r7, #20]
 800f300:	3350      	adds	r3, #80	@ 0x50
 800f302:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f304:	69bb      	ldr	r3, [r7, #24]
 800f306:	2200      	movs	r2, #0
 800f308:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f30c:	79fa      	ldrb	r2, [r7, #7]
 800f30e:	69bb      	ldr	r3, [r7, #24]
 800f310:	9300      	str	r3, [sp, #0]
 800f312:	4613      	mov	r3, r2
 800f314:	697a      	ldr	r2, [r7, #20]
 800f316:	68b9      	ldr	r1, [r7, #8]
 800f318:	68f8      	ldr	r0, [r7, #12]
 800f31a:	f000 f805 	bl	800f328 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f31e:	69bb      	ldr	r3, [r7, #24]
	}
 800f320:	4618      	mov	r0, r3
 800f322:	3720      	adds	r7, #32
 800f324:	46bd      	mov	sp, r7
 800f326:	bd80      	pop	{r7, pc}

0800f328 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	b084      	sub	sp, #16
 800f32c:	af00      	add	r7, sp, #0
 800f32e:	60f8      	str	r0, [r7, #12]
 800f330:	60b9      	str	r1, [r7, #8]
 800f332:	607a      	str	r2, [r7, #4]
 800f334:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f336:	68bb      	ldr	r3, [r7, #8]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d103      	bne.n	800f344 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f33c:	69bb      	ldr	r3, [r7, #24]
 800f33e:	69ba      	ldr	r2, [r7, #24]
 800f340:	601a      	str	r2, [r3, #0]
 800f342:	e002      	b.n	800f34a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f344:	69bb      	ldr	r3, [r7, #24]
 800f346:	687a      	ldr	r2, [r7, #4]
 800f348:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f34a:	69bb      	ldr	r3, [r7, #24]
 800f34c:	68fa      	ldr	r2, [r7, #12]
 800f34e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f350:	69bb      	ldr	r3, [r7, #24]
 800f352:	68ba      	ldr	r2, [r7, #8]
 800f354:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f356:	2101      	movs	r1, #1
 800f358:	69b8      	ldr	r0, [r7, #24]
 800f35a:	f7ff fec3 	bl	800f0e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f35e:	69bb      	ldr	r3, [r7, #24]
 800f360:	78fa      	ldrb	r2, [r7, #3]
 800f362:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f366:	bf00      	nop
 800f368:	3710      	adds	r7, #16
 800f36a:	46bd      	mov	sp, r7
 800f36c:	bd80      	pop	{r7, pc}

0800f36e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f36e:	b580      	push	{r7, lr}
 800f370:	b082      	sub	sp, #8
 800f372:	af00      	add	r7, sp, #0
 800f374:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d00e      	beq.n	800f39a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	2200      	movs	r2, #0
 800f380:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	2200      	movs	r2, #0
 800f386:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	2200      	movs	r2, #0
 800f38c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f38e:	2300      	movs	r3, #0
 800f390:	2200      	movs	r2, #0
 800f392:	2100      	movs	r1, #0
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f000 f8a3 	bl	800f4e0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f39a:	bf00      	nop
 800f39c:	3708      	adds	r7, #8
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}

0800f3a2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f3a2:	b580      	push	{r7, lr}
 800f3a4:	b086      	sub	sp, #24
 800f3a6:	af00      	add	r7, sp, #0
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f3ac:	2301      	movs	r3, #1
 800f3ae:	617b      	str	r3, [r7, #20]
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f3b4:	79fb      	ldrb	r3, [r7, #7]
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	6939      	ldr	r1, [r7, #16]
 800f3ba:	6978      	ldr	r0, [r7, #20]
 800f3bc:	f7ff ff79 	bl	800f2b2 <xQueueGenericCreate>
 800f3c0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f3c2:	68f8      	ldr	r0, [r7, #12]
 800f3c4:	f7ff ffd3 	bl	800f36e <prvInitialiseMutex>

		return xNewQueue;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
	}
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	3718      	adds	r7, #24
 800f3ce:	46bd      	mov	sp, r7
 800f3d0:	bd80      	pop	{r7, pc}

0800f3d2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f3d2:	b580      	push	{r7, lr}
 800f3d4:	b088      	sub	sp, #32
 800f3d6:	af02      	add	r7, sp, #8
 800f3d8:	4603      	mov	r3, r0
 800f3da:	6039      	str	r1, [r7, #0]
 800f3dc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f3de:	2301      	movs	r3, #1
 800f3e0:	617b      	str	r3, [r7, #20]
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f3e6:	79fb      	ldrb	r3, [r7, #7]
 800f3e8:	9300      	str	r3, [sp, #0]
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	6939      	ldr	r1, [r7, #16]
 800f3f0:	6978      	ldr	r0, [r7, #20]
 800f3f2:	f7ff fee1 	bl	800f1b8 <xQueueGenericCreateStatic>
 800f3f6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f3f8:	68f8      	ldr	r0, [r7, #12]
 800f3fa:	f7ff ffb8 	bl	800f36e <prvInitialiseMutex>

		return xNewQueue;
 800f3fe:	68fb      	ldr	r3, [r7, #12]
	}
 800f400:	4618      	mov	r0, r3
 800f402:	3718      	adds	r7, #24
 800f404:	46bd      	mov	sp, r7
 800f406:	bd80      	pop	{r7, pc}

0800f408 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800f408:	b590      	push	{r4, r7, lr}
 800f40a:	b087      	sub	sp, #28
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f414:	693b      	ldr	r3, [r7, #16]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d10b      	bne.n	800f432 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800f41a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f41e:	f383 8811 	msr	BASEPRI, r3
 800f422:	f3bf 8f6f 	isb	sy
 800f426:	f3bf 8f4f 	dsb	sy
 800f42a:	60fb      	str	r3, [r7, #12]
}
 800f42c:	bf00      	nop
 800f42e:	bf00      	nop
 800f430:	e7fd      	b.n	800f42e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f432:	693b      	ldr	r3, [r7, #16]
 800f434:	689c      	ldr	r4, [r3, #8]
 800f436:	f001 fcb1 	bl	8010d9c <xTaskGetCurrentTaskHandle>
 800f43a:	4603      	mov	r3, r0
 800f43c:	429c      	cmp	r4, r3
 800f43e:	d111      	bne.n	800f464 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800f440:	693b      	ldr	r3, [r7, #16]
 800f442:	68db      	ldr	r3, [r3, #12]
 800f444:	1e5a      	subs	r2, r3, #1
 800f446:	693b      	ldr	r3, [r7, #16]
 800f448:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800f44a:	693b      	ldr	r3, [r7, #16]
 800f44c:	68db      	ldr	r3, [r3, #12]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d105      	bne.n	800f45e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800f452:	2300      	movs	r3, #0
 800f454:	2200      	movs	r2, #0
 800f456:	2100      	movs	r1, #0
 800f458:	6938      	ldr	r0, [r7, #16]
 800f45a:	f000 f841 	bl	800f4e0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800f45e:	2301      	movs	r3, #1
 800f460:	617b      	str	r3, [r7, #20]
 800f462:	e001      	b.n	800f468 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800f464:	2300      	movs	r3, #0
 800f466:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800f468:	697b      	ldr	r3, [r7, #20]
	}
 800f46a:	4618      	mov	r0, r3
 800f46c:	371c      	adds	r7, #28
 800f46e:	46bd      	mov	sp, r7
 800f470:	bd90      	pop	{r4, r7, pc}

0800f472 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800f472:	b590      	push	{r4, r7, lr}
 800f474:	b087      	sub	sp, #28
 800f476:	af00      	add	r7, sp, #0
 800f478:	6078      	str	r0, [r7, #4]
 800f47a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f480:	693b      	ldr	r3, [r7, #16]
 800f482:	2b00      	cmp	r3, #0
 800f484:	d10b      	bne.n	800f49e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800f486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f48a:	f383 8811 	msr	BASEPRI, r3
 800f48e:	f3bf 8f6f 	isb	sy
 800f492:	f3bf 8f4f 	dsb	sy
 800f496:	60fb      	str	r3, [r7, #12]
}
 800f498:	bf00      	nop
 800f49a:	bf00      	nop
 800f49c:	e7fd      	b.n	800f49a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f49e:	693b      	ldr	r3, [r7, #16]
 800f4a0:	689c      	ldr	r4, [r3, #8]
 800f4a2:	f001 fc7b 	bl	8010d9c <xTaskGetCurrentTaskHandle>
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	429c      	cmp	r4, r3
 800f4aa:	d107      	bne.n	800f4bc <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f4ac:	693b      	ldr	r3, [r7, #16]
 800f4ae:	68db      	ldr	r3, [r3, #12]
 800f4b0:	1c5a      	adds	r2, r3, #1
 800f4b2:	693b      	ldr	r3, [r7, #16]
 800f4b4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800f4b6:	2301      	movs	r3, #1
 800f4b8:	617b      	str	r3, [r7, #20]
 800f4ba:	e00c      	b.n	800f4d6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800f4bc:	6839      	ldr	r1, [r7, #0]
 800f4be:	6938      	ldr	r0, [r7, #16]
 800f4c0:	f000 fa90 	bl	800f9e4 <xQueueSemaphoreTake>
 800f4c4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d004      	beq.n	800f4d6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f4cc:	693b      	ldr	r3, [r7, #16]
 800f4ce:	68db      	ldr	r3, [r3, #12]
 800f4d0:	1c5a      	adds	r2, r3, #1
 800f4d2:	693b      	ldr	r3, [r7, #16]
 800f4d4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800f4d6:	697b      	ldr	r3, [r7, #20]
	}
 800f4d8:	4618      	mov	r0, r3
 800f4da:	371c      	adds	r7, #28
 800f4dc:	46bd      	mov	sp, r7
 800f4de:	bd90      	pop	{r4, r7, pc}

0800f4e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b08e      	sub	sp, #56	@ 0x38
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	60f8      	str	r0, [r7, #12]
 800f4e8:	60b9      	str	r1, [r7, #8]
 800f4ea:	607a      	str	r2, [r7, #4]
 800f4ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d10b      	bne.n	800f514 <xQueueGenericSend+0x34>
	__asm volatile
 800f4fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f500:	f383 8811 	msr	BASEPRI, r3
 800f504:	f3bf 8f6f 	isb	sy
 800f508:	f3bf 8f4f 	dsb	sy
 800f50c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f50e:	bf00      	nop
 800f510:	bf00      	nop
 800f512:	e7fd      	b.n	800f510 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	2b00      	cmp	r3, #0
 800f518:	d103      	bne.n	800f522 <xQueueGenericSend+0x42>
 800f51a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f51c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d101      	bne.n	800f526 <xQueueGenericSend+0x46>
 800f522:	2301      	movs	r3, #1
 800f524:	e000      	b.n	800f528 <xQueueGenericSend+0x48>
 800f526:	2300      	movs	r3, #0
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d10b      	bne.n	800f544 <xQueueGenericSend+0x64>
	__asm volatile
 800f52c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f530:	f383 8811 	msr	BASEPRI, r3
 800f534:	f3bf 8f6f 	isb	sy
 800f538:	f3bf 8f4f 	dsb	sy
 800f53c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f53e:	bf00      	nop
 800f540:	bf00      	nop
 800f542:	e7fd      	b.n	800f540 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	2b02      	cmp	r3, #2
 800f548:	d103      	bne.n	800f552 <xQueueGenericSend+0x72>
 800f54a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f54c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f54e:	2b01      	cmp	r3, #1
 800f550:	d101      	bne.n	800f556 <xQueueGenericSend+0x76>
 800f552:	2301      	movs	r3, #1
 800f554:	e000      	b.n	800f558 <xQueueGenericSend+0x78>
 800f556:	2300      	movs	r3, #0
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d10b      	bne.n	800f574 <xQueueGenericSend+0x94>
	__asm volatile
 800f55c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f560:	f383 8811 	msr	BASEPRI, r3
 800f564:	f3bf 8f6f 	isb	sy
 800f568:	f3bf 8f4f 	dsb	sy
 800f56c:	623b      	str	r3, [r7, #32]
}
 800f56e:	bf00      	nop
 800f570:	bf00      	nop
 800f572:	e7fd      	b.n	800f570 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f574:	f001 fc22 	bl	8010dbc <xTaskGetSchedulerState>
 800f578:	4603      	mov	r3, r0
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d102      	bne.n	800f584 <xQueueGenericSend+0xa4>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d101      	bne.n	800f588 <xQueueGenericSend+0xa8>
 800f584:	2301      	movs	r3, #1
 800f586:	e000      	b.n	800f58a <xQueueGenericSend+0xaa>
 800f588:	2300      	movs	r3, #0
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d10b      	bne.n	800f5a6 <xQueueGenericSend+0xc6>
	__asm volatile
 800f58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f592:	f383 8811 	msr	BASEPRI, r3
 800f596:	f3bf 8f6f 	isb	sy
 800f59a:	f3bf 8f4f 	dsb	sy
 800f59e:	61fb      	str	r3, [r7, #28]
}
 800f5a0:	bf00      	nop
 800f5a2:	bf00      	nop
 800f5a4:	e7fd      	b.n	800f5a2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f5a6:	f002 fc3f 	bl	8011e28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f5aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5b2:	429a      	cmp	r2, r3
 800f5b4:	d302      	bcc.n	800f5bc <xQueueGenericSend+0xdc>
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	2b02      	cmp	r3, #2
 800f5ba:	d129      	bne.n	800f610 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f5bc:	683a      	ldr	r2, [r7, #0]
 800f5be:	68b9      	ldr	r1, [r7, #8]
 800f5c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f5c2:	f000 fb37 	bl	800fc34 <prvCopyDataToQueue>
 800f5c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d010      	beq.n	800f5f2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d2:	3324      	adds	r3, #36	@ 0x24
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	f001 f9e3 	bl	80109a0 <xTaskRemoveFromEventList>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d013      	beq.n	800f608 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f5e0:	4b3f      	ldr	r3, [pc, #252]	@ (800f6e0 <xQueueGenericSend+0x200>)
 800f5e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f5e6:	601a      	str	r2, [r3, #0]
 800f5e8:	f3bf 8f4f 	dsb	sy
 800f5ec:	f3bf 8f6f 	isb	sy
 800f5f0:	e00a      	b.n	800f608 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d007      	beq.n	800f608 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f5f8:	4b39      	ldr	r3, [pc, #228]	@ (800f6e0 <xQueueGenericSend+0x200>)
 800f5fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f5fe:	601a      	str	r2, [r3, #0]
 800f600:	f3bf 8f4f 	dsb	sy
 800f604:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f608:	f002 fc40 	bl	8011e8c <vPortExitCritical>
				return pdPASS;
 800f60c:	2301      	movs	r3, #1
 800f60e:	e063      	b.n	800f6d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d103      	bne.n	800f61e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f616:	f002 fc39 	bl	8011e8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f61a:	2300      	movs	r3, #0
 800f61c:	e05c      	b.n	800f6d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f61e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f620:	2b00      	cmp	r3, #0
 800f622:	d106      	bne.n	800f632 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f624:	f107 0314 	add.w	r3, r7, #20
 800f628:	4618      	mov	r0, r3
 800f62a:	f001 fa1d 	bl	8010a68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f62e:	2301      	movs	r3, #1
 800f630:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f632:	f002 fc2b 	bl	8011e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f636:	f000 ff4f 	bl	80104d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f63a:	f002 fbf5 	bl	8011e28 <vPortEnterCritical>
 800f63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f640:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f644:	b25b      	sxtb	r3, r3
 800f646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f64a:	d103      	bne.n	800f654 <xQueueGenericSend+0x174>
 800f64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f64e:	2200      	movs	r2, #0
 800f650:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f656:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f65a:	b25b      	sxtb	r3, r3
 800f65c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f660:	d103      	bne.n	800f66a <xQueueGenericSend+0x18a>
 800f662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f664:	2200      	movs	r2, #0
 800f666:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f66a:	f002 fc0f 	bl	8011e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f66e:	1d3a      	adds	r2, r7, #4
 800f670:	f107 0314 	add.w	r3, r7, #20
 800f674:	4611      	mov	r1, r2
 800f676:	4618      	mov	r0, r3
 800f678:	f001 fa0c 	bl	8010a94 <xTaskCheckForTimeOut>
 800f67c:	4603      	mov	r3, r0
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d124      	bne.n	800f6cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f682:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f684:	f000 fbce 	bl	800fe24 <prvIsQueueFull>
 800f688:	4603      	mov	r3, r0
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d018      	beq.n	800f6c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f690:	3310      	adds	r3, #16
 800f692:	687a      	ldr	r2, [r7, #4]
 800f694:	4611      	mov	r1, r2
 800f696:	4618      	mov	r0, r3
 800f698:	f001 f930 	bl	80108fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f69c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f69e:	f000 fb59 	bl	800fd54 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f6a2:	f000 ff27 	bl	80104f4 <xTaskResumeAll>
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	f47f af7c 	bne.w	800f5a6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f6ae:	4b0c      	ldr	r3, [pc, #48]	@ (800f6e0 <xQueueGenericSend+0x200>)
 800f6b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6b4:	601a      	str	r2, [r3, #0]
 800f6b6:	f3bf 8f4f 	dsb	sy
 800f6ba:	f3bf 8f6f 	isb	sy
 800f6be:	e772      	b.n	800f5a6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f6c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6c2:	f000 fb47 	bl	800fd54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f6c6:	f000 ff15 	bl	80104f4 <xTaskResumeAll>
 800f6ca:	e76c      	b.n	800f5a6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f6cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6ce:	f000 fb41 	bl	800fd54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f6d2:	f000 ff0f 	bl	80104f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f6d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f6d8:	4618      	mov	r0, r3
 800f6da:	3738      	adds	r7, #56	@ 0x38
 800f6dc:	46bd      	mov	sp, r7
 800f6de:	bd80      	pop	{r7, pc}
 800f6e0:	e000ed04 	.word	0xe000ed04

0800f6e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f6e4:	b580      	push	{r7, lr}
 800f6e6:	b090      	sub	sp, #64	@ 0x40
 800f6e8:	af00      	add	r7, sp, #0
 800f6ea:	60f8      	str	r0, [r7, #12]
 800f6ec:	60b9      	str	r1, [r7, #8]
 800f6ee:	607a      	str	r2, [r7, #4]
 800f6f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f6f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d10b      	bne.n	800f714 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f6fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f700:	f383 8811 	msr	BASEPRI, r3
 800f704:	f3bf 8f6f 	isb	sy
 800f708:	f3bf 8f4f 	dsb	sy
 800f70c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f70e:	bf00      	nop
 800f710:	bf00      	nop
 800f712:	e7fd      	b.n	800f710 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f714:	68bb      	ldr	r3, [r7, #8]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d103      	bne.n	800f722 <xQueueGenericSendFromISR+0x3e>
 800f71a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f71c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d101      	bne.n	800f726 <xQueueGenericSendFromISR+0x42>
 800f722:	2301      	movs	r3, #1
 800f724:	e000      	b.n	800f728 <xQueueGenericSendFromISR+0x44>
 800f726:	2300      	movs	r3, #0
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d10b      	bne.n	800f744 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f72c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f730:	f383 8811 	msr	BASEPRI, r3
 800f734:	f3bf 8f6f 	isb	sy
 800f738:	f3bf 8f4f 	dsb	sy
 800f73c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f73e:	bf00      	nop
 800f740:	bf00      	nop
 800f742:	e7fd      	b.n	800f740 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	2b02      	cmp	r3, #2
 800f748:	d103      	bne.n	800f752 <xQueueGenericSendFromISR+0x6e>
 800f74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f74c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f74e:	2b01      	cmp	r3, #1
 800f750:	d101      	bne.n	800f756 <xQueueGenericSendFromISR+0x72>
 800f752:	2301      	movs	r3, #1
 800f754:	e000      	b.n	800f758 <xQueueGenericSendFromISR+0x74>
 800f756:	2300      	movs	r3, #0
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d10b      	bne.n	800f774 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f760:	f383 8811 	msr	BASEPRI, r3
 800f764:	f3bf 8f6f 	isb	sy
 800f768:	f3bf 8f4f 	dsb	sy
 800f76c:	623b      	str	r3, [r7, #32]
}
 800f76e:	bf00      	nop
 800f770:	bf00      	nop
 800f772:	e7fd      	b.n	800f770 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f774:	f002 fc38 	bl	8011fe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f778:	f3ef 8211 	mrs	r2, BASEPRI
 800f77c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f780:	f383 8811 	msr	BASEPRI, r3
 800f784:	f3bf 8f6f 	isb	sy
 800f788:	f3bf 8f4f 	dsb	sy
 800f78c:	61fa      	str	r2, [r7, #28]
 800f78e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f790:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f792:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f796:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f79a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d302      	bcc.n	800f7a6 <xQueueGenericSendFromISR+0xc2>
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	2b02      	cmp	r3, #2
 800f7a4:	d12f      	bne.n	800f806 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f7a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f7ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f7b6:	683a      	ldr	r2, [r7, #0]
 800f7b8:	68b9      	ldr	r1, [r7, #8]
 800f7ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f7bc:	f000 fa3a 	bl	800fc34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f7c0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f7c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7c8:	d112      	bne.n	800f7f0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d016      	beq.n	800f800 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f7d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d4:	3324      	adds	r3, #36	@ 0x24
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f001 f8e2 	bl	80109a0 <xTaskRemoveFromEventList>
 800f7dc:	4603      	mov	r3, r0
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d00e      	beq.n	800f800 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d00b      	beq.n	800f800 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	2201      	movs	r2, #1
 800f7ec:	601a      	str	r2, [r3, #0]
 800f7ee:	e007      	b.n	800f800 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f7f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	b25a      	sxtb	r2, r3
 800f7fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f800:	2301      	movs	r3, #1
 800f802:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f804:	e001      	b.n	800f80a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f806:	2300      	movs	r3, #0
 800f808:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f80a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f80c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f80e:	697b      	ldr	r3, [r7, #20]
 800f810:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f814:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f818:	4618      	mov	r0, r3
 800f81a:	3740      	adds	r7, #64	@ 0x40
 800f81c:	46bd      	mov	sp, r7
 800f81e:	bd80      	pop	{r7, pc}

0800f820 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b08c      	sub	sp, #48	@ 0x30
 800f824:	af00      	add	r7, sp, #0
 800f826:	60f8      	str	r0, [r7, #12]
 800f828:	60b9      	str	r1, [r7, #8]
 800f82a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f82c:	2300      	movs	r3, #0
 800f82e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f836:	2b00      	cmp	r3, #0
 800f838:	d10b      	bne.n	800f852 <xQueueReceive+0x32>
	__asm volatile
 800f83a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f83e:	f383 8811 	msr	BASEPRI, r3
 800f842:	f3bf 8f6f 	isb	sy
 800f846:	f3bf 8f4f 	dsb	sy
 800f84a:	623b      	str	r3, [r7, #32]
}
 800f84c:	bf00      	nop
 800f84e:	bf00      	nop
 800f850:	e7fd      	b.n	800f84e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f852:	68bb      	ldr	r3, [r7, #8]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d103      	bne.n	800f860 <xQueueReceive+0x40>
 800f858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f85a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d101      	bne.n	800f864 <xQueueReceive+0x44>
 800f860:	2301      	movs	r3, #1
 800f862:	e000      	b.n	800f866 <xQueueReceive+0x46>
 800f864:	2300      	movs	r3, #0
 800f866:	2b00      	cmp	r3, #0
 800f868:	d10b      	bne.n	800f882 <xQueueReceive+0x62>
	__asm volatile
 800f86a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f86e:	f383 8811 	msr	BASEPRI, r3
 800f872:	f3bf 8f6f 	isb	sy
 800f876:	f3bf 8f4f 	dsb	sy
 800f87a:	61fb      	str	r3, [r7, #28]
}
 800f87c:	bf00      	nop
 800f87e:	bf00      	nop
 800f880:	e7fd      	b.n	800f87e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f882:	f001 fa9b 	bl	8010dbc <xTaskGetSchedulerState>
 800f886:	4603      	mov	r3, r0
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d102      	bne.n	800f892 <xQueueReceive+0x72>
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d101      	bne.n	800f896 <xQueueReceive+0x76>
 800f892:	2301      	movs	r3, #1
 800f894:	e000      	b.n	800f898 <xQueueReceive+0x78>
 800f896:	2300      	movs	r3, #0
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d10b      	bne.n	800f8b4 <xQueueReceive+0x94>
	__asm volatile
 800f89c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8a0:	f383 8811 	msr	BASEPRI, r3
 800f8a4:	f3bf 8f6f 	isb	sy
 800f8a8:	f3bf 8f4f 	dsb	sy
 800f8ac:	61bb      	str	r3, [r7, #24]
}
 800f8ae:	bf00      	nop
 800f8b0:	bf00      	nop
 800f8b2:	e7fd      	b.n	800f8b0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f8b4:	f002 fab8 	bl	8011e28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8bc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d01f      	beq.n	800f904 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f8c4:	68b9      	ldr	r1, [r7, #8]
 800f8c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f8c8:	f000 fa1e 	bl	800fd08 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8ce:	1e5a      	subs	r2, r3, #1
 800f8d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8d2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f8d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8d6:	691b      	ldr	r3, [r3, #16]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d00f      	beq.n	800f8fc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f8dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8de:	3310      	adds	r3, #16
 800f8e0:	4618      	mov	r0, r3
 800f8e2:	f001 f85d 	bl	80109a0 <xTaskRemoveFromEventList>
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d007      	beq.n	800f8fc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f8ec:	4b3c      	ldr	r3, [pc, #240]	@ (800f9e0 <xQueueReceive+0x1c0>)
 800f8ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8f2:	601a      	str	r2, [r3, #0]
 800f8f4:	f3bf 8f4f 	dsb	sy
 800f8f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f8fc:	f002 fac6 	bl	8011e8c <vPortExitCritical>
				return pdPASS;
 800f900:	2301      	movs	r3, #1
 800f902:	e069      	b.n	800f9d8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d103      	bne.n	800f912 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f90a:	f002 fabf 	bl	8011e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f90e:	2300      	movs	r3, #0
 800f910:	e062      	b.n	800f9d8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f914:	2b00      	cmp	r3, #0
 800f916:	d106      	bne.n	800f926 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f918:	f107 0310 	add.w	r3, r7, #16
 800f91c:	4618      	mov	r0, r3
 800f91e:	f001 f8a3 	bl	8010a68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f922:	2301      	movs	r3, #1
 800f924:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f926:	f002 fab1 	bl	8011e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f92a:	f000 fdd5 	bl	80104d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f92e:	f002 fa7b 	bl	8011e28 <vPortEnterCritical>
 800f932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f934:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f938:	b25b      	sxtb	r3, r3
 800f93a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f93e:	d103      	bne.n	800f948 <xQueueReceive+0x128>
 800f940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f942:	2200      	movs	r2, #0
 800f944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f94a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f94e:	b25b      	sxtb	r3, r3
 800f950:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f954:	d103      	bne.n	800f95e <xQueueReceive+0x13e>
 800f956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f958:	2200      	movs	r2, #0
 800f95a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f95e:	f002 fa95 	bl	8011e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f962:	1d3a      	adds	r2, r7, #4
 800f964:	f107 0310 	add.w	r3, r7, #16
 800f968:	4611      	mov	r1, r2
 800f96a:	4618      	mov	r0, r3
 800f96c:	f001 f892 	bl	8010a94 <xTaskCheckForTimeOut>
 800f970:	4603      	mov	r3, r0
 800f972:	2b00      	cmp	r3, #0
 800f974:	d123      	bne.n	800f9be <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f976:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f978:	f000 fa3e 	bl	800fdf8 <prvIsQueueEmpty>
 800f97c:	4603      	mov	r3, r0
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d017      	beq.n	800f9b2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f984:	3324      	adds	r3, #36	@ 0x24
 800f986:	687a      	ldr	r2, [r7, #4]
 800f988:	4611      	mov	r1, r2
 800f98a:	4618      	mov	r0, r3
 800f98c:	f000 ffb6 	bl	80108fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f990:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f992:	f000 f9df 	bl	800fd54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f996:	f000 fdad 	bl	80104f4 <xTaskResumeAll>
 800f99a:	4603      	mov	r3, r0
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d189      	bne.n	800f8b4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f9a0:	4b0f      	ldr	r3, [pc, #60]	@ (800f9e0 <xQueueReceive+0x1c0>)
 800f9a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9a6:	601a      	str	r2, [r3, #0]
 800f9a8:	f3bf 8f4f 	dsb	sy
 800f9ac:	f3bf 8f6f 	isb	sy
 800f9b0:	e780      	b.n	800f8b4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f9b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f9b4:	f000 f9ce 	bl	800fd54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f9b8:	f000 fd9c 	bl	80104f4 <xTaskResumeAll>
 800f9bc:	e77a      	b.n	800f8b4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f9be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f9c0:	f000 f9c8 	bl	800fd54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f9c4:	f000 fd96 	bl	80104f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f9c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f9ca:	f000 fa15 	bl	800fdf8 <prvIsQueueEmpty>
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	f43f af6f 	beq.w	800f8b4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f9d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f9d8:	4618      	mov	r0, r3
 800f9da:	3730      	adds	r7, #48	@ 0x30
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	bd80      	pop	{r7, pc}
 800f9e0:	e000ed04 	.word	0xe000ed04

0800f9e4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b08e      	sub	sp, #56	@ 0x38
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	6078      	str	r0, [r7, #4]
 800f9ec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f9fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d10b      	bne.n	800fa18 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800fa00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa04:	f383 8811 	msr	BASEPRI, r3
 800fa08:	f3bf 8f6f 	isb	sy
 800fa0c:	f3bf 8f4f 	dsb	sy
 800fa10:	623b      	str	r3, [r7, #32]
}
 800fa12:	bf00      	nop
 800fa14:	bf00      	nop
 800fa16:	e7fd      	b.n	800fa14 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fa18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d00b      	beq.n	800fa38 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800fa20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa24:	f383 8811 	msr	BASEPRI, r3
 800fa28:	f3bf 8f6f 	isb	sy
 800fa2c:	f3bf 8f4f 	dsb	sy
 800fa30:	61fb      	str	r3, [r7, #28]
}
 800fa32:	bf00      	nop
 800fa34:	bf00      	nop
 800fa36:	e7fd      	b.n	800fa34 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fa38:	f001 f9c0 	bl	8010dbc <xTaskGetSchedulerState>
 800fa3c:	4603      	mov	r3, r0
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d102      	bne.n	800fa48 <xQueueSemaphoreTake+0x64>
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d101      	bne.n	800fa4c <xQueueSemaphoreTake+0x68>
 800fa48:	2301      	movs	r3, #1
 800fa4a:	e000      	b.n	800fa4e <xQueueSemaphoreTake+0x6a>
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d10b      	bne.n	800fa6a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800fa52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa56:	f383 8811 	msr	BASEPRI, r3
 800fa5a:	f3bf 8f6f 	isb	sy
 800fa5e:	f3bf 8f4f 	dsb	sy
 800fa62:	61bb      	str	r3, [r7, #24]
}
 800fa64:	bf00      	nop
 800fa66:	bf00      	nop
 800fa68:	e7fd      	b.n	800fa66 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fa6a:	f002 f9dd 	bl	8011e28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800fa6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa72:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800fa74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d024      	beq.n	800fac4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800fa7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa7c:	1e5a      	subs	r2, r3, #1
 800fa7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa80:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fa82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d104      	bne.n	800fa94 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800fa8a:	f001 fb11 	bl	80110b0 <pvTaskIncrementMutexHeldCount>
 800fa8e:	4602      	mov	r2, r0
 800fa90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa92:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fa94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa96:	691b      	ldr	r3, [r3, #16]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d00f      	beq.n	800fabc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fa9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa9e:	3310      	adds	r3, #16
 800faa0:	4618      	mov	r0, r3
 800faa2:	f000 ff7d 	bl	80109a0 <xTaskRemoveFromEventList>
 800faa6:	4603      	mov	r3, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d007      	beq.n	800fabc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800faac:	4b54      	ldr	r3, [pc, #336]	@ (800fc00 <xQueueSemaphoreTake+0x21c>)
 800faae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fab2:	601a      	str	r2, [r3, #0]
 800fab4:	f3bf 8f4f 	dsb	sy
 800fab8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fabc:	f002 f9e6 	bl	8011e8c <vPortExitCritical>
				return pdPASS;
 800fac0:	2301      	movs	r3, #1
 800fac2:	e098      	b.n	800fbf6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d112      	bne.n	800faf0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800faca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800facc:	2b00      	cmp	r3, #0
 800face:	d00b      	beq.n	800fae8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800fad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fad4:	f383 8811 	msr	BASEPRI, r3
 800fad8:	f3bf 8f6f 	isb	sy
 800fadc:	f3bf 8f4f 	dsb	sy
 800fae0:	617b      	str	r3, [r7, #20]
}
 800fae2:	bf00      	nop
 800fae4:	bf00      	nop
 800fae6:	e7fd      	b.n	800fae4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800fae8:	f002 f9d0 	bl	8011e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800faec:	2300      	movs	r3, #0
 800faee:	e082      	b.n	800fbf6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800faf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d106      	bne.n	800fb04 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800faf6:	f107 030c 	add.w	r3, r7, #12
 800fafa:	4618      	mov	r0, r3
 800fafc:	f000 ffb4 	bl	8010a68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fb00:	2301      	movs	r3, #1
 800fb02:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fb04:	f002 f9c2 	bl	8011e8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fb08:	f000 fce6 	bl	80104d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fb0c:	f002 f98c 	bl	8011e28 <vPortEnterCritical>
 800fb10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fb16:	b25b      	sxtb	r3, r3
 800fb18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb1c:	d103      	bne.n	800fb26 <xQueueSemaphoreTake+0x142>
 800fb1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb20:	2200      	movs	r2, #0
 800fb22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fb26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fb2c:	b25b      	sxtb	r3, r3
 800fb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb32:	d103      	bne.n	800fb3c <xQueueSemaphoreTake+0x158>
 800fb34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb36:	2200      	movs	r2, #0
 800fb38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fb3c:	f002 f9a6 	bl	8011e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fb40:	463a      	mov	r2, r7
 800fb42:	f107 030c 	add.w	r3, r7, #12
 800fb46:	4611      	mov	r1, r2
 800fb48:	4618      	mov	r0, r3
 800fb4a:	f000 ffa3 	bl	8010a94 <xTaskCheckForTimeOut>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d132      	bne.n	800fbba <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fb54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fb56:	f000 f94f 	bl	800fdf8 <prvIsQueueEmpty>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d026      	beq.n	800fbae <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fb60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d109      	bne.n	800fb7c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800fb68:	f002 f95e 	bl	8011e28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fb6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb6e:	689b      	ldr	r3, [r3, #8]
 800fb70:	4618      	mov	r0, r3
 800fb72:	f001 f941 	bl	8010df8 <xTaskPriorityInherit>
 800fb76:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800fb78:	f002 f988 	bl	8011e8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fb7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb7e:	3324      	adds	r3, #36	@ 0x24
 800fb80:	683a      	ldr	r2, [r7, #0]
 800fb82:	4611      	mov	r1, r2
 800fb84:	4618      	mov	r0, r3
 800fb86:	f000 feb9 	bl	80108fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fb8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fb8c:	f000 f8e2 	bl	800fd54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fb90:	f000 fcb0 	bl	80104f4 <xTaskResumeAll>
 800fb94:	4603      	mov	r3, r0
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	f47f af67 	bne.w	800fa6a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800fb9c:	4b18      	ldr	r3, [pc, #96]	@ (800fc00 <xQueueSemaphoreTake+0x21c>)
 800fb9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fba2:	601a      	str	r2, [r3, #0]
 800fba4:	f3bf 8f4f 	dsb	sy
 800fba8:	f3bf 8f6f 	isb	sy
 800fbac:	e75d      	b.n	800fa6a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800fbae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fbb0:	f000 f8d0 	bl	800fd54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fbb4:	f000 fc9e 	bl	80104f4 <xTaskResumeAll>
 800fbb8:	e757      	b.n	800fa6a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800fbba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fbbc:	f000 f8ca 	bl	800fd54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fbc0:	f000 fc98 	bl	80104f4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fbc4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fbc6:	f000 f917 	bl	800fdf8 <prvIsQueueEmpty>
 800fbca:	4603      	mov	r3, r0
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	f43f af4c 	beq.w	800fa6a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800fbd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d00d      	beq.n	800fbf4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800fbd8:	f002 f926 	bl	8011e28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800fbdc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fbde:	f000 f811 	bl	800fc04 <prvGetDisinheritPriorityAfterTimeout>
 800fbe2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800fbe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbe6:	689b      	ldr	r3, [r3, #8]
 800fbe8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fbea:	4618      	mov	r0, r3
 800fbec:	f001 f9dc 	bl	8010fa8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800fbf0:	f002 f94c 	bl	8011e8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fbf4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	3738      	adds	r7, #56	@ 0x38
 800fbfa:	46bd      	mov	sp, r7
 800fbfc:	bd80      	pop	{r7, pc}
 800fbfe:	bf00      	nop
 800fc00:	e000ed04 	.word	0xe000ed04

0800fc04 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800fc04:	b480      	push	{r7}
 800fc06:	b085      	sub	sp, #20
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d006      	beq.n	800fc22 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800fc1e:	60fb      	str	r3, [r7, #12]
 800fc20:	e001      	b.n	800fc26 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800fc22:	2300      	movs	r3, #0
 800fc24:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800fc26:	68fb      	ldr	r3, [r7, #12]
	}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	3714      	adds	r7, #20
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc32:	4770      	bx	lr

0800fc34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b086      	sub	sp, #24
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	60f8      	str	r0, [r7, #12]
 800fc3c:	60b9      	str	r1, [r7, #8]
 800fc3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fc40:	2300      	movs	r3, #0
 800fc42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d10d      	bne.n	800fc6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d14d      	bne.n	800fcf6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	689b      	ldr	r3, [r3, #8]
 800fc5e:	4618      	mov	r0, r3
 800fc60:	f001 f932 	bl	8010ec8 <xTaskPriorityDisinherit>
 800fc64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	2200      	movs	r2, #0
 800fc6a:	609a      	str	r2, [r3, #8]
 800fc6c:	e043      	b.n	800fcf6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d119      	bne.n	800fca8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	6858      	ldr	r0, [r3, #4]
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc7c:	461a      	mov	r2, r3
 800fc7e:	68b9      	ldr	r1, [r7, #8]
 800fc80:	f003 fd4d 	bl	801371e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	685a      	ldr	r2, [r3, #4]
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc8c:	441a      	add	r2, r3
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	685a      	ldr	r2, [r3, #4]
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	689b      	ldr	r3, [r3, #8]
 800fc9a:	429a      	cmp	r2, r3
 800fc9c:	d32b      	bcc.n	800fcf6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	681a      	ldr	r2, [r3, #0]
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	605a      	str	r2, [r3, #4]
 800fca6:	e026      	b.n	800fcf6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	68d8      	ldr	r0, [r3, #12]
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fcb0:	461a      	mov	r2, r3
 800fcb2:	68b9      	ldr	r1, [r7, #8]
 800fcb4:	f003 fd33 	bl	801371e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	68da      	ldr	r2, [r3, #12]
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fcc0:	425b      	negs	r3, r3
 800fcc2:	441a      	add	r2, r3
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	68da      	ldr	r2, [r3, #12]
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	429a      	cmp	r2, r3
 800fcd2:	d207      	bcs.n	800fce4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	689a      	ldr	r2, [r3, #8]
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fcdc:	425b      	negs	r3, r3
 800fcde:	441a      	add	r2, r3
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	2b02      	cmp	r3, #2
 800fce8:	d105      	bne.n	800fcf6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fcea:	693b      	ldr	r3, [r7, #16]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d002      	beq.n	800fcf6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fcf0:	693b      	ldr	r3, [r7, #16]
 800fcf2:	3b01      	subs	r3, #1
 800fcf4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fcf6:	693b      	ldr	r3, [r7, #16]
 800fcf8:	1c5a      	adds	r2, r3, #1
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fcfe:	697b      	ldr	r3, [r7, #20]
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3718      	adds	r7, #24
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}

0800fd08 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fd08:	b580      	push	{r7, lr}
 800fd0a:	b082      	sub	sp, #8
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
 800fd10:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d018      	beq.n	800fd4c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	68da      	ldr	r2, [r3, #12]
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd22:	441a      	add	r2, r3
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	68da      	ldr	r2, [r3, #12]
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	689b      	ldr	r3, [r3, #8]
 800fd30:	429a      	cmp	r2, r3
 800fd32:	d303      	bcc.n	800fd3c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681a      	ldr	r2, [r3, #0]
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	68d9      	ldr	r1, [r3, #12]
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd44:	461a      	mov	r2, r3
 800fd46:	6838      	ldr	r0, [r7, #0]
 800fd48:	f003 fce9 	bl	801371e <memcpy>
	}
}
 800fd4c:	bf00      	nop
 800fd4e:	3708      	adds	r7, #8
 800fd50:	46bd      	mov	sp, r7
 800fd52:	bd80      	pop	{r7, pc}

0800fd54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b084      	sub	sp, #16
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fd5c:	f002 f864 	bl	8011e28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fd66:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fd68:	e011      	b.n	800fd8e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d012      	beq.n	800fd98 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	3324      	adds	r3, #36	@ 0x24
 800fd76:	4618      	mov	r0, r3
 800fd78:	f000 fe12 	bl	80109a0 <xTaskRemoveFromEventList>
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d001      	beq.n	800fd86 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fd82:	f000 feeb 	bl	8010b5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fd86:	7bfb      	ldrb	r3, [r7, #15]
 800fd88:	3b01      	subs	r3, #1
 800fd8a:	b2db      	uxtb	r3, r3
 800fd8c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fd8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	dce9      	bgt.n	800fd6a <prvUnlockQueue+0x16>
 800fd96:	e000      	b.n	800fd9a <prvUnlockQueue+0x46>
					break;
 800fd98:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	22ff      	movs	r2, #255	@ 0xff
 800fd9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800fda2:	f002 f873 	bl	8011e8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fda6:	f002 f83f 	bl	8011e28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fdb0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fdb2:	e011      	b.n	800fdd8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	691b      	ldr	r3, [r3, #16]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d012      	beq.n	800fde2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	3310      	adds	r3, #16
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	f000 fded 	bl	80109a0 <xTaskRemoveFromEventList>
 800fdc6:	4603      	mov	r3, r0
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d001      	beq.n	800fdd0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fdcc:	f000 fec6 	bl	8010b5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fdd0:	7bbb      	ldrb	r3, [r7, #14]
 800fdd2:	3b01      	subs	r3, #1
 800fdd4:	b2db      	uxtb	r3, r3
 800fdd6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fdd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	dce9      	bgt.n	800fdb4 <prvUnlockQueue+0x60>
 800fde0:	e000      	b.n	800fde4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fde2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	22ff      	movs	r2, #255	@ 0xff
 800fde8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800fdec:	f002 f84e 	bl	8011e8c <vPortExitCritical>
}
 800fdf0:	bf00      	nop
 800fdf2:	3710      	adds	r7, #16
 800fdf4:	46bd      	mov	sp, r7
 800fdf6:	bd80      	pop	{r7, pc}

0800fdf8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b084      	sub	sp, #16
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fe00:	f002 f812 	bl	8011e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d102      	bne.n	800fe12 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fe0c:	2301      	movs	r3, #1
 800fe0e:	60fb      	str	r3, [r7, #12]
 800fe10:	e001      	b.n	800fe16 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fe12:	2300      	movs	r3, #0
 800fe14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fe16:	f002 f839 	bl	8011e8c <vPortExitCritical>

	return xReturn;
 800fe1a:	68fb      	ldr	r3, [r7, #12]
}
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	3710      	adds	r7, #16
 800fe20:	46bd      	mov	sp, r7
 800fe22:	bd80      	pop	{r7, pc}

0800fe24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fe24:	b580      	push	{r7, lr}
 800fe26:	b084      	sub	sp, #16
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fe2c:	f001 fffc 	bl	8011e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe38:	429a      	cmp	r2, r3
 800fe3a:	d102      	bne.n	800fe42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fe3c:	2301      	movs	r3, #1
 800fe3e:	60fb      	str	r3, [r7, #12]
 800fe40:	e001      	b.n	800fe46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fe42:	2300      	movs	r3, #0
 800fe44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fe46:	f002 f821 	bl	8011e8c <vPortExitCritical>

	return xReturn;
 800fe4a:	68fb      	ldr	r3, [r7, #12]
}
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	3710      	adds	r7, #16
 800fe50:	46bd      	mov	sp, r7
 800fe52:	bd80      	pop	{r7, pc}

0800fe54 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fe54:	b480      	push	{r7}
 800fe56:	b085      	sub	sp, #20
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	6078      	str	r0, [r7, #4]
 800fe5c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fe5e:	2300      	movs	r3, #0
 800fe60:	60fb      	str	r3, [r7, #12]
 800fe62:	e014      	b.n	800fe8e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fe64:	4a0f      	ldr	r2, [pc, #60]	@ (800fea4 <vQueueAddToRegistry+0x50>)
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d10b      	bne.n	800fe88 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fe70:	490c      	ldr	r1, [pc, #48]	@ (800fea4 <vQueueAddToRegistry+0x50>)
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	683a      	ldr	r2, [r7, #0]
 800fe76:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fe7a:	4a0a      	ldr	r2, [pc, #40]	@ (800fea4 <vQueueAddToRegistry+0x50>)
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	00db      	lsls	r3, r3, #3
 800fe80:	4413      	add	r3, r2
 800fe82:	687a      	ldr	r2, [r7, #4]
 800fe84:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fe86:	e006      	b.n	800fe96 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	3301      	adds	r3, #1
 800fe8c:	60fb      	str	r3, [r7, #12]
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	2b07      	cmp	r3, #7
 800fe92:	d9e7      	bls.n	800fe64 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fe94:	bf00      	nop
 800fe96:	bf00      	nop
 800fe98:	3714      	adds	r7, #20
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea0:	4770      	bx	lr
 800fea2:	bf00      	nop
 800fea4:	200041a4 	.word	0x200041a4

0800fea8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b086      	sub	sp, #24
 800feac:	af00      	add	r7, sp, #0
 800feae:	60f8      	str	r0, [r7, #12]
 800feb0:	60b9      	str	r1, [r7, #8]
 800feb2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800feb8:	f001 ffb6 	bl	8011e28 <vPortEnterCritical>
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fec2:	b25b      	sxtb	r3, r3
 800fec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fec8:	d103      	bne.n	800fed2 <vQueueWaitForMessageRestricted+0x2a>
 800feca:	697b      	ldr	r3, [r7, #20]
 800fecc:	2200      	movs	r2, #0
 800fece:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fed2:	697b      	ldr	r3, [r7, #20]
 800fed4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fed8:	b25b      	sxtb	r3, r3
 800feda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fede:	d103      	bne.n	800fee8 <vQueueWaitForMessageRestricted+0x40>
 800fee0:	697b      	ldr	r3, [r7, #20]
 800fee2:	2200      	movs	r2, #0
 800fee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fee8:	f001 ffd0 	bl	8011e8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800feec:	697b      	ldr	r3, [r7, #20]
 800feee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d106      	bne.n	800ff02 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fef4:	697b      	ldr	r3, [r7, #20]
 800fef6:	3324      	adds	r3, #36	@ 0x24
 800fef8:	687a      	ldr	r2, [r7, #4]
 800fefa:	68b9      	ldr	r1, [r7, #8]
 800fefc:	4618      	mov	r0, r3
 800fefe:	f000 fd23 	bl	8010948 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ff02:	6978      	ldr	r0, [r7, #20]
 800ff04:	f7ff ff26 	bl	800fd54 <prvUnlockQueue>
	}
 800ff08:	bf00      	nop
 800ff0a:	3718      	adds	r7, #24
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	bd80      	pop	{r7, pc}

0800ff10 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b08e      	sub	sp, #56	@ 0x38
 800ff14:	af04      	add	r7, sp, #16
 800ff16:	60f8      	str	r0, [r7, #12]
 800ff18:	60b9      	str	r1, [r7, #8]
 800ff1a:	607a      	str	r2, [r7, #4]
 800ff1c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ff1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d10b      	bne.n	800ff3c <xTaskCreateStatic+0x2c>
	__asm volatile
 800ff24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff28:	f383 8811 	msr	BASEPRI, r3
 800ff2c:	f3bf 8f6f 	isb	sy
 800ff30:	f3bf 8f4f 	dsb	sy
 800ff34:	623b      	str	r3, [r7, #32]
}
 800ff36:	bf00      	nop
 800ff38:	bf00      	nop
 800ff3a:	e7fd      	b.n	800ff38 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ff3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d10b      	bne.n	800ff5a <xTaskCreateStatic+0x4a>
	__asm volatile
 800ff42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff46:	f383 8811 	msr	BASEPRI, r3
 800ff4a:	f3bf 8f6f 	isb	sy
 800ff4e:	f3bf 8f4f 	dsb	sy
 800ff52:	61fb      	str	r3, [r7, #28]
}
 800ff54:	bf00      	nop
 800ff56:	bf00      	nop
 800ff58:	e7fd      	b.n	800ff56 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ff5a:	23a8      	movs	r3, #168	@ 0xa8
 800ff5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ff5e:	693b      	ldr	r3, [r7, #16]
 800ff60:	2ba8      	cmp	r3, #168	@ 0xa8
 800ff62:	d00b      	beq.n	800ff7c <xTaskCreateStatic+0x6c>
	__asm volatile
 800ff64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff68:	f383 8811 	msr	BASEPRI, r3
 800ff6c:	f3bf 8f6f 	isb	sy
 800ff70:	f3bf 8f4f 	dsb	sy
 800ff74:	61bb      	str	r3, [r7, #24]
}
 800ff76:	bf00      	nop
 800ff78:	bf00      	nop
 800ff7a:	e7fd      	b.n	800ff78 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ff7c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ff7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d01e      	beq.n	800ffc2 <xTaskCreateStatic+0xb2>
 800ff84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d01b      	beq.n	800ffc2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ff8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff8c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ff8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ff92:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ff94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff96:	2202      	movs	r2, #2
 800ff98:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	9303      	str	r3, [sp, #12]
 800ffa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffa2:	9302      	str	r3, [sp, #8]
 800ffa4:	f107 0314 	add.w	r3, r7, #20
 800ffa8:	9301      	str	r3, [sp, #4]
 800ffaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffac:	9300      	str	r3, [sp, #0]
 800ffae:	683b      	ldr	r3, [r7, #0]
 800ffb0:	687a      	ldr	r2, [r7, #4]
 800ffb2:	68b9      	ldr	r1, [r7, #8]
 800ffb4:	68f8      	ldr	r0, [r7, #12]
 800ffb6:	f000 f851 	bl	801005c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ffba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ffbc:	f000 f8f6 	bl	80101ac <prvAddNewTaskToReadyList>
 800ffc0:	e001      	b.n	800ffc6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ffc6:	697b      	ldr	r3, [r7, #20]
	}
 800ffc8:	4618      	mov	r0, r3
 800ffca:	3728      	adds	r7, #40	@ 0x28
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	bd80      	pop	{r7, pc}

0800ffd0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	b08c      	sub	sp, #48	@ 0x30
 800ffd4:	af04      	add	r7, sp, #16
 800ffd6:	60f8      	str	r0, [r7, #12]
 800ffd8:	60b9      	str	r1, [r7, #8]
 800ffda:	603b      	str	r3, [r7, #0]
 800ffdc:	4613      	mov	r3, r2
 800ffde:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ffe0:	88fb      	ldrh	r3, [r7, #6]
 800ffe2:	009b      	lsls	r3, r3, #2
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	f002 f841 	bl	801206c <pvPortMalloc>
 800ffea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ffec:	697b      	ldr	r3, [r7, #20]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d00e      	beq.n	8010010 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fff2:	20a8      	movs	r0, #168	@ 0xa8
 800fff4:	f002 f83a 	bl	801206c <pvPortMalloc>
 800fff8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fffa:	69fb      	ldr	r3, [r7, #28]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d003      	beq.n	8010008 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010000:	69fb      	ldr	r3, [r7, #28]
 8010002:	697a      	ldr	r2, [r7, #20]
 8010004:	631a      	str	r2, [r3, #48]	@ 0x30
 8010006:	e005      	b.n	8010014 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010008:	6978      	ldr	r0, [r7, #20]
 801000a:	f002 f8fd 	bl	8012208 <vPortFree>
 801000e:	e001      	b.n	8010014 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010010:	2300      	movs	r3, #0
 8010012:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010014:	69fb      	ldr	r3, [r7, #28]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d017      	beq.n	801004a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801001a:	69fb      	ldr	r3, [r7, #28]
 801001c:	2200      	movs	r2, #0
 801001e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010022:	88fa      	ldrh	r2, [r7, #6]
 8010024:	2300      	movs	r3, #0
 8010026:	9303      	str	r3, [sp, #12]
 8010028:	69fb      	ldr	r3, [r7, #28]
 801002a:	9302      	str	r3, [sp, #8]
 801002c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801002e:	9301      	str	r3, [sp, #4]
 8010030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010032:	9300      	str	r3, [sp, #0]
 8010034:	683b      	ldr	r3, [r7, #0]
 8010036:	68b9      	ldr	r1, [r7, #8]
 8010038:	68f8      	ldr	r0, [r7, #12]
 801003a:	f000 f80f 	bl	801005c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801003e:	69f8      	ldr	r0, [r7, #28]
 8010040:	f000 f8b4 	bl	80101ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010044:	2301      	movs	r3, #1
 8010046:	61bb      	str	r3, [r7, #24]
 8010048:	e002      	b.n	8010050 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801004a:	f04f 33ff 	mov.w	r3, #4294967295
 801004e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010050:	69bb      	ldr	r3, [r7, #24]
	}
 8010052:	4618      	mov	r0, r3
 8010054:	3720      	adds	r7, #32
 8010056:	46bd      	mov	sp, r7
 8010058:	bd80      	pop	{r7, pc}
	...

0801005c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b088      	sub	sp, #32
 8010060:	af00      	add	r7, sp, #0
 8010062:	60f8      	str	r0, [r7, #12]
 8010064:	60b9      	str	r1, [r7, #8]
 8010066:	607a      	str	r2, [r7, #4]
 8010068:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801006a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801006c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	009b      	lsls	r3, r3, #2
 8010072:	461a      	mov	r2, r3
 8010074:	21a5      	movs	r1, #165	@ 0xa5
 8010076:	f003 fa4f 	bl	8013518 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801007a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801007c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010084:	3b01      	subs	r3, #1
 8010086:	009b      	lsls	r3, r3, #2
 8010088:	4413      	add	r3, r2
 801008a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801008c:	69bb      	ldr	r3, [r7, #24]
 801008e:	f023 0307 	bic.w	r3, r3, #7
 8010092:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010094:	69bb      	ldr	r3, [r7, #24]
 8010096:	f003 0307 	and.w	r3, r3, #7
 801009a:	2b00      	cmp	r3, #0
 801009c:	d00b      	beq.n	80100b6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801009e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a2:	f383 8811 	msr	BASEPRI, r3
 80100a6:	f3bf 8f6f 	isb	sy
 80100aa:	f3bf 8f4f 	dsb	sy
 80100ae:	617b      	str	r3, [r7, #20]
}
 80100b0:	bf00      	nop
 80100b2:	bf00      	nop
 80100b4:	e7fd      	b.n	80100b2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80100b6:	68bb      	ldr	r3, [r7, #8]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d01f      	beq.n	80100fc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80100bc:	2300      	movs	r3, #0
 80100be:	61fb      	str	r3, [r7, #28]
 80100c0:	e012      	b.n	80100e8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80100c2:	68ba      	ldr	r2, [r7, #8]
 80100c4:	69fb      	ldr	r3, [r7, #28]
 80100c6:	4413      	add	r3, r2
 80100c8:	7819      	ldrb	r1, [r3, #0]
 80100ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80100cc:	69fb      	ldr	r3, [r7, #28]
 80100ce:	4413      	add	r3, r2
 80100d0:	3334      	adds	r3, #52	@ 0x34
 80100d2:	460a      	mov	r2, r1
 80100d4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80100d6:	68ba      	ldr	r2, [r7, #8]
 80100d8:	69fb      	ldr	r3, [r7, #28]
 80100da:	4413      	add	r3, r2
 80100dc:	781b      	ldrb	r3, [r3, #0]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d006      	beq.n	80100f0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80100e2:	69fb      	ldr	r3, [r7, #28]
 80100e4:	3301      	adds	r3, #1
 80100e6:	61fb      	str	r3, [r7, #28]
 80100e8:	69fb      	ldr	r3, [r7, #28]
 80100ea:	2b0f      	cmp	r3, #15
 80100ec:	d9e9      	bls.n	80100c2 <prvInitialiseNewTask+0x66>
 80100ee:	e000      	b.n	80100f2 <prvInitialiseNewTask+0x96>
			{
				break;
 80100f0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80100f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100f4:	2200      	movs	r2, #0
 80100f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80100fa:	e003      	b.n	8010104 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80100fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100fe:	2200      	movs	r2, #0
 8010100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010106:	2b37      	cmp	r3, #55	@ 0x37
 8010108:	d901      	bls.n	801010e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801010a:	2337      	movs	r3, #55	@ 0x37
 801010c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801010e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010110:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010112:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010118:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801011a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801011c:	2200      	movs	r2, #0
 801011e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010122:	3304      	adds	r3, #4
 8010124:	4618      	mov	r0, r3
 8010126:	f7fe ff49 	bl	800efbc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801012a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801012c:	3318      	adds	r3, #24
 801012e:	4618      	mov	r0, r3
 8010130:	f7fe ff44 	bl	800efbc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010138:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801013a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801013c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010142:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010146:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010148:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801014a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801014c:	2200      	movs	r2, #0
 801014e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010154:	2200      	movs	r2, #0
 8010156:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801015a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801015c:	3354      	adds	r3, #84	@ 0x54
 801015e:	224c      	movs	r2, #76	@ 0x4c
 8010160:	2100      	movs	r1, #0
 8010162:	4618      	mov	r0, r3
 8010164:	f003 f9d8 	bl	8013518 <memset>
 8010168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801016a:	4a0d      	ldr	r2, [pc, #52]	@ (80101a0 <prvInitialiseNewTask+0x144>)
 801016c:	659a      	str	r2, [r3, #88]	@ 0x58
 801016e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010170:	4a0c      	ldr	r2, [pc, #48]	@ (80101a4 <prvInitialiseNewTask+0x148>)
 8010172:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010176:	4a0c      	ldr	r2, [pc, #48]	@ (80101a8 <prvInitialiseNewTask+0x14c>)
 8010178:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801017a:	683a      	ldr	r2, [r7, #0]
 801017c:	68f9      	ldr	r1, [r7, #12]
 801017e:	69b8      	ldr	r0, [r7, #24]
 8010180:	f001 fd20 	bl	8011bc4 <pxPortInitialiseStack>
 8010184:	4602      	mov	r2, r0
 8010186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010188:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801018a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801018c:	2b00      	cmp	r3, #0
 801018e:	d002      	beq.n	8010196 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010194:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010196:	bf00      	nop
 8010198:	3720      	adds	r7, #32
 801019a:	46bd      	mov	sp, r7
 801019c:	bd80      	pop	{r7, pc}
 801019e:	bf00      	nop
 80101a0:	20004e14 	.word	0x20004e14
 80101a4:	20004e7c 	.word	0x20004e7c
 80101a8:	20004ee4 	.word	0x20004ee4

080101ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80101ac:	b580      	push	{r7, lr}
 80101ae:	b082      	sub	sp, #8
 80101b0:	af00      	add	r7, sp, #0
 80101b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80101b4:	f001 fe38 	bl	8011e28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80101b8:	4b2d      	ldr	r3, [pc, #180]	@ (8010270 <prvAddNewTaskToReadyList+0xc4>)
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	3301      	adds	r3, #1
 80101be:	4a2c      	ldr	r2, [pc, #176]	@ (8010270 <prvAddNewTaskToReadyList+0xc4>)
 80101c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80101c2:	4b2c      	ldr	r3, [pc, #176]	@ (8010274 <prvAddNewTaskToReadyList+0xc8>)
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d109      	bne.n	80101de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80101ca:	4a2a      	ldr	r2, [pc, #168]	@ (8010274 <prvAddNewTaskToReadyList+0xc8>)
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80101d0:	4b27      	ldr	r3, [pc, #156]	@ (8010270 <prvAddNewTaskToReadyList+0xc4>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	2b01      	cmp	r3, #1
 80101d6:	d110      	bne.n	80101fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80101d8:	f000 fce4 	bl	8010ba4 <prvInitialiseTaskLists>
 80101dc:	e00d      	b.n	80101fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80101de:	4b26      	ldr	r3, [pc, #152]	@ (8010278 <prvAddNewTaskToReadyList+0xcc>)
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d109      	bne.n	80101fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80101e6:	4b23      	ldr	r3, [pc, #140]	@ (8010274 <prvAddNewTaskToReadyList+0xc8>)
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101f0:	429a      	cmp	r2, r3
 80101f2:	d802      	bhi.n	80101fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80101f4:	4a1f      	ldr	r2, [pc, #124]	@ (8010274 <prvAddNewTaskToReadyList+0xc8>)
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80101fa:	4b20      	ldr	r3, [pc, #128]	@ (801027c <prvAddNewTaskToReadyList+0xd0>)
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	3301      	adds	r3, #1
 8010200:	4a1e      	ldr	r2, [pc, #120]	@ (801027c <prvAddNewTaskToReadyList+0xd0>)
 8010202:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010204:	4b1d      	ldr	r3, [pc, #116]	@ (801027c <prvAddNewTaskToReadyList+0xd0>)
 8010206:	681a      	ldr	r2, [r3, #0]
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010210:	4b1b      	ldr	r3, [pc, #108]	@ (8010280 <prvAddNewTaskToReadyList+0xd4>)
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	429a      	cmp	r2, r3
 8010216:	d903      	bls.n	8010220 <prvAddNewTaskToReadyList+0x74>
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801021c:	4a18      	ldr	r2, [pc, #96]	@ (8010280 <prvAddNewTaskToReadyList+0xd4>)
 801021e:	6013      	str	r3, [r2, #0]
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010224:	4613      	mov	r3, r2
 8010226:	009b      	lsls	r3, r3, #2
 8010228:	4413      	add	r3, r2
 801022a:	009b      	lsls	r3, r3, #2
 801022c:	4a15      	ldr	r2, [pc, #84]	@ (8010284 <prvAddNewTaskToReadyList+0xd8>)
 801022e:	441a      	add	r2, r3
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	3304      	adds	r3, #4
 8010234:	4619      	mov	r1, r3
 8010236:	4610      	mov	r0, r2
 8010238:	f7fe fecd 	bl	800efd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801023c:	f001 fe26 	bl	8011e8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010240:	4b0d      	ldr	r3, [pc, #52]	@ (8010278 <prvAddNewTaskToReadyList+0xcc>)
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d00e      	beq.n	8010266 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010248:	4b0a      	ldr	r3, [pc, #40]	@ (8010274 <prvAddNewTaskToReadyList+0xc8>)
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010252:	429a      	cmp	r2, r3
 8010254:	d207      	bcs.n	8010266 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010256:	4b0c      	ldr	r3, [pc, #48]	@ (8010288 <prvAddNewTaskToReadyList+0xdc>)
 8010258:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801025c:	601a      	str	r2, [r3, #0]
 801025e:	f3bf 8f4f 	dsb	sy
 8010262:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010266:	bf00      	nop
 8010268:	3708      	adds	r7, #8
 801026a:	46bd      	mov	sp, r7
 801026c:	bd80      	pop	{r7, pc}
 801026e:	bf00      	nop
 8010270:	200046b8 	.word	0x200046b8
 8010274:	200041e4 	.word	0x200041e4
 8010278:	200046c4 	.word	0x200046c4
 801027c:	200046d4 	.word	0x200046d4
 8010280:	200046c0 	.word	0x200046c0
 8010284:	200041e8 	.word	0x200041e8
 8010288:	e000ed04 	.word	0xe000ed04

0801028c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801028c:	b580      	push	{r7, lr}
 801028e:	b08a      	sub	sp, #40	@ 0x28
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
 8010294:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8010296:	2300      	movs	r3, #0
 8010298:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d10b      	bne.n	80102b8 <vTaskDelayUntil+0x2c>
	__asm volatile
 80102a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102a4:	f383 8811 	msr	BASEPRI, r3
 80102a8:	f3bf 8f6f 	isb	sy
 80102ac:	f3bf 8f4f 	dsb	sy
 80102b0:	617b      	str	r3, [r7, #20]
}
 80102b2:	bf00      	nop
 80102b4:	bf00      	nop
 80102b6:	e7fd      	b.n	80102b4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d10b      	bne.n	80102d6 <vTaskDelayUntil+0x4a>
	__asm volatile
 80102be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102c2:	f383 8811 	msr	BASEPRI, r3
 80102c6:	f3bf 8f6f 	isb	sy
 80102ca:	f3bf 8f4f 	dsb	sy
 80102ce:	613b      	str	r3, [r7, #16]
}
 80102d0:	bf00      	nop
 80102d2:	bf00      	nop
 80102d4:	e7fd      	b.n	80102d2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80102d6:	4b2a      	ldr	r3, [pc, #168]	@ (8010380 <vTaskDelayUntil+0xf4>)
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d00b      	beq.n	80102f6 <vTaskDelayUntil+0x6a>
	__asm volatile
 80102de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102e2:	f383 8811 	msr	BASEPRI, r3
 80102e6:	f3bf 8f6f 	isb	sy
 80102ea:	f3bf 8f4f 	dsb	sy
 80102ee:	60fb      	str	r3, [r7, #12]
}
 80102f0:	bf00      	nop
 80102f2:	bf00      	nop
 80102f4:	e7fd      	b.n	80102f2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80102f6:	f000 f8ef 	bl	80104d8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80102fa:	4b22      	ldr	r3, [pc, #136]	@ (8010384 <vTaskDelayUntil+0xf8>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	683a      	ldr	r2, [r7, #0]
 8010306:	4413      	add	r3, r2
 8010308:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	6a3a      	ldr	r2, [r7, #32]
 8010310:	429a      	cmp	r2, r3
 8010312:	d20b      	bcs.n	801032c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	69fa      	ldr	r2, [r7, #28]
 801031a:	429a      	cmp	r2, r3
 801031c:	d211      	bcs.n	8010342 <vTaskDelayUntil+0xb6>
 801031e:	69fa      	ldr	r2, [r7, #28]
 8010320:	6a3b      	ldr	r3, [r7, #32]
 8010322:	429a      	cmp	r2, r3
 8010324:	d90d      	bls.n	8010342 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8010326:	2301      	movs	r3, #1
 8010328:	627b      	str	r3, [r7, #36]	@ 0x24
 801032a:	e00a      	b.n	8010342 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	69fa      	ldr	r2, [r7, #28]
 8010332:	429a      	cmp	r2, r3
 8010334:	d303      	bcc.n	801033e <vTaskDelayUntil+0xb2>
 8010336:	69fa      	ldr	r2, [r7, #28]
 8010338:	6a3b      	ldr	r3, [r7, #32]
 801033a:	429a      	cmp	r2, r3
 801033c:	d901      	bls.n	8010342 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801033e:	2301      	movs	r3, #1
 8010340:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	69fa      	ldr	r2, [r7, #28]
 8010346:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8010348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801034a:	2b00      	cmp	r3, #0
 801034c:	d006      	beq.n	801035c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801034e:	69fa      	ldr	r2, [r7, #28]
 8010350:	6a3b      	ldr	r3, [r7, #32]
 8010352:	1ad3      	subs	r3, r2, r3
 8010354:	2100      	movs	r1, #0
 8010356:	4618      	mov	r0, r3
 8010358:	f001 f886 	bl	8011468 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801035c:	f000 f8ca 	bl	80104f4 <xTaskResumeAll>
 8010360:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010362:	69bb      	ldr	r3, [r7, #24]
 8010364:	2b00      	cmp	r3, #0
 8010366:	d107      	bne.n	8010378 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8010368:	4b07      	ldr	r3, [pc, #28]	@ (8010388 <vTaskDelayUntil+0xfc>)
 801036a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801036e:	601a      	str	r2, [r3, #0]
 8010370:	f3bf 8f4f 	dsb	sy
 8010374:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010378:	bf00      	nop
 801037a:	3728      	adds	r7, #40	@ 0x28
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}
 8010380:	200046e0 	.word	0x200046e0
 8010384:	200046bc 	.word	0x200046bc
 8010388:	e000ed04 	.word	0xe000ed04

0801038c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801038c:	b580      	push	{r7, lr}
 801038e:	b084      	sub	sp, #16
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010394:	2300      	movs	r3, #0
 8010396:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d018      	beq.n	80103d0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801039e:	4b14      	ldr	r3, [pc, #80]	@ (80103f0 <vTaskDelay+0x64>)
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d00b      	beq.n	80103be <vTaskDelay+0x32>
	__asm volatile
 80103a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103aa:	f383 8811 	msr	BASEPRI, r3
 80103ae:	f3bf 8f6f 	isb	sy
 80103b2:	f3bf 8f4f 	dsb	sy
 80103b6:	60bb      	str	r3, [r7, #8]
}
 80103b8:	bf00      	nop
 80103ba:	bf00      	nop
 80103bc:	e7fd      	b.n	80103ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80103be:	f000 f88b 	bl	80104d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80103c2:	2100      	movs	r1, #0
 80103c4:	6878      	ldr	r0, [r7, #4]
 80103c6:	f001 f84f 	bl	8011468 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80103ca:	f000 f893 	bl	80104f4 <xTaskResumeAll>
 80103ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d107      	bne.n	80103e6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80103d6:	4b07      	ldr	r3, [pc, #28]	@ (80103f4 <vTaskDelay+0x68>)
 80103d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103dc:	601a      	str	r2, [r3, #0]
 80103de:	f3bf 8f4f 	dsb	sy
 80103e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80103e6:	bf00      	nop
 80103e8:	3710      	adds	r7, #16
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd80      	pop	{r7, pc}
 80103ee:	bf00      	nop
 80103f0:	200046e0 	.word	0x200046e0
 80103f4:	e000ed04 	.word	0xe000ed04

080103f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b08a      	sub	sp, #40	@ 0x28
 80103fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80103fe:	2300      	movs	r3, #0
 8010400:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010402:	2300      	movs	r3, #0
 8010404:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010406:	463a      	mov	r2, r7
 8010408:	1d39      	adds	r1, r7, #4
 801040a:	f107 0308 	add.w	r3, r7, #8
 801040e:	4618      	mov	r0, r3
 8010410:	f7fe fd80 	bl	800ef14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010414:	6839      	ldr	r1, [r7, #0]
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	68ba      	ldr	r2, [r7, #8]
 801041a:	9202      	str	r2, [sp, #8]
 801041c:	9301      	str	r3, [sp, #4]
 801041e:	2300      	movs	r3, #0
 8010420:	9300      	str	r3, [sp, #0]
 8010422:	2300      	movs	r3, #0
 8010424:	460a      	mov	r2, r1
 8010426:	4924      	ldr	r1, [pc, #144]	@ (80104b8 <vTaskStartScheduler+0xc0>)
 8010428:	4824      	ldr	r0, [pc, #144]	@ (80104bc <vTaskStartScheduler+0xc4>)
 801042a:	f7ff fd71 	bl	800ff10 <xTaskCreateStatic>
 801042e:	4603      	mov	r3, r0
 8010430:	4a23      	ldr	r2, [pc, #140]	@ (80104c0 <vTaskStartScheduler+0xc8>)
 8010432:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010434:	4b22      	ldr	r3, [pc, #136]	@ (80104c0 <vTaskStartScheduler+0xc8>)
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d002      	beq.n	8010442 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801043c:	2301      	movs	r3, #1
 801043e:	617b      	str	r3, [r7, #20]
 8010440:	e001      	b.n	8010446 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010442:	2300      	movs	r3, #0
 8010444:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010446:	697b      	ldr	r3, [r7, #20]
 8010448:	2b01      	cmp	r3, #1
 801044a:	d102      	bne.n	8010452 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801044c:	f001 f860 	bl	8011510 <xTimerCreateTimerTask>
 8010450:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010452:	697b      	ldr	r3, [r7, #20]
 8010454:	2b01      	cmp	r3, #1
 8010456:	d11b      	bne.n	8010490 <vTaskStartScheduler+0x98>
	__asm volatile
 8010458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801045c:	f383 8811 	msr	BASEPRI, r3
 8010460:	f3bf 8f6f 	isb	sy
 8010464:	f3bf 8f4f 	dsb	sy
 8010468:	613b      	str	r3, [r7, #16]
}
 801046a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801046c:	4b15      	ldr	r3, [pc, #84]	@ (80104c4 <vTaskStartScheduler+0xcc>)
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	3354      	adds	r3, #84	@ 0x54
 8010472:	4a15      	ldr	r2, [pc, #84]	@ (80104c8 <vTaskStartScheduler+0xd0>)
 8010474:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010476:	4b15      	ldr	r3, [pc, #84]	@ (80104cc <vTaskStartScheduler+0xd4>)
 8010478:	f04f 32ff 	mov.w	r2, #4294967295
 801047c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801047e:	4b14      	ldr	r3, [pc, #80]	@ (80104d0 <vTaskStartScheduler+0xd8>)
 8010480:	2201      	movs	r2, #1
 8010482:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010484:	4b13      	ldr	r3, [pc, #76]	@ (80104d4 <vTaskStartScheduler+0xdc>)
 8010486:	2200      	movs	r2, #0
 8010488:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801048a:	f001 fc29 	bl	8011ce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801048e:	e00f      	b.n	80104b0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010490:	697b      	ldr	r3, [r7, #20]
 8010492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010496:	d10b      	bne.n	80104b0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8010498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801049c:	f383 8811 	msr	BASEPRI, r3
 80104a0:	f3bf 8f6f 	isb	sy
 80104a4:	f3bf 8f4f 	dsb	sy
 80104a8:	60fb      	str	r3, [r7, #12]
}
 80104aa:	bf00      	nop
 80104ac:	bf00      	nop
 80104ae:	e7fd      	b.n	80104ac <vTaskStartScheduler+0xb4>
}
 80104b0:	bf00      	nop
 80104b2:	3718      	adds	r7, #24
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}
 80104b8:	080174ac 	.word	0x080174ac
 80104bc:	08010b75 	.word	0x08010b75
 80104c0:	200046dc 	.word	0x200046dc
 80104c4:	200041e4 	.word	0x200041e4
 80104c8:	20000020 	.word	0x20000020
 80104cc:	200046d8 	.word	0x200046d8
 80104d0:	200046c4 	.word	0x200046c4
 80104d4:	200046bc 	.word	0x200046bc

080104d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80104d8:	b480      	push	{r7}
 80104da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80104dc:	4b04      	ldr	r3, [pc, #16]	@ (80104f0 <vTaskSuspendAll+0x18>)
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	3301      	adds	r3, #1
 80104e2:	4a03      	ldr	r2, [pc, #12]	@ (80104f0 <vTaskSuspendAll+0x18>)
 80104e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80104e6:	bf00      	nop
 80104e8:	46bd      	mov	sp, r7
 80104ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ee:	4770      	bx	lr
 80104f0:	200046e0 	.word	0x200046e0

080104f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80104fa:	2300      	movs	r3, #0
 80104fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80104fe:	2300      	movs	r3, #0
 8010500:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010502:	4b42      	ldr	r3, [pc, #264]	@ (801060c <xTaskResumeAll+0x118>)
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	2b00      	cmp	r3, #0
 8010508:	d10b      	bne.n	8010522 <xTaskResumeAll+0x2e>
	__asm volatile
 801050a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801050e:	f383 8811 	msr	BASEPRI, r3
 8010512:	f3bf 8f6f 	isb	sy
 8010516:	f3bf 8f4f 	dsb	sy
 801051a:	603b      	str	r3, [r7, #0]
}
 801051c:	bf00      	nop
 801051e:	bf00      	nop
 8010520:	e7fd      	b.n	801051e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010522:	f001 fc81 	bl	8011e28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010526:	4b39      	ldr	r3, [pc, #228]	@ (801060c <xTaskResumeAll+0x118>)
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	3b01      	subs	r3, #1
 801052c:	4a37      	ldr	r2, [pc, #220]	@ (801060c <xTaskResumeAll+0x118>)
 801052e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010530:	4b36      	ldr	r3, [pc, #216]	@ (801060c <xTaskResumeAll+0x118>)
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	2b00      	cmp	r3, #0
 8010536:	d162      	bne.n	80105fe <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010538:	4b35      	ldr	r3, [pc, #212]	@ (8010610 <xTaskResumeAll+0x11c>)
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d05e      	beq.n	80105fe <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010540:	e02f      	b.n	80105a2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010542:	4b34      	ldr	r3, [pc, #208]	@ (8010614 <xTaskResumeAll+0x120>)
 8010544:	68db      	ldr	r3, [r3, #12]
 8010546:	68db      	ldr	r3, [r3, #12]
 8010548:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	3318      	adds	r3, #24
 801054e:	4618      	mov	r0, r3
 8010550:	f7fe fd9e 	bl	800f090 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	3304      	adds	r3, #4
 8010558:	4618      	mov	r0, r3
 801055a:	f7fe fd99 	bl	800f090 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010562:	4b2d      	ldr	r3, [pc, #180]	@ (8010618 <xTaskResumeAll+0x124>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	429a      	cmp	r2, r3
 8010568:	d903      	bls.n	8010572 <xTaskResumeAll+0x7e>
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801056e:	4a2a      	ldr	r2, [pc, #168]	@ (8010618 <xTaskResumeAll+0x124>)
 8010570:	6013      	str	r3, [r2, #0]
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010576:	4613      	mov	r3, r2
 8010578:	009b      	lsls	r3, r3, #2
 801057a:	4413      	add	r3, r2
 801057c:	009b      	lsls	r3, r3, #2
 801057e:	4a27      	ldr	r2, [pc, #156]	@ (801061c <xTaskResumeAll+0x128>)
 8010580:	441a      	add	r2, r3
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	3304      	adds	r3, #4
 8010586:	4619      	mov	r1, r3
 8010588:	4610      	mov	r0, r2
 801058a:	f7fe fd24 	bl	800efd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010592:	4b23      	ldr	r3, [pc, #140]	@ (8010620 <xTaskResumeAll+0x12c>)
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010598:	429a      	cmp	r2, r3
 801059a:	d302      	bcc.n	80105a2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801059c:	4b21      	ldr	r3, [pc, #132]	@ (8010624 <xTaskResumeAll+0x130>)
 801059e:	2201      	movs	r2, #1
 80105a0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80105a2:	4b1c      	ldr	r3, [pc, #112]	@ (8010614 <xTaskResumeAll+0x120>)
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d1cb      	bne.n	8010542 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d001      	beq.n	80105b4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80105b0:	f000 fbd4 	bl	8010d5c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80105b4:	4b1c      	ldr	r3, [pc, #112]	@ (8010628 <xTaskResumeAll+0x134>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d010      	beq.n	80105e2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80105c0:	f000 f858 	bl	8010674 <xTaskIncrementTick>
 80105c4:	4603      	mov	r3, r0
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d002      	beq.n	80105d0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80105ca:	4b16      	ldr	r3, [pc, #88]	@ (8010624 <xTaskResumeAll+0x130>)
 80105cc:	2201      	movs	r2, #1
 80105ce:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	3b01      	subs	r3, #1
 80105d4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d1f1      	bne.n	80105c0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80105dc:	4b12      	ldr	r3, [pc, #72]	@ (8010628 <xTaskResumeAll+0x134>)
 80105de:	2200      	movs	r2, #0
 80105e0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80105e2:	4b10      	ldr	r3, [pc, #64]	@ (8010624 <xTaskResumeAll+0x130>)
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d009      	beq.n	80105fe <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80105ea:	2301      	movs	r3, #1
 80105ec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80105ee:	4b0f      	ldr	r3, [pc, #60]	@ (801062c <xTaskResumeAll+0x138>)
 80105f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80105f4:	601a      	str	r2, [r3, #0]
 80105f6:	f3bf 8f4f 	dsb	sy
 80105fa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80105fe:	f001 fc45 	bl	8011e8c <vPortExitCritical>

	return xAlreadyYielded;
 8010602:	68bb      	ldr	r3, [r7, #8]
}
 8010604:	4618      	mov	r0, r3
 8010606:	3710      	adds	r7, #16
 8010608:	46bd      	mov	sp, r7
 801060a:	bd80      	pop	{r7, pc}
 801060c:	200046e0 	.word	0x200046e0
 8010610:	200046b8 	.word	0x200046b8
 8010614:	20004678 	.word	0x20004678
 8010618:	200046c0 	.word	0x200046c0
 801061c:	200041e8 	.word	0x200041e8
 8010620:	200041e4 	.word	0x200041e4
 8010624:	200046cc 	.word	0x200046cc
 8010628:	200046c8 	.word	0x200046c8
 801062c:	e000ed04 	.word	0xe000ed04

08010630 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010630:	b480      	push	{r7}
 8010632:	b083      	sub	sp, #12
 8010634:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010636:	4b05      	ldr	r3, [pc, #20]	@ (801064c <xTaskGetTickCount+0x1c>)
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801063c:	687b      	ldr	r3, [r7, #4]
}
 801063e:	4618      	mov	r0, r3
 8010640:	370c      	adds	r7, #12
 8010642:	46bd      	mov	sp, r7
 8010644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010648:	4770      	bx	lr
 801064a:	bf00      	nop
 801064c:	200046bc 	.word	0x200046bc

08010650 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b082      	sub	sp, #8
 8010654:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010656:	f001 fcc7 	bl	8011fe8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801065a:	2300      	movs	r3, #0
 801065c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801065e:	4b04      	ldr	r3, [pc, #16]	@ (8010670 <xTaskGetTickCountFromISR+0x20>)
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010664:	683b      	ldr	r3, [r7, #0]
}
 8010666:	4618      	mov	r0, r3
 8010668:	3708      	adds	r7, #8
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}
 801066e:	bf00      	nop
 8010670:	200046bc 	.word	0x200046bc

08010674 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b086      	sub	sp, #24
 8010678:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801067a:	2300      	movs	r3, #0
 801067c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801067e:	4b4f      	ldr	r3, [pc, #316]	@ (80107bc <xTaskIncrementTick+0x148>)
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	2b00      	cmp	r3, #0
 8010684:	f040 8090 	bne.w	80107a8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010688:	4b4d      	ldr	r3, [pc, #308]	@ (80107c0 <xTaskIncrementTick+0x14c>)
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	3301      	adds	r3, #1
 801068e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010690:	4a4b      	ldr	r2, [pc, #300]	@ (80107c0 <xTaskIncrementTick+0x14c>)
 8010692:	693b      	ldr	r3, [r7, #16]
 8010694:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010696:	693b      	ldr	r3, [r7, #16]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d121      	bne.n	80106e0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801069c:	4b49      	ldr	r3, [pc, #292]	@ (80107c4 <xTaskIncrementTick+0x150>)
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d00b      	beq.n	80106be <xTaskIncrementTick+0x4a>
	__asm volatile
 80106a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106aa:	f383 8811 	msr	BASEPRI, r3
 80106ae:	f3bf 8f6f 	isb	sy
 80106b2:	f3bf 8f4f 	dsb	sy
 80106b6:	603b      	str	r3, [r7, #0]
}
 80106b8:	bf00      	nop
 80106ba:	bf00      	nop
 80106bc:	e7fd      	b.n	80106ba <xTaskIncrementTick+0x46>
 80106be:	4b41      	ldr	r3, [pc, #260]	@ (80107c4 <xTaskIncrementTick+0x150>)
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	60fb      	str	r3, [r7, #12]
 80106c4:	4b40      	ldr	r3, [pc, #256]	@ (80107c8 <xTaskIncrementTick+0x154>)
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	4a3e      	ldr	r2, [pc, #248]	@ (80107c4 <xTaskIncrementTick+0x150>)
 80106ca:	6013      	str	r3, [r2, #0]
 80106cc:	4a3e      	ldr	r2, [pc, #248]	@ (80107c8 <xTaskIncrementTick+0x154>)
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	6013      	str	r3, [r2, #0]
 80106d2:	4b3e      	ldr	r3, [pc, #248]	@ (80107cc <xTaskIncrementTick+0x158>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	3301      	adds	r3, #1
 80106d8:	4a3c      	ldr	r2, [pc, #240]	@ (80107cc <xTaskIncrementTick+0x158>)
 80106da:	6013      	str	r3, [r2, #0]
 80106dc:	f000 fb3e 	bl	8010d5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80106e0:	4b3b      	ldr	r3, [pc, #236]	@ (80107d0 <xTaskIncrementTick+0x15c>)
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	693a      	ldr	r2, [r7, #16]
 80106e6:	429a      	cmp	r2, r3
 80106e8:	d349      	bcc.n	801077e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80106ea:	4b36      	ldr	r3, [pc, #216]	@ (80107c4 <xTaskIncrementTick+0x150>)
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d104      	bne.n	80106fe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80106f4:	4b36      	ldr	r3, [pc, #216]	@ (80107d0 <xTaskIncrementTick+0x15c>)
 80106f6:	f04f 32ff 	mov.w	r2, #4294967295
 80106fa:	601a      	str	r2, [r3, #0]
					break;
 80106fc:	e03f      	b.n	801077e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80106fe:	4b31      	ldr	r3, [pc, #196]	@ (80107c4 <xTaskIncrementTick+0x150>)
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	68db      	ldr	r3, [r3, #12]
 8010704:	68db      	ldr	r3, [r3, #12]
 8010706:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010708:	68bb      	ldr	r3, [r7, #8]
 801070a:	685b      	ldr	r3, [r3, #4]
 801070c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801070e:	693a      	ldr	r2, [r7, #16]
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	429a      	cmp	r2, r3
 8010714:	d203      	bcs.n	801071e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010716:	4a2e      	ldr	r2, [pc, #184]	@ (80107d0 <xTaskIncrementTick+0x15c>)
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801071c:	e02f      	b.n	801077e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801071e:	68bb      	ldr	r3, [r7, #8]
 8010720:	3304      	adds	r3, #4
 8010722:	4618      	mov	r0, r3
 8010724:	f7fe fcb4 	bl	800f090 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801072c:	2b00      	cmp	r3, #0
 801072e:	d004      	beq.n	801073a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010730:	68bb      	ldr	r3, [r7, #8]
 8010732:	3318      	adds	r3, #24
 8010734:	4618      	mov	r0, r3
 8010736:	f7fe fcab 	bl	800f090 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801073e:	4b25      	ldr	r3, [pc, #148]	@ (80107d4 <xTaskIncrementTick+0x160>)
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	429a      	cmp	r2, r3
 8010744:	d903      	bls.n	801074e <xTaskIncrementTick+0xda>
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801074a:	4a22      	ldr	r2, [pc, #136]	@ (80107d4 <xTaskIncrementTick+0x160>)
 801074c:	6013      	str	r3, [r2, #0]
 801074e:	68bb      	ldr	r3, [r7, #8]
 8010750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010752:	4613      	mov	r3, r2
 8010754:	009b      	lsls	r3, r3, #2
 8010756:	4413      	add	r3, r2
 8010758:	009b      	lsls	r3, r3, #2
 801075a:	4a1f      	ldr	r2, [pc, #124]	@ (80107d8 <xTaskIncrementTick+0x164>)
 801075c:	441a      	add	r2, r3
 801075e:	68bb      	ldr	r3, [r7, #8]
 8010760:	3304      	adds	r3, #4
 8010762:	4619      	mov	r1, r3
 8010764:	4610      	mov	r0, r2
 8010766:	f7fe fc36 	bl	800efd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801076e:	4b1b      	ldr	r3, [pc, #108]	@ (80107dc <xTaskIncrementTick+0x168>)
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010774:	429a      	cmp	r2, r3
 8010776:	d3b8      	bcc.n	80106ea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010778:	2301      	movs	r3, #1
 801077a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801077c:	e7b5      	b.n	80106ea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801077e:	4b17      	ldr	r3, [pc, #92]	@ (80107dc <xTaskIncrementTick+0x168>)
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010784:	4914      	ldr	r1, [pc, #80]	@ (80107d8 <xTaskIncrementTick+0x164>)
 8010786:	4613      	mov	r3, r2
 8010788:	009b      	lsls	r3, r3, #2
 801078a:	4413      	add	r3, r2
 801078c:	009b      	lsls	r3, r3, #2
 801078e:	440b      	add	r3, r1
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	2b01      	cmp	r3, #1
 8010794:	d901      	bls.n	801079a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8010796:	2301      	movs	r3, #1
 8010798:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801079a:	4b11      	ldr	r3, [pc, #68]	@ (80107e0 <xTaskIncrementTick+0x16c>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d007      	beq.n	80107b2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80107a2:	2301      	movs	r3, #1
 80107a4:	617b      	str	r3, [r7, #20]
 80107a6:	e004      	b.n	80107b2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80107a8:	4b0e      	ldr	r3, [pc, #56]	@ (80107e4 <xTaskIncrementTick+0x170>)
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	3301      	adds	r3, #1
 80107ae:	4a0d      	ldr	r2, [pc, #52]	@ (80107e4 <xTaskIncrementTick+0x170>)
 80107b0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80107b2:	697b      	ldr	r3, [r7, #20]
}
 80107b4:	4618      	mov	r0, r3
 80107b6:	3718      	adds	r7, #24
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd80      	pop	{r7, pc}
 80107bc:	200046e0 	.word	0x200046e0
 80107c0:	200046bc 	.word	0x200046bc
 80107c4:	20004670 	.word	0x20004670
 80107c8:	20004674 	.word	0x20004674
 80107cc:	200046d0 	.word	0x200046d0
 80107d0:	200046d8 	.word	0x200046d8
 80107d4:	200046c0 	.word	0x200046c0
 80107d8:	200041e8 	.word	0x200041e8
 80107dc:	200041e4 	.word	0x200041e4
 80107e0:	200046cc 	.word	0x200046cc
 80107e4:	200046c8 	.word	0x200046c8

080107e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b086      	sub	sp, #24
 80107ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80107ee:	4b3d      	ldr	r3, [pc, #244]	@ (80108e4 <vTaskSwitchContext+0xfc>)
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d003      	beq.n	80107fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80107f6:	4b3c      	ldr	r3, [pc, #240]	@ (80108e8 <vTaskSwitchContext+0x100>)
 80107f8:	2201      	movs	r2, #1
 80107fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80107fc:	e06e      	b.n	80108dc <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 80107fe:	4b3a      	ldr	r3, [pc, #232]	@ (80108e8 <vTaskSwitchContext+0x100>)
 8010800:	2200      	movs	r2, #0
 8010802:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8010804:	4b39      	ldr	r3, [pc, #228]	@ (80108ec <vTaskSwitchContext+0x104>)
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801080a:	613b      	str	r3, [r7, #16]
 801080c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8010810:	60fb      	str	r3, [r7, #12]
 8010812:	693b      	ldr	r3, [r7, #16]
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	68fa      	ldr	r2, [r7, #12]
 8010818:	429a      	cmp	r2, r3
 801081a:	d111      	bne.n	8010840 <vTaskSwitchContext+0x58>
 801081c:	693b      	ldr	r3, [r7, #16]
 801081e:	3304      	adds	r3, #4
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	68fa      	ldr	r2, [r7, #12]
 8010824:	429a      	cmp	r2, r3
 8010826:	d10b      	bne.n	8010840 <vTaskSwitchContext+0x58>
 8010828:	693b      	ldr	r3, [r7, #16]
 801082a:	3308      	adds	r3, #8
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	68fa      	ldr	r2, [r7, #12]
 8010830:	429a      	cmp	r2, r3
 8010832:	d105      	bne.n	8010840 <vTaskSwitchContext+0x58>
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	330c      	adds	r3, #12
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	68fa      	ldr	r2, [r7, #12]
 801083c:	429a      	cmp	r2, r3
 801083e:	d008      	beq.n	8010852 <vTaskSwitchContext+0x6a>
 8010840:	4b2a      	ldr	r3, [pc, #168]	@ (80108ec <vTaskSwitchContext+0x104>)
 8010842:	681a      	ldr	r2, [r3, #0]
 8010844:	4b29      	ldr	r3, [pc, #164]	@ (80108ec <vTaskSwitchContext+0x104>)
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	3334      	adds	r3, #52	@ 0x34
 801084a:	4619      	mov	r1, r3
 801084c:	4610      	mov	r0, r2
 801084e:	f7f1 f9b7 	bl	8001bc0 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010852:	4b27      	ldr	r3, [pc, #156]	@ (80108f0 <vTaskSwitchContext+0x108>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	617b      	str	r3, [r7, #20]
 8010858:	e011      	b.n	801087e <vTaskSwitchContext+0x96>
 801085a:	697b      	ldr	r3, [r7, #20]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d10b      	bne.n	8010878 <vTaskSwitchContext+0x90>
	__asm volatile
 8010860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010864:	f383 8811 	msr	BASEPRI, r3
 8010868:	f3bf 8f6f 	isb	sy
 801086c:	f3bf 8f4f 	dsb	sy
 8010870:	607b      	str	r3, [r7, #4]
}
 8010872:	bf00      	nop
 8010874:	bf00      	nop
 8010876:	e7fd      	b.n	8010874 <vTaskSwitchContext+0x8c>
 8010878:	697b      	ldr	r3, [r7, #20]
 801087a:	3b01      	subs	r3, #1
 801087c:	617b      	str	r3, [r7, #20]
 801087e:	491d      	ldr	r1, [pc, #116]	@ (80108f4 <vTaskSwitchContext+0x10c>)
 8010880:	697a      	ldr	r2, [r7, #20]
 8010882:	4613      	mov	r3, r2
 8010884:	009b      	lsls	r3, r3, #2
 8010886:	4413      	add	r3, r2
 8010888:	009b      	lsls	r3, r3, #2
 801088a:	440b      	add	r3, r1
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d0e3      	beq.n	801085a <vTaskSwitchContext+0x72>
 8010892:	697a      	ldr	r2, [r7, #20]
 8010894:	4613      	mov	r3, r2
 8010896:	009b      	lsls	r3, r3, #2
 8010898:	4413      	add	r3, r2
 801089a:	009b      	lsls	r3, r3, #2
 801089c:	4a15      	ldr	r2, [pc, #84]	@ (80108f4 <vTaskSwitchContext+0x10c>)
 801089e:	4413      	add	r3, r2
 80108a0:	60bb      	str	r3, [r7, #8]
 80108a2:	68bb      	ldr	r3, [r7, #8]
 80108a4:	685b      	ldr	r3, [r3, #4]
 80108a6:	685a      	ldr	r2, [r3, #4]
 80108a8:	68bb      	ldr	r3, [r7, #8]
 80108aa:	605a      	str	r2, [r3, #4]
 80108ac:	68bb      	ldr	r3, [r7, #8]
 80108ae:	685a      	ldr	r2, [r3, #4]
 80108b0:	68bb      	ldr	r3, [r7, #8]
 80108b2:	3308      	adds	r3, #8
 80108b4:	429a      	cmp	r2, r3
 80108b6:	d104      	bne.n	80108c2 <vTaskSwitchContext+0xda>
 80108b8:	68bb      	ldr	r3, [r7, #8]
 80108ba:	685b      	ldr	r3, [r3, #4]
 80108bc:	685a      	ldr	r2, [r3, #4]
 80108be:	68bb      	ldr	r3, [r7, #8]
 80108c0:	605a      	str	r2, [r3, #4]
 80108c2:	68bb      	ldr	r3, [r7, #8]
 80108c4:	685b      	ldr	r3, [r3, #4]
 80108c6:	68db      	ldr	r3, [r3, #12]
 80108c8:	4a08      	ldr	r2, [pc, #32]	@ (80108ec <vTaskSwitchContext+0x104>)
 80108ca:	6013      	str	r3, [r2, #0]
 80108cc:	4a08      	ldr	r2, [pc, #32]	@ (80108f0 <vTaskSwitchContext+0x108>)
 80108ce:	697b      	ldr	r3, [r7, #20]
 80108d0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80108d2:	4b06      	ldr	r3, [pc, #24]	@ (80108ec <vTaskSwitchContext+0x104>)
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	3354      	adds	r3, #84	@ 0x54
 80108d8:	4a07      	ldr	r2, [pc, #28]	@ (80108f8 <vTaskSwitchContext+0x110>)
 80108da:	6013      	str	r3, [r2, #0]
}
 80108dc:	bf00      	nop
 80108de:	3718      	adds	r7, #24
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bd80      	pop	{r7, pc}
 80108e4:	200046e0 	.word	0x200046e0
 80108e8:	200046cc 	.word	0x200046cc
 80108ec:	200041e4 	.word	0x200041e4
 80108f0:	200046c0 	.word	0x200046c0
 80108f4:	200041e8 	.word	0x200041e8
 80108f8:	20000020 	.word	0x20000020

080108fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80108fc:	b580      	push	{r7, lr}
 80108fe:	b084      	sub	sp, #16
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
 8010904:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d10b      	bne.n	8010924 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 801090c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010910:	f383 8811 	msr	BASEPRI, r3
 8010914:	f3bf 8f6f 	isb	sy
 8010918:	f3bf 8f4f 	dsb	sy
 801091c:	60fb      	str	r3, [r7, #12]
}
 801091e:	bf00      	nop
 8010920:	bf00      	nop
 8010922:	e7fd      	b.n	8010920 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010924:	4b07      	ldr	r3, [pc, #28]	@ (8010944 <vTaskPlaceOnEventList+0x48>)
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	3318      	adds	r3, #24
 801092a:	4619      	mov	r1, r3
 801092c:	6878      	ldr	r0, [r7, #4]
 801092e:	f7fe fb76 	bl	800f01e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010932:	2101      	movs	r1, #1
 8010934:	6838      	ldr	r0, [r7, #0]
 8010936:	f000 fd97 	bl	8011468 <prvAddCurrentTaskToDelayedList>
}
 801093a:	bf00      	nop
 801093c:	3710      	adds	r7, #16
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}
 8010942:	bf00      	nop
 8010944:	200041e4 	.word	0x200041e4

08010948 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010948:	b580      	push	{r7, lr}
 801094a:	b086      	sub	sp, #24
 801094c:	af00      	add	r7, sp, #0
 801094e:	60f8      	str	r0, [r7, #12]
 8010950:	60b9      	str	r1, [r7, #8]
 8010952:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d10b      	bne.n	8010972 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801095a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801095e:	f383 8811 	msr	BASEPRI, r3
 8010962:	f3bf 8f6f 	isb	sy
 8010966:	f3bf 8f4f 	dsb	sy
 801096a:	617b      	str	r3, [r7, #20]
}
 801096c:	bf00      	nop
 801096e:	bf00      	nop
 8010970:	e7fd      	b.n	801096e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010972:	4b0a      	ldr	r3, [pc, #40]	@ (801099c <vTaskPlaceOnEventListRestricted+0x54>)
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	3318      	adds	r3, #24
 8010978:	4619      	mov	r1, r3
 801097a:	68f8      	ldr	r0, [r7, #12]
 801097c:	f7fe fb2b 	bl	800efd6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	2b00      	cmp	r3, #0
 8010984:	d002      	beq.n	801098c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8010986:	f04f 33ff 	mov.w	r3, #4294967295
 801098a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801098c:	6879      	ldr	r1, [r7, #4]
 801098e:	68b8      	ldr	r0, [r7, #8]
 8010990:	f000 fd6a 	bl	8011468 <prvAddCurrentTaskToDelayedList>
	}
 8010994:	bf00      	nop
 8010996:	3718      	adds	r7, #24
 8010998:	46bd      	mov	sp, r7
 801099a:	bd80      	pop	{r7, pc}
 801099c:	200041e4 	.word	0x200041e4

080109a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80109a0:	b580      	push	{r7, lr}
 80109a2:	b086      	sub	sp, #24
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	68db      	ldr	r3, [r3, #12]
 80109ac:	68db      	ldr	r3, [r3, #12]
 80109ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80109b0:	693b      	ldr	r3, [r7, #16]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d10b      	bne.n	80109ce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80109b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109ba:	f383 8811 	msr	BASEPRI, r3
 80109be:	f3bf 8f6f 	isb	sy
 80109c2:	f3bf 8f4f 	dsb	sy
 80109c6:	60fb      	str	r3, [r7, #12]
}
 80109c8:	bf00      	nop
 80109ca:	bf00      	nop
 80109cc:	e7fd      	b.n	80109ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80109ce:	693b      	ldr	r3, [r7, #16]
 80109d0:	3318      	adds	r3, #24
 80109d2:	4618      	mov	r0, r3
 80109d4:	f7fe fb5c 	bl	800f090 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109d8:	4b1d      	ldr	r3, [pc, #116]	@ (8010a50 <xTaskRemoveFromEventList+0xb0>)
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d11d      	bne.n	8010a1c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80109e0:	693b      	ldr	r3, [r7, #16]
 80109e2:	3304      	adds	r3, #4
 80109e4:	4618      	mov	r0, r3
 80109e6:	f7fe fb53 	bl	800f090 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80109ea:	693b      	ldr	r3, [r7, #16]
 80109ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109ee:	4b19      	ldr	r3, [pc, #100]	@ (8010a54 <xTaskRemoveFromEventList+0xb4>)
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	429a      	cmp	r2, r3
 80109f4:	d903      	bls.n	80109fe <xTaskRemoveFromEventList+0x5e>
 80109f6:	693b      	ldr	r3, [r7, #16]
 80109f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109fa:	4a16      	ldr	r2, [pc, #88]	@ (8010a54 <xTaskRemoveFromEventList+0xb4>)
 80109fc:	6013      	str	r3, [r2, #0]
 80109fe:	693b      	ldr	r3, [r7, #16]
 8010a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a02:	4613      	mov	r3, r2
 8010a04:	009b      	lsls	r3, r3, #2
 8010a06:	4413      	add	r3, r2
 8010a08:	009b      	lsls	r3, r3, #2
 8010a0a:	4a13      	ldr	r2, [pc, #76]	@ (8010a58 <xTaskRemoveFromEventList+0xb8>)
 8010a0c:	441a      	add	r2, r3
 8010a0e:	693b      	ldr	r3, [r7, #16]
 8010a10:	3304      	adds	r3, #4
 8010a12:	4619      	mov	r1, r3
 8010a14:	4610      	mov	r0, r2
 8010a16:	f7fe fade 	bl	800efd6 <vListInsertEnd>
 8010a1a:	e005      	b.n	8010a28 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	3318      	adds	r3, #24
 8010a20:	4619      	mov	r1, r3
 8010a22:	480e      	ldr	r0, [pc, #56]	@ (8010a5c <xTaskRemoveFromEventList+0xbc>)
 8010a24:	f7fe fad7 	bl	800efd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010a28:	693b      	ldr	r3, [r7, #16]
 8010a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8010a60 <xTaskRemoveFromEventList+0xc0>)
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a32:	429a      	cmp	r2, r3
 8010a34:	d905      	bls.n	8010a42 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010a36:	2301      	movs	r3, #1
 8010a38:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8010a64 <xTaskRemoveFromEventList+0xc4>)
 8010a3c:	2201      	movs	r2, #1
 8010a3e:	601a      	str	r2, [r3, #0]
 8010a40:	e001      	b.n	8010a46 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8010a42:	2300      	movs	r3, #0
 8010a44:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010a46:	697b      	ldr	r3, [r7, #20]
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	3718      	adds	r7, #24
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd80      	pop	{r7, pc}
 8010a50:	200046e0 	.word	0x200046e0
 8010a54:	200046c0 	.word	0x200046c0
 8010a58:	200041e8 	.word	0x200041e8
 8010a5c:	20004678 	.word	0x20004678
 8010a60:	200041e4 	.word	0x200041e4
 8010a64:	200046cc 	.word	0x200046cc

08010a68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010a68:	b480      	push	{r7}
 8010a6a:	b083      	sub	sp, #12
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010a70:	4b06      	ldr	r3, [pc, #24]	@ (8010a8c <vTaskInternalSetTimeOutState+0x24>)
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010a78:	4b05      	ldr	r3, [pc, #20]	@ (8010a90 <vTaskInternalSetTimeOutState+0x28>)
 8010a7a:	681a      	ldr	r2, [r3, #0]
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	605a      	str	r2, [r3, #4]
}
 8010a80:	bf00      	nop
 8010a82:	370c      	adds	r7, #12
 8010a84:	46bd      	mov	sp, r7
 8010a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a8a:	4770      	bx	lr
 8010a8c:	200046d0 	.word	0x200046d0
 8010a90:	200046bc 	.word	0x200046bc

08010a94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b088      	sub	sp, #32
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
 8010a9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d10b      	bne.n	8010abc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa8:	f383 8811 	msr	BASEPRI, r3
 8010aac:	f3bf 8f6f 	isb	sy
 8010ab0:	f3bf 8f4f 	dsb	sy
 8010ab4:	613b      	str	r3, [r7, #16]
}
 8010ab6:	bf00      	nop
 8010ab8:	bf00      	nop
 8010aba:	e7fd      	b.n	8010ab8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010abc:	683b      	ldr	r3, [r7, #0]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d10b      	bne.n	8010ada <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ac6:	f383 8811 	msr	BASEPRI, r3
 8010aca:	f3bf 8f6f 	isb	sy
 8010ace:	f3bf 8f4f 	dsb	sy
 8010ad2:	60fb      	str	r3, [r7, #12]
}
 8010ad4:	bf00      	nop
 8010ad6:	bf00      	nop
 8010ad8:	e7fd      	b.n	8010ad6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010ada:	f001 f9a5 	bl	8011e28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010ade:	4b1d      	ldr	r3, [pc, #116]	@ (8010b54 <xTaskCheckForTimeOut+0xc0>)
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	685b      	ldr	r3, [r3, #4]
 8010ae8:	69ba      	ldr	r2, [r7, #24]
 8010aea:	1ad3      	subs	r3, r2, r3
 8010aec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010aee:	683b      	ldr	r3, [r7, #0]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010af6:	d102      	bne.n	8010afe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010af8:	2300      	movs	r3, #0
 8010afa:	61fb      	str	r3, [r7, #28]
 8010afc:	e023      	b.n	8010b46 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	681a      	ldr	r2, [r3, #0]
 8010b02:	4b15      	ldr	r3, [pc, #84]	@ (8010b58 <xTaskCheckForTimeOut+0xc4>)
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	429a      	cmp	r2, r3
 8010b08:	d007      	beq.n	8010b1a <xTaskCheckForTimeOut+0x86>
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	685b      	ldr	r3, [r3, #4]
 8010b0e:	69ba      	ldr	r2, [r7, #24]
 8010b10:	429a      	cmp	r2, r3
 8010b12:	d302      	bcc.n	8010b1a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010b14:	2301      	movs	r3, #1
 8010b16:	61fb      	str	r3, [r7, #28]
 8010b18:	e015      	b.n	8010b46 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	697a      	ldr	r2, [r7, #20]
 8010b20:	429a      	cmp	r2, r3
 8010b22:	d20b      	bcs.n	8010b3c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	681a      	ldr	r2, [r3, #0]
 8010b28:	697b      	ldr	r3, [r7, #20]
 8010b2a:	1ad2      	subs	r2, r2, r3
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	f7ff ff99 	bl	8010a68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010b36:	2300      	movs	r3, #0
 8010b38:	61fb      	str	r3, [r7, #28]
 8010b3a:	e004      	b.n	8010b46 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010b3c:	683b      	ldr	r3, [r7, #0]
 8010b3e:	2200      	movs	r2, #0
 8010b40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010b42:	2301      	movs	r3, #1
 8010b44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010b46:	f001 f9a1 	bl	8011e8c <vPortExitCritical>

	return xReturn;
 8010b4a:	69fb      	ldr	r3, [r7, #28]
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3720      	adds	r7, #32
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}
 8010b54:	200046bc 	.word	0x200046bc
 8010b58:	200046d0 	.word	0x200046d0

08010b5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010b5c:	b480      	push	{r7}
 8010b5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010b60:	4b03      	ldr	r3, [pc, #12]	@ (8010b70 <vTaskMissedYield+0x14>)
 8010b62:	2201      	movs	r2, #1
 8010b64:	601a      	str	r2, [r3, #0]
}
 8010b66:	bf00      	nop
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6e:	4770      	bx	lr
 8010b70:	200046cc 	.word	0x200046cc

08010b74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b082      	sub	sp, #8
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010b7c:	f000 f852 	bl	8010c24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010b80:	4b06      	ldr	r3, [pc, #24]	@ (8010b9c <prvIdleTask+0x28>)
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	2b01      	cmp	r3, #1
 8010b86:	d9f9      	bls.n	8010b7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8010b88:	4b05      	ldr	r3, [pc, #20]	@ (8010ba0 <prvIdleTask+0x2c>)
 8010b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b8e:	601a      	str	r2, [r3, #0]
 8010b90:	f3bf 8f4f 	dsb	sy
 8010b94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010b98:	e7f0      	b.n	8010b7c <prvIdleTask+0x8>
 8010b9a:	bf00      	nop
 8010b9c:	200041e8 	.word	0x200041e8
 8010ba0:	e000ed04 	.word	0xe000ed04

08010ba4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	b082      	sub	sp, #8
 8010ba8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010baa:	2300      	movs	r3, #0
 8010bac:	607b      	str	r3, [r7, #4]
 8010bae:	e00c      	b.n	8010bca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010bb0:	687a      	ldr	r2, [r7, #4]
 8010bb2:	4613      	mov	r3, r2
 8010bb4:	009b      	lsls	r3, r3, #2
 8010bb6:	4413      	add	r3, r2
 8010bb8:	009b      	lsls	r3, r3, #2
 8010bba:	4a12      	ldr	r2, [pc, #72]	@ (8010c04 <prvInitialiseTaskLists+0x60>)
 8010bbc:	4413      	add	r3, r2
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	f7fe f9dc 	bl	800ef7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	3301      	adds	r3, #1
 8010bc8:	607b      	str	r3, [r7, #4]
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	2b37      	cmp	r3, #55	@ 0x37
 8010bce:	d9ef      	bls.n	8010bb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010bd0:	480d      	ldr	r0, [pc, #52]	@ (8010c08 <prvInitialiseTaskLists+0x64>)
 8010bd2:	f7fe f9d3 	bl	800ef7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010bd6:	480d      	ldr	r0, [pc, #52]	@ (8010c0c <prvInitialiseTaskLists+0x68>)
 8010bd8:	f7fe f9d0 	bl	800ef7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010bdc:	480c      	ldr	r0, [pc, #48]	@ (8010c10 <prvInitialiseTaskLists+0x6c>)
 8010bde:	f7fe f9cd 	bl	800ef7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010be2:	480c      	ldr	r0, [pc, #48]	@ (8010c14 <prvInitialiseTaskLists+0x70>)
 8010be4:	f7fe f9ca 	bl	800ef7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010be8:	480b      	ldr	r0, [pc, #44]	@ (8010c18 <prvInitialiseTaskLists+0x74>)
 8010bea:	f7fe f9c7 	bl	800ef7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010bee:	4b0b      	ldr	r3, [pc, #44]	@ (8010c1c <prvInitialiseTaskLists+0x78>)
 8010bf0:	4a05      	ldr	r2, [pc, #20]	@ (8010c08 <prvInitialiseTaskLists+0x64>)
 8010bf2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8010c20 <prvInitialiseTaskLists+0x7c>)
 8010bf6:	4a05      	ldr	r2, [pc, #20]	@ (8010c0c <prvInitialiseTaskLists+0x68>)
 8010bf8:	601a      	str	r2, [r3, #0]
}
 8010bfa:	bf00      	nop
 8010bfc:	3708      	adds	r7, #8
 8010bfe:	46bd      	mov	sp, r7
 8010c00:	bd80      	pop	{r7, pc}
 8010c02:	bf00      	nop
 8010c04:	200041e8 	.word	0x200041e8
 8010c08:	20004648 	.word	0x20004648
 8010c0c:	2000465c 	.word	0x2000465c
 8010c10:	20004678 	.word	0x20004678
 8010c14:	2000468c 	.word	0x2000468c
 8010c18:	200046a4 	.word	0x200046a4
 8010c1c:	20004670 	.word	0x20004670
 8010c20:	20004674 	.word	0x20004674

08010c24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b082      	sub	sp, #8
 8010c28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c2a:	e019      	b.n	8010c60 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010c2c:	f001 f8fc 	bl	8011e28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c30:	4b10      	ldr	r3, [pc, #64]	@ (8010c74 <prvCheckTasksWaitingTermination+0x50>)
 8010c32:	68db      	ldr	r3, [r3, #12]
 8010c34:	68db      	ldr	r3, [r3, #12]
 8010c36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	3304      	adds	r3, #4
 8010c3c:	4618      	mov	r0, r3
 8010c3e:	f7fe fa27 	bl	800f090 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010c42:	4b0d      	ldr	r3, [pc, #52]	@ (8010c78 <prvCheckTasksWaitingTermination+0x54>)
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	3b01      	subs	r3, #1
 8010c48:	4a0b      	ldr	r2, [pc, #44]	@ (8010c78 <prvCheckTasksWaitingTermination+0x54>)
 8010c4a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8010c7c <prvCheckTasksWaitingTermination+0x58>)
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	3b01      	subs	r3, #1
 8010c52:	4a0a      	ldr	r2, [pc, #40]	@ (8010c7c <prvCheckTasksWaitingTermination+0x58>)
 8010c54:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010c56:	f001 f919 	bl	8011e8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010c5a:	6878      	ldr	r0, [r7, #4]
 8010c5c:	f000 f848 	bl	8010cf0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c60:	4b06      	ldr	r3, [pc, #24]	@ (8010c7c <prvCheckTasksWaitingTermination+0x58>)
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d1e1      	bne.n	8010c2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010c68:	bf00      	nop
 8010c6a:	bf00      	nop
 8010c6c:	3708      	adds	r7, #8
 8010c6e:	46bd      	mov	sp, r7
 8010c70:	bd80      	pop	{r7, pc}
 8010c72:	bf00      	nop
 8010c74:	2000468c 	.word	0x2000468c
 8010c78:	200046b8 	.word	0x200046b8
 8010c7c:	200046a0 	.word	0x200046a0

08010c80 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8010c80:	b480      	push	{r7}
 8010c82:	b085      	sub	sp, #20
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8010c88:	2300      	movs	r3, #0
 8010c8a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8010c8c:	e005      	b.n	8010c9a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	3301      	adds	r3, #1
 8010c92:	607b      	str	r3, [r7, #4]
			ulCount++;
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	3301      	adds	r3, #1
 8010c98:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	781b      	ldrb	r3, [r3, #0]
 8010c9e:	2ba5      	cmp	r3, #165	@ 0xa5
 8010ca0:	d0f5      	beq.n	8010c8e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	089b      	lsrs	r3, r3, #2
 8010ca6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	b29b      	uxth	r3, r3
	}
 8010cac:	4618      	mov	r0, r3
 8010cae:	3714      	adds	r7, #20
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb6:	4770      	bx	lr

08010cb8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b086      	sub	sp, #24
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d102      	bne.n	8010ccc <uxTaskGetStackHighWaterMark+0x14>
 8010cc6:	4b09      	ldr	r3, [pc, #36]	@ (8010cec <uxTaskGetStackHighWaterMark+0x34>)
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	e000      	b.n	8010cce <uxTaskGetStackHighWaterMark+0x16>
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010cd4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8010cd6:	6938      	ldr	r0, [r7, #16]
 8010cd8:	f7ff ffd2 	bl	8010c80 <prvTaskCheckFreeStackSpace>
 8010cdc:	4603      	mov	r3, r0
 8010cde:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8010ce0:	68fb      	ldr	r3, [r7, #12]
	}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3718      	adds	r7, #24
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}
 8010cea:	bf00      	nop
 8010cec:	200041e4 	.word	0x200041e4

08010cf0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b084      	sub	sp, #16
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	3354      	adds	r3, #84	@ 0x54
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f002 fc4d 	bl	801359c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d108      	bne.n	8010d1e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d10:	4618      	mov	r0, r3
 8010d12:	f001 fa79 	bl	8012208 <vPortFree>
				vPortFree( pxTCB );
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f001 fa76 	bl	8012208 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010d1c:	e019      	b.n	8010d52 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010d24:	2b01      	cmp	r3, #1
 8010d26:	d103      	bne.n	8010d30 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010d28:	6878      	ldr	r0, [r7, #4]
 8010d2a:	f001 fa6d 	bl	8012208 <vPortFree>
	}
 8010d2e:	e010      	b.n	8010d52 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010d36:	2b02      	cmp	r3, #2
 8010d38:	d00b      	beq.n	8010d52 <prvDeleteTCB+0x62>
	__asm volatile
 8010d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d3e:	f383 8811 	msr	BASEPRI, r3
 8010d42:	f3bf 8f6f 	isb	sy
 8010d46:	f3bf 8f4f 	dsb	sy
 8010d4a:	60fb      	str	r3, [r7, #12]
}
 8010d4c:	bf00      	nop
 8010d4e:	bf00      	nop
 8010d50:	e7fd      	b.n	8010d4e <prvDeleteTCB+0x5e>
	}
 8010d52:	bf00      	nop
 8010d54:	3710      	adds	r7, #16
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
	...

08010d5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010d5c:	b480      	push	{r7}
 8010d5e:	b083      	sub	sp, #12
 8010d60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d62:	4b0c      	ldr	r3, [pc, #48]	@ (8010d94 <prvResetNextTaskUnblockTime+0x38>)
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d104      	bne.n	8010d76 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8010d98 <prvResetNextTaskUnblockTime+0x3c>)
 8010d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8010d72:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010d74:	e008      	b.n	8010d88 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d76:	4b07      	ldr	r3, [pc, #28]	@ (8010d94 <prvResetNextTaskUnblockTime+0x38>)
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	68db      	ldr	r3, [r3, #12]
 8010d7c:	68db      	ldr	r3, [r3, #12]
 8010d7e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	685b      	ldr	r3, [r3, #4]
 8010d84:	4a04      	ldr	r2, [pc, #16]	@ (8010d98 <prvResetNextTaskUnblockTime+0x3c>)
 8010d86:	6013      	str	r3, [r2, #0]
}
 8010d88:	bf00      	nop
 8010d8a:	370c      	adds	r7, #12
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d92:	4770      	bx	lr
 8010d94:	20004670 	.word	0x20004670
 8010d98:	200046d8 	.word	0x200046d8

08010d9c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010d9c:	b480      	push	{r7}
 8010d9e:	b083      	sub	sp, #12
 8010da0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8010da2:	4b05      	ldr	r3, [pc, #20]	@ (8010db8 <xTaskGetCurrentTaskHandle+0x1c>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010da8:	687b      	ldr	r3, [r7, #4]
	}
 8010daa:	4618      	mov	r0, r3
 8010dac:	370c      	adds	r7, #12
 8010dae:	46bd      	mov	sp, r7
 8010db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db4:	4770      	bx	lr
 8010db6:	bf00      	nop
 8010db8:	200041e4 	.word	0x200041e4

08010dbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010dbc:	b480      	push	{r7}
 8010dbe:	b083      	sub	sp, #12
 8010dc0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8010df0 <xTaskGetSchedulerState+0x34>)
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d102      	bne.n	8010dd0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010dca:	2301      	movs	r3, #1
 8010dcc:	607b      	str	r3, [r7, #4]
 8010dce:	e008      	b.n	8010de2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010dd0:	4b08      	ldr	r3, [pc, #32]	@ (8010df4 <xTaskGetSchedulerState+0x38>)
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d102      	bne.n	8010dde <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010dd8:	2302      	movs	r3, #2
 8010dda:	607b      	str	r3, [r7, #4]
 8010ddc:	e001      	b.n	8010de2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010dde:	2300      	movs	r3, #0
 8010de0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010de2:	687b      	ldr	r3, [r7, #4]
	}
 8010de4:	4618      	mov	r0, r3
 8010de6:	370c      	adds	r7, #12
 8010de8:	46bd      	mov	sp, r7
 8010dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dee:	4770      	bx	lr
 8010df0:	200046c4 	.word	0x200046c4
 8010df4:	200046e0 	.word	0x200046e0

08010df8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b084      	sub	sp, #16
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010e04:	2300      	movs	r3, #0
 8010e06:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d051      	beq.n	8010eb2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010e0e:	68bb      	ldr	r3, [r7, #8]
 8010e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e12:	4b2a      	ldr	r3, [pc, #168]	@ (8010ebc <xTaskPriorityInherit+0xc4>)
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e18:	429a      	cmp	r2, r3
 8010e1a:	d241      	bcs.n	8010ea0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	699b      	ldr	r3, [r3, #24]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	db06      	blt.n	8010e32 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e24:	4b25      	ldr	r3, [pc, #148]	@ (8010ebc <xTaskPriorityInherit+0xc4>)
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e2a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010e2e:	68bb      	ldr	r3, [r7, #8]
 8010e30:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010e32:	68bb      	ldr	r3, [r7, #8]
 8010e34:	6959      	ldr	r1, [r3, #20]
 8010e36:	68bb      	ldr	r3, [r7, #8]
 8010e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e3a:	4613      	mov	r3, r2
 8010e3c:	009b      	lsls	r3, r3, #2
 8010e3e:	4413      	add	r3, r2
 8010e40:	009b      	lsls	r3, r3, #2
 8010e42:	4a1f      	ldr	r2, [pc, #124]	@ (8010ec0 <xTaskPriorityInherit+0xc8>)
 8010e44:	4413      	add	r3, r2
 8010e46:	4299      	cmp	r1, r3
 8010e48:	d122      	bne.n	8010e90 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010e4a:	68bb      	ldr	r3, [r7, #8]
 8010e4c:	3304      	adds	r3, #4
 8010e4e:	4618      	mov	r0, r3
 8010e50:	f7fe f91e 	bl	800f090 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010e54:	4b19      	ldr	r3, [pc, #100]	@ (8010ebc <xTaskPriorityInherit+0xc4>)
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e5a:	68bb      	ldr	r3, [r7, #8]
 8010e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010e5e:	68bb      	ldr	r3, [r7, #8]
 8010e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e62:	4b18      	ldr	r3, [pc, #96]	@ (8010ec4 <xTaskPriorityInherit+0xcc>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	429a      	cmp	r2, r3
 8010e68:	d903      	bls.n	8010e72 <xTaskPriorityInherit+0x7a>
 8010e6a:	68bb      	ldr	r3, [r7, #8]
 8010e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e6e:	4a15      	ldr	r2, [pc, #84]	@ (8010ec4 <xTaskPriorityInherit+0xcc>)
 8010e70:	6013      	str	r3, [r2, #0]
 8010e72:	68bb      	ldr	r3, [r7, #8]
 8010e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e76:	4613      	mov	r3, r2
 8010e78:	009b      	lsls	r3, r3, #2
 8010e7a:	4413      	add	r3, r2
 8010e7c:	009b      	lsls	r3, r3, #2
 8010e7e:	4a10      	ldr	r2, [pc, #64]	@ (8010ec0 <xTaskPriorityInherit+0xc8>)
 8010e80:	441a      	add	r2, r3
 8010e82:	68bb      	ldr	r3, [r7, #8]
 8010e84:	3304      	adds	r3, #4
 8010e86:	4619      	mov	r1, r3
 8010e88:	4610      	mov	r0, r2
 8010e8a:	f7fe f8a4 	bl	800efd6 <vListInsertEnd>
 8010e8e:	e004      	b.n	8010e9a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010e90:	4b0a      	ldr	r3, [pc, #40]	@ (8010ebc <xTaskPriorityInherit+0xc4>)
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e96:	68bb      	ldr	r3, [r7, #8]
 8010e98:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010e9a:	2301      	movs	r3, #1
 8010e9c:	60fb      	str	r3, [r7, #12]
 8010e9e:	e008      	b.n	8010eb2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010ea0:	68bb      	ldr	r3, [r7, #8]
 8010ea2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010ea4:	4b05      	ldr	r3, [pc, #20]	@ (8010ebc <xTaskPriorityInherit+0xc4>)
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010eaa:	429a      	cmp	r2, r3
 8010eac:	d201      	bcs.n	8010eb2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010eae:	2301      	movs	r3, #1
 8010eb0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010eb2:	68fb      	ldr	r3, [r7, #12]
	}
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	3710      	adds	r7, #16
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	bd80      	pop	{r7, pc}
 8010ebc:	200041e4 	.word	0x200041e4
 8010ec0:	200041e8 	.word	0x200041e8
 8010ec4:	200046c0 	.word	0x200046c0

08010ec8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b086      	sub	sp, #24
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010ed4:	2300      	movs	r3, #0
 8010ed6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d058      	beq.n	8010f90 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010ede:	4b2f      	ldr	r3, [pc, #188]	@ (8010f9c <xTaskPriorityDisinherit+0xd4>)
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	693a      	ldr	r2, [r7, #16]
 8010ee4:	429a      	cmp	r2, r3
 8010ee6:	d00b      	beq.n	8010f00 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010eec:	f383 8811 	msr	BASEPRI, r3
 8010ef0:	f3bf 8f6f 	isb	sy
 8010ef4:	f3bf 8f4f 	dsb	sy
 8010ef8:	60fb      	str	r3, [r7, #12]
}
 8010efa:	bf00      	nop
 8010efc:	bf00      	nop
 8010efe:	e7fd      	b.n	8010efc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010f00:	693b      	ldr	r3, [r7, #16]
 8010f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d10b      	bne.n	8010f20 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f0c:	f383 8811 	msr	BASEPRI, r3
 8010f10:	f3bf 8f6f 	isb	sy
 8010f14:	f3bf 8f4f 	dsb	sy
 8010f18:	60bb      	str	r3, [r7, #8]
}
 8010f1a:	bf00      	nop
 8010f1c:	bf00      	nop
 8010f1e:	e7fd      	b.n	8010f1c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010f20:	693b      	ldr	r3, [r7, #16]
 8010f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010f24:	1e5a      	subs	r2, r3, #1
 8010f26:	693b      	ldr	r3, [r7, #16]
 8010f28:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010f2a:	693b      	ldr	r3, [r7, #16]
 8010f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f2e:	693b      	ldr	r3, [r7, #16]
 8010f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f32:	429a      	cmp	r2, r3
 8010f34:	d02c      	beq.n	8010f90 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010f36:	693b      	ldr	r3, [r7, #16]
 8010f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d128      	bne.n	8010f90 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010f3e:	693b      	ldr	r3, [r7, #16]
 8010f40:	3304      	adds	r3, #4
 8010f42:	4618      	mov	r0, r3
 8010f44:	f7fe f8a4 	bl	800f090 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010f48:	693b      	ldr	r3, [r7, #16]
 8010f4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010f4c:	693b      	ldr	r3, [r7, #16]
 8010f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f50:	693b      	ldr	r3, [r7, #16]
 8010f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f54:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010f58:	693b      	ldr	r3, [r7, #16]
 8010f5a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010f5c:	693b      	ldr	r3, [r7, #16]
 8010f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f60:	4b0f      	ldr	r3, [pc, #60]	@ (8010fa0 <xTaskPriorityDisinherit+0xd8>)
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	429a      	cmp	r2, r3
 8010f66:	d903      	bls.n	8010f70 <xTaskPriorityDisinherit+0xa8>
 8010f68:	693b      	ldr	r3, [r7, #16]
 8010f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8010fa0 <xTaskPriorityDisinherit+0xd8>)
 8010f6e:	6013      	str	r3, [r2, #0]
 8010f70:	693b      	ldr	r3, [r7, #16]
 8010f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f74:	4613      	mov	r3, r2
 8010f76:	009b      	lsls	r3, r3, #2
 8010f78:	4413      	add	r3, r2
 8010f7a:	009b      	lsls	r3, r3, #2
 8010f7c:	4a09      	ldr	r2, [pc, #36]	@ (8010fa4 <xTaskPriorityDisinherit+0xdc>)
 8010f7e:	441a      	add	r2, r3
 8010f80:	693b      	ldr	r3, [r7, #16]
 8010f82:	3304      	adds	r3, #4
 8010f84:	4619      	mov	r1, r3
 8010f86:	4610      	mov	r0, r2
 8010f88:	f7fe f825 	bl	800efd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010f8c:	2301      	movs	r3, #1
 8010f8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010f90:	697b      	ldr	r3, [r7, #20]
	}
 8010f92:	4618      	mov	r0, r3
 8010f94:	3718      	adds	r7, #24
 8010f96:	46bd      	mov	sp, r7
 8010f98:	bd80      	pop	{r7, pc}
 8010f9a:	bf00      	nop
 8010f9c:	200041e4 	.word	0x200041e4
 8010fa0:	200046c0 	.word	0x200046c0
 8010fa4:	200041e8 	.word	0x200041e8

08010fa8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b088      	sub	sp, #32
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
 8010fb0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d06c      	beq.n	801109a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010fc0:	69bb      	ldr	r3, [r7, #24]
 8010fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d10b      	bne.n	8010fe0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fcc:	f383 8811 	msr	BASEPRI, r3
 8010fd0:	f3bf 8f6f 	isb	sy
 8010fd4:	f3bf 8f4f 	dsb	sy
 8010fd8:	60fb      	str	r3, [r7, #12]
}
 8010fda:	bf00      	nop
 8010fdc:	bf00      	nop
 8010fde:	e7fd      	b.n	8010fdc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010fe0:	69bb      	ldr	r3, [r7, #24]
 8010fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010fe4:	683a      	ldr	r2, [r7, #0]
 8010fe6:	429a      	cmp	r2, r3
 8010fe8:	d902      	bls.n	8010ff0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	61fb      	str	r3, [r7, #28]
 8010fee:	e002      	b.n	8010ff6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010ff0:	69bb      	ldr	r3, [r7, #24]
 8010ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010ff4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010ff6:	69bb      	ldr	r3, [r7, #24]
 8010ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ffa:	69fa      	ldr	r2, [r7, #28]
 8010ffc:	429a      	cmp	r2, r3
 8010ffe:	d04c      	beq.n	801109a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011000:	69bb      	ldr	r3, [r7, #24]
 8011002:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011004:	697a      	ldr	r2, [r7, #20]
 8011006:	429a      	cmp	r2, r3
 8011008:	d147      	bne.n	801109a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801100a:	4b26      	ldr	r3, [pc, #152]	@ (80110a4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	69ba      	ldr	r2, [r7, #24]
 8011010:	429a      	cmp	r2, r3
 8011012:	d10b      	bne.n	801102c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8011014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011018:	f383 8811 	msr	BASEPRI, r3
 801101c:	f3bf 8f6f 	isb	sy
 8011020:	f3bf 8f4f 	dsb	sy
 8011024:	60bb      	str	r3, [r7, #8]
}
 8011026:	bf00      	nop
 8011028:	bf00      	nop
 801102a:	e7fd      	b.n	8011028 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801102c:	69bb      	ldr	r3, [r7, #24]
 801102e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011030:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011032:	69bb      	ldr	r3, [r7, #24]
 8011034:	69fa      	ldr	r2, [r7, #28]
 8011036:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011038:	69bb      	ldr	r3, [r7, #24]
 801103a:	699b      	ldr	r3, [r3, #24]
 801103c:	2b00      	cmp	r3, #0
 801103e:	db04      	blt.n	801104a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011040:	69fb      	ldr	r3, [r7, #28]
 8011042:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011046:	69bb      	ldr	r3, [r7, #24]
 8011048:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801104a:	69bb      	ldr	r3, [r7, #24]
 801104c:	6959      	ldr	r1, [r3, #20]
 801104e:	693a      	ldr	r2, [r7, #16]
 8011050:	4613      	mov	r3, r2
 8011052:	009b      	lsls	r3, r3, #2
 8011054:	4413      	add	r3, r2
 8011056:	009b      	lsls	r3, r3, #2
 8011058:	4a13      	ldr	r2, [pc, #76]	@ (80110a8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801105a:	4413      	add	r3, r2
 801105c:	4299      	cmp	r1, r3
 801105e:	d11c      	bne.n	801109a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011060:	69bb      	ldr	r3, [r7, #24]
 8011062:	3304      	adds	r3, #4
 8011064:	4618      	mov	r0, r3
 8011066:	f7fe f813 	bl	800f090 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801106a:	69bb      	ldr	r3, [r7, #24]
 801106c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801106e:	4b0f      	ldr	r3, [pc, #60]	@ (80110ac <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	429a      	cmp	r2, r3
 8011074:	d903      	bls.n	801107e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8011076:	69bb      	ldr	r3, [r7, #24]
 8011078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801107a:	4a0c      	ldr	r2, [pc, #48]	@ (80110ac <vTaskPriorityDisinheritAfterTimeout+0x104>)
 801107c:	6013      	str	r3, [r2, #0]
 801107e:	69bb      	ldr	r3, [r7, #24]
 8011080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011082:	4613      	mov	r3, r2
 8011084:	009b      	lsls	r3, r3, #2
 8011086:	4413      	add	r3, r2
 8011088:	009b      	lsls	r3, r3, #2
 801108a:	4a07      	ldr	r2, [pc, #28]	@ (80110a8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801108c:	441a      	add	r2, r3
 801108e:	69bb      	ldr	r3, [r7, #24]
 8011090:	3304      	adds	r3, #4
 8011092:	4619      	mov	r1, r3
 8011094:	4610      	mov	r0, r2
 8011096:	f7fd ff9e 	bl	800efd6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801109a:	bf00      	nop
 801109c:	3720      	adds	r7, #32
 801109e:	46bd      	mov	sp, r7
 80110a0:	bd80      	pop	{r7, pc}
 80110a2:	bf00      	nop
 80110a4:	200041e4 	.word	0x200041e4
 80110a8:	200041e8 	.word	0x200041e8
 80110ac:	200046c0 	.word	0x200046c0

080110b0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80110b0:	b480      	push	{r7}
 80110b2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80110b4:	4b07      	ldr	r3, [pc, #28]	@ (80110d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d004      	beq.n	80110c6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80110bc:	4b05      	ldr	r3, [pc, #20]	@ (80110d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80110c2:	3201      	adds	r2, #1
 80110c4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80110c6:	4b03      	ldr	r3, [pc, #12]	@ (80110d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80110c8:	681b      	ldr	r3, [r3, #0]
	}
 80110ca:	4618      	mov	r0, r3
 80110cc:	46bd      	mov	sp, r7
 80110ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d2:	4770      	bx	lr
 80110d4:	200041e4 	.word	0x200041e4

080110d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b084      	sub	sp, #16
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
 80110e0:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80110e2:	f000 fea1 	bl	8011e28 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80110e6:	4b20      	ldr	r3, [pc, #128]	@ (8011168 <ulTaskNotifyTake+0x90>)
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d113      	bne.n	801111a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80110f2:	4b1d      	ldr	r3, [pc, #116]	@ (8011168 <ulTaskNotifyTake+0x90>)
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	2201      	movs	r2, #1
 80110f8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80110fc:	683b      	ldr	r3, [r7, #0]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d00b      	beq.n	801111a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011102:	2101      	movs	r1, #1
 8011104:	6838      	ldr	r0, [r7, #0]
 8011106:	f000 f9af 	bl	8011468 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801110a:	4b18      	ldr	r3, [pc, #96]	@ (801116c <ulTaskNotifyTake+0x94>)
 801110c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011110:	601a      	str	r2, [r3, #0]
 8011112:	f3bf 8f4f 	dsb	sy
 8011116:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801111a:	f000 feb7 	bl	8011e8c <vPortExitCritical>

		taskENTER_CRITICAL();
 801111e:	f000 fe83 	bl	8011e28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8011122:	4b11      	ldr	r3, [pc, #68]	@ (8011168 <ulTaskNotifyTake+0x90>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801112a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d00e      	beq.n	8011150 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d005      	beq.n	8011144 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011138:	4b0b      	ldr	r3, [pc, #44]	@ (8011168 <ulTaskNotifyTake+0x90>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	2200      	movs	r2, #0
 801113e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8011142:	e005      	b.n	8011150 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8011144:	4b08      	ldr	r3, [pc, #32]	@ (8011168 <ulTaskNotifyTake+0x90>)
 8011146:	681b      	ldr	r3, [r3, #0]
 8011148:	68fa      	ldr	r2, [r7, #12]
 801114a:	3a01      	subs	r2, #1
 801114c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011150:	4b05      	ldr	r3, [pc, #20]	@ (8011168 <ulTaskNotifyTake+0x90>)
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	2200      	movs	r2, #0
 8011156:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 801115a:	f000 fe97 	bl	8011e8c <vPortExitCritical>

		return ulReturn;
 801115e:	68fb      	ldr	r3, [r7, #12]
	}
 8011160:	4618      	mov	r0, r3
 8011162:	3710      	adds	r7, #16
 8011164:	46bd      	mov	sp, r7
 8011166:	bd80      	pop	{r7, pc}
 8011168:	200041e4 	.word	0x200041e4
 801116c:	e000ed04 	.word	0xe000ed04

08011170 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011170:	b580      	push	{r7, lr}
 8011172:	b08e      	sub	sp, #56	@ 0x38
 8011174:	af00      	add	r7, sp, #0
 8011176:	60f8      	str	r0, [r7, #12]
 8011178:	60b9      	str	r1, [r7, #8]
 801117a:	603b      	str	r3, [r7, #0]
 801117c:	4613      	mov	r3, r2
 801117e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011180:	2301      	movs	r3, #1
 8011182:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	2b00      	cmp	r3, #0
 8011188:	d10b      	bne.n	80111a2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 801118a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801118e:	f383 8811 	msr	BASEPRI, r3
 8011192:	f3bf 8f6f 	isb	sy
 8011196:	f3bf 8f4f 	dsb	sy
 801119a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801119c:	bf00      	nop
 801119e:	bf00      	nop
 80111a0:	e7fd      	b.n	801119e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80111a2:	f000 ff21 	bl	8011fe8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80111aa:	f3ef 8211 	mrs	r2, BASEPRI
 80111ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111b2:	f383 8811 	msr	BASEPRI, r3
 80111b6:	f3bf 8f6f 	isb	sy
 80111ba:	f3bf 8f4f 	dsb	sy
 80111be:	623a      	str	r2, [r7, #32]
 80111c0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80111c2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80111c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80111c6:	683b      	ldr	r3, [r7, #0]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d004      	beq.n	80111d6 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80111cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111ce:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80111d2:	683b      	ldr	r3, [r7, #0]
 80111d4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80111d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111d8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80111dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80111e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111e2:	2202      	movs	r2, #2
 80111e4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80111e8:	79fb      	ldrb	r3, [r7, #7]
 80111ea:	2b04      	cmp	r3, #4
 80111ec:	d82e      	bhi.n	801124c <xTaskGenericNotifyFromISR+0xdc>
 80111ee:	a201      	add	r2, pc, #4	@ (adr r2, 80111f4 <xTaskGenericNotifyFromISR+0x84>)
 80111f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111f4:	08011271 	.word	0x08011271
 80111f8:	08011209 	.word	0x08011209
 80111fc:	0801121b 	.word	0x0801121b
 8011200:	0801122b 	.word	0x0801122b
 8011204:	08011235 	.word	0x08011235
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801120a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	431a      	orrs	r2, r3
 8011212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011214:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011218:	e02d      	b.n	8011276 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801121a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801121c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011220:	1c5a      	adds	r2, r3, #1
 8011222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011224:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011228:	e025      	b.n	8011276 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801122a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801122c:	68ba      	ldr	r2, [r7, #8]
 801122e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011232:	e020      	b.n	8011276 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011234:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011238:	2b02      	cmp	r3, #2
 801123a:	d004      	beq.n	8011246 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801123c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801123e:	68ba      	ldr	r2, [r7, #8]
 8011240:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011244:	e017      	b.n	8011276 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8011246:	2300      	movs	r3, #0
 8011248:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 801124a:	e014      	b.n	8011276 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 801124c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801124e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011256:	d00d      	beq.n	8011274 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8011258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801125c:	f383 8811 	msr	BASEPRI, r3
 8011260:	f3bf 8f6f 	isb	sy
 8011264:	f3bf 8f4f 	dsb	sy
 8011268:	61bb      	str	r3, [r7, #24]
}
 801126a:	bf00      	nop
 801126c:	bf00      	nop
 801126e:	e7fd      	b.n	801126c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8011270:	bf00      	nop
 8011272:	e000      	b.n	8011276 <xTaskGenericNotifyFromISR+0x106>
					break;
 8011274:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011276:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801127a:	2b01      	cmp	r3, #1
 801127c:	d147      	bne.n	801130e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801127e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011282:	2b00      	cmp	r3, #0
 8011284:	d00b      	beq.n	801129e <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8011286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801128a:	f383 8811 	msr	BASEPRI, r3
 801128e:	f3bf 8f6f 	isb	sy
 8011292:	f3bf 8f4f 	dsb	sy
 8011296:	617b      	str	r3, [r7, #20]
}
 8011298:	bf00      	nop
 801129a:	bf00      	nop
 801129c:	e7fd      	b.n	801129a <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801129e:	4b21      	ldr	r3, [pc, #132]	@ (8011324 <xTaskGenericNotifyFromISR+0x1b4>)
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d11d      	bne.n	80112e2 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80112a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112a8:	3304      	adds	r3, #4
 80112aa:	4618      	mov	r0, r3
 80112ac:	f7fd fef0 	bl	800f090 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80112b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112b4:	4b1c      	ldr	r3, [pc, #112]	@ (8011328 <xTaskGenericNotifyFromISR+0x1b8>)
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	429a      	cmp	r2, r3
 80112ba:	d903      	bls.n	80112c4 <xTaskGenericNotifyFromISR+0x154>
 80112bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112c0:	4a19      	ldr	r2, [pc, #100]	@ (8011328 <xTaskGenericNotifyFromISR+0x1b8>)
 80112c2:	6013      	str	r3, [r2, #0]
 80112c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112c8:	4613      	mov	r3, r2
 80112ca:	009b      	lsls	r3, r3, #2
 80112cc:	4413      	add	r3, r2
 80112ce:	009b      	lsls	r3, r3, #2
 80112d0:	4a16      	ldr	r2, [pc, #88]	@ (801132c <xTaskGenericNotifyFromISR+0x1bc>)
 80112d2:	441a      	add	r2, r3
 80112d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112d6:	3304      	adds	r3, #4
 80112d8:	4619      	mov	r1, r3
 80112da:	4610      	mov	r0, r2
 80112dc:	f7fd fe7b 	bl	800efd6 <vListInsertEnd>
 80112e0:	e005      	b.n	80112ee <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80112e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112e4:	3318      	adds	r3, #24
 80112e6:	4619      	mov	r1, r3
 80112e8:	4811      	ldr	r0, [pc, #68]	@ (8011330 <xTaskGenericNotifyFromISR+0x1c0>)
 80112ea:	f7fd fe74 	bl	800efd6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80112ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112f2:	4b10      	ldr	r3, [pc, #64]	@ (8011334 <xTaskGenericNotifyFromISR+0x1c4>)
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112f8:	429a      	cmp	r2, r3
 80112fa:	d908      	bls.n	801130e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80112fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d002      	beq.n	8011308 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011302:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011304:	2201      	movs	r2, #1
 8011306:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8011308:	4b0b      	ldr	r3, [pc, #44]	@ (8011338 <xTaskGenericNotifyFromISR+0x1c8>)
 801130a:	2201      	movs	r2, #1
 801130c:	601a      	str	r2, [r3, #0]
 801130e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011310:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011312:	693b      	ldr	r3, [r7, #16]
 8011314:	f383 8811 	msr	BASEPRI, r3
}
 8011318:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801131a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 801131c:	4618      	mov	r0, r3
 801131e:	3738      	adds	r7, #56	@ 0x38
 8011320:	46bd      	mov	sp, r7
 8011322:	bd80      	pop	{r7, pc}
 8011324:	200046e0 	.word	0x200046e0
 8011328:	200046c0 	.word	0x200046c0
 801132c:	200041e8 	.word	0x200041e8
 8011330:	20004678 	.word	0x20004678
 8011334:	200041e4 	.word	0x200041e4
 8011338:	200046cc 	.word	0x200046cc

0801133c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801133c:	b580      	push	{r7, lr}
 801133e:	b08a      	sub	sp, #40	@ 0x28
 8011340:	af00      	add	r7, sp, #0
 8011342:	6078      	str	r0, [r7, #4]
 8011344:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d10b      	bne.n	8011364 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 801134c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011350:	f383 8811 	msr	BASEPRI, r3
 8011354:	f3bf 8f6f 	isb	sy
 8011358:	f3bf 8f4f 	dsb	sy
 801135c:	61bb      	str	r3, [r7, #24]
}
 801135e:	bf00      	nop
 8011360:	bf00      	nop
 8011362:	e7fd      	b.n	8011360 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011364:	f000 fe40 	bl	8011fe8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 801136c:	f3ef 8211 	mrs	r2, BASEPRI
 8011370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011374:	f383 8811 	msr	BASEPRI, r3
 8011378:	f3bf 8f6f 	isb	sy
 801137c:	f3bf 8f4f 	dsb	sy
 8011380:	617a      	str	r2, [r7, #20]
 8011382:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8011384:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011386:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801138a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801138e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011392:	2202      	movs	r2, #2
 8011394:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8011398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801139a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801139e:	1c5a      	adds	r2, r3, #1
 80113a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80113a6:	7ffb      	ldrb	r3, [r7, #31]
 80113a8:	2b01      	cmp	r3, #1
 80113aa:	d147      	bne.n	801143c <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80113ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d00b      	beq.n	80113cc <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 80113b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113b8:	f383 8811 	msr	BASEPRI, r3
 80113bc:	f3bf 8f6f 	isb	sy
 80113c0:	f3bf 8f4f 	dsb	sy
 80113c4:	60fb      	str	r3, [r7, #12]
}
 80113c6:	bf00      	nop
 80113c8:	bf00      	nop
 80113ca:	e7fd      	b.n	80113c8 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80113cc:	4b20      	ldr	r3, [pc, #128]	@ (8011450 <vTaskNotifyGiveFromISR+0x114>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d11d      	bne.n	8011410 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80113d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113d6:	3304      	adds	r3, #4
 80113d8:	4618      	mov	r0, r3
 80113da:	f7fd fe59 	bl	800f090 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80113de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113e2:	4b1c      	ldr	r3, [pc, #112]	@ (8011454 <vTaskNotifyGiveFromISR+0x118>)
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	429a      	cmp	r2, r3
 80113e8:	d903      	bls.n	80113f2 <vTaskNotifyGiveFromISR+0xb6>
 80113ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113ee:	4a19      	ldr	r2, [pc, #100]	@ (8011454 <vTaskNotifyGiveFromISR+0x118>)
 80113f0:	6013      	str	r3, [r2, #0]
 80113f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113f6:	4613      	mov	r3, r2
 80113f8:	009b      	lsls	r3, r3, #2
 80113fa:	4413      	add	r3, r2
 80113fc:	009b      	lsls	r3, r3, #2
 80113fe:	4a16      	ldr	r2, [pc, #88]	@ (8011458 <vTaskNotifyGiveFromISR+0x11c>)
 8011400:	441a      	add	r2, r3
 8011402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011404:	3304      	adds	r3, #4
 8011406:	4619      	mov	r1, r3
 8011408:	4610      	mov	r0, r2
 801140a:	f7fd fde4 	bl	800efd6 <vListInsertEnd>
 801140e:	e005      	b.n	801141c <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8011410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011412:	3318      	adds	r3, #24
 8011414:	4619      	mov	r1, r3
 8011416:	4811      	ldr	r0, [pc, #68]	@ (801145c <vTaskNotifyGiveFromISR+0x120>)
 8011418:	f7fd fddd 	bl	800efd6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801141c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801141e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011420:	4b0f      	ldr	r3, [pc, #60]	@ (8011460 <vTaskNotifyGiveFromISR+0x124>)
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011426:	429a      	cmp	r2, r3
 8011428:	d908      	bls.n	801143c <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 801142a:	683b      	ldr	r3, [r7, #0]
 801142c:	2b00      	cmp	r3, #0
 801142e:	d002      	beq.n	8011436 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	2201      	movs	r2, #1
 8011434:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8011436:	4b0b      	ldr	r3, [pc, #44]	@ (8011464 <vTaskNotifyGiveFromISR+0x128>)
 8011438:	2201      	movs	r2, #1
 801143a:	601a      	str	r2, [r3, #0]
 801143c:	6a3b      	ldr	r3, [r7, #32]
 801143e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8011440:	68bb      	ldr	r3, [r7, #8]
 8011442:	f383 8811 	msr	BASEPRI, r3
}
 8011446:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8011448:	bf00      	nop
 801144a:	3728      	adds	r7, #40	@ 0x28
 801144c:	46bd      	mov	sp, r7
 801144e:	bd80      	pop	{r7, pc}
 8011450:	200046e0 	.word	0x200046e0
 8011454:	200046c0 	.word	0x200046c0
 8011458:	200041e8 	.word	0x200041e8
 801145c:	20004678 	.word	0x20004678
 8011460:	200041e4 	.word	0x200041e4
 8011464:	200046cc 	.word	0x200046cc

08011468 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b084      	sub	sp, #16
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
 8011470:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011472:	4b21      	ldr	r3, [pc, #132]	@ (80114f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011478:	4b20      	ldr	r3, [pc, #128]	@ (80114fc <prvAddCurrentTaskToDelayedList+0x94>)
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	3304      	adds	r3, #4
 801147e:	4618      	mov	r0, r3
 8011480:	f7fd fe06 	bl	800f090 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	f1b3 3fff 	cmp.w	r3, #4294967295
 801148a:	d10a      	bne.n	80114a2 <prvAddCurrentTaskToDelayedList+0x3a>
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d007      	beq.n	80114a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011492:	4b1a      	ldr	r3, [pc, #104]	@ (80114fc <prvAddCurrentTaskToDelayedList+0x94>)
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	3304      	adds	r3, #4
 8011498:	4619      	mov	r1, r3
 801149a:	4819      	ldr	r0, [pc, #100]	@ (8011500 <prvAddCurrentTaskToDelayedList+0x98>)
 801149c:	f7fd fd9b 	bl	800efd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80114a0:	e026      	b.n	80114f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80114a2:	68fa      	ldr	r2, [r7, #12]
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	4413      	add	r3, r2
 80114a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80114aa:	4b14      	ldr	r3, [pc, #80]	@ (80114fc <prvAddCurrentTaskToDelayedList+0x94>)
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	68ba      	ldr	r2, [r7, #8]
 80114b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80114b2:	68ba      	ldr	r2, [r7, #8]
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	429a      	cmp	r2, r3
 80114b8:	d209      	bcs.n	80114ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80114ba:	4b12      	ldr	r3, [pc, #72]	@ (8011504 <prvAddCurrentTaskToDelayedList+0x9c>)
 80114bc:	681a      	ldr	r2, [r3, #0]
 80114be:	4b0f      	ldr	r3, [pc, #60]	@ (80114fc <prvAddCurrentTaskToDelayedList+0x94>)
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	3304      	adds	r3, #4
 80114c4:	4619      	mov	r1, r3
 80114c6:	4610      	mov	r0, r2
 80114c8:	f7fd fda9 	bl	800f01e <vListInsert>
}
 80114cc:	e010      	b.n	80114f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80114ce:	4b0e      	ldr	r3, [pc, #56]	@ (8011508 <prvAddCurrentTaskToDelayedList+0xa0>)
 80114d0:	681a      	ldr	r2, [r3, #0]
 80114d2:	4b0a      	ldr	r3, [pc, #40]	@ (80114fc <prvAddCurrentTaskToDelayedList+0x94>)
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	3304      	adds	r3, #4
 80114d8:	4619      	mov	r1, r3
 80114da:	4610      	mov	r0, r2
 80114dc:	f7fd fd9f 	bl	800f01e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80114e0:	4b0a      	ldr	r3, [pc, #40]	@ (801150c <prvAddCurrentTaskToDelayedList+0xa4>)
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	68ba      	ldr	r2, [r7, #8]
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d202      	bcs.n	80114f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80114ea:	4a08      	ldr	r2, [pc, #32]	@ (801150c <prvAddCurrentTaskToDelayedList+0xa4>)
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	6013      	str	r3, [r2, #0]
}
 80114f0:	bf00      	nop
 80114f2:	3710      	adds	r7, #16
 80114f4:	46bd      	mov	sp, r7
 80114f6:	bd80      	pop	{r7, pc}
 80114f8:	200046bc 	.word	0x200046bc
 80114fc:	200041e4 	.word	0x200041e4
 8011500:	200046a4 	.word	0x200046a4
 8011504:	20004674 	.word	0x20004674
 8011508:	20004670 	.word	0x20004670
 801150c:	200046d8 	.word	0x200046d8

08011510 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011510:	b580      	push	{r7, lr}
 8011512:	b08a      	sub	sp, #40	@ 0x28
 8011514:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011516:	2300      	movs	r3, #0
 8011518:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801151a:	f000 fb13 	bl	8011b44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801151e:	4b1d      	ldr	r3, [pc, #116]	@ (8011594 <xTimerCreateTimerTask+0x84>)
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d021      	beq.n	801156a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011526:	2300      	movs	r3, #0
 8011528:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801152a:	2300      	movs	r3, #0
 801152c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801152e:	1d3a      	adds	r2, r7, #4
 8011530:	f107 0108 	add.w	r1, r7, #8
 8011534:	f107 030c 	add.w	r3, r7, #12
 8011538:	4618      	mov	r0, r3
 801153a:	f7fd fd05 	bl	800ef48 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801153e:	6879      	ldr	r1, [r7, #4]
 8011540:	68bb      	ldr	r3, [r7, #8]
 8011542:	68fa      	ldr	r2, [r7, #12]
 8011544:	9202      	str	r2, [sp, #8]
 8011546:	9301      	str	r3, [sp, #4]
 8011548:	2302      	movs	r3, #2
 801154a:	9300      	str	r3, [sp, #0]
 801154c:	2300      	movs	r3, #0
 801154e:	460a      	mov	r2, r1
 8011550:	4911      	ldr	r1, [pc, #68]	@ (8011598 <xTimerCreateTimerTask+0x88>)
 8011552:	4812      	ldr	r0, [pc, #72]	@ (801159c <xTimerCreateTimerTask+0x8c>)
 8011554:	f7fe fcdc 	bl	800ff10 <xTaskCreateStatic>
 8011558:	4603      	mov	r3, r0
 801155a:	4a11      	ldr	r2, [pc, #68]	@ (80115a0 <xTimerCreateTimerTask+0x90>)
 801155c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801155e:	4b10      	ldr	r3, [pc, #64]	@ (80115a0 <xTimerCreateTimerTask+0x90>)
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d001      	beq.n	801156a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011566:	2301      	movs	r3, #1
 8011568:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801156a:	697b      	ldr	r3, [r7, #20]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d10b      	bne.n	8011588 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8011570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011574:	f383 8811 	msr	BASEPRI, r3
 8011578:	f3bf 8f6f 	isb	sy
 801157c:	f3bf 8f4f 	dsb	sy
 8011580:	613b      	str	r3, [r7, #16]
}
 8011582:	bf00      	nop
 8011584:	bf00      	nop
 8011586:	e7fd      	b.n	8011584 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011588:	697b      	ldr	r3, [r7, #20]
}
 801158a:	4618      	mov	r0, r3
 801158c:	3718      	adds	r7, #24
 801158e:	46bd      	mov	sp, r7
 8011590:	bd80      	pop	{r7, pc}
 8011592:	bf00      	nop
 8011594:	20004714 	.word	0x20004714
 8011598:	080174b4 	.word	0x080174b4
 801159c:	080116dd 	.word	0x080116dd
 80115a0:	20004718 	.word	0x20004718

080115a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b08a      	sub	sp, #40	@ 0x28
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	60f8      	str	r0, [r7, #12]
 80115ac:	60b9      	str	r1, [r7, #8]
 80115ae:	607a      	str	r2, [r7, #4]
 80115b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80115b2:	2300      	movs	r3, #0
 80115b4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d10b      	bne.n	80115d4 <xTimerGenericCommand+0x30>
	__asm volatile
 80115bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115c0:	f383 8811 	msr	BASEPRI, r3
 80115c4:	f3bf 8f6f 	isb	sy
 80115c8:	f3bf 8f4f 	dsb	sy
 80115cc:	623b      	str	r3, [r7, #32]
}
 80115ce:	bf00      	nop
 80115d0:	bf00      	nop
 80115d2:	e7fd      	b.n	80115d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80115d4:	4b19      	ldr	r3, [pc, #100]	@ (801163c <xTimerGenericCommand+0x98>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d02a      	beq.n	8011632 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80115dc:	68bb      	ldr	r3, [r7, #8]
 80115de:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80115e8:	68bb      	ldr	r3, [r7, #8]
 80115ea:	2b05      	cmp	r3, #5
 80115ec:	dc18      	bgt.n	8011620 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80115ee:	f7ff fbe5 	bl	8010dbc <xTaskGetSchedulerState>
 80115f2:	4603      	mov	r3, r0
 80115f4:	2b02      	cmp	r3, #2
 80115f6:	d109      	bne.n	801160c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80115f8:	4b10      	ldr	r3, [pc, #64]	@ (801163c <xTimerGenericCommand+0x98>)
 80115fa:	6818      	ldr	r0, [r3, #0]
 80115fc:	f107 0110 	add.w	r1, r7, #16
 8011600:	2300      	movs	r3, #0
 8011602:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011604:	f7fd ff6c 	bl	800f4e0 <xQueueGenericSend>
 8011608:	6278      	str	r0, [r7, #36]	@ 0x24
 801160a:	e012      	b.n	8011632 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801160c:	4b0b      	ldr	r3, [pc, #44]	@ (801163c <xTimerGenericCommand+0x98>)
 801160e:	6818      	ldr	r0, [r3, #0]
 8011610:	f107 0110 	add.w	r1, r7, #16
 8011614:	2300      	movs	r3, #0
 8011616:	2200      	movs	r2, #0
 8011618:	f7fd ff62 	bl	800f4e0 <xQueueGenericSend>
 801161c:	6278      	str	r0, [r7, #36]	@ 0x24
 801161e:	e008      	b.n	8011632 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011620:	4b06      	ldr	r3, [pc, #24]	@ (801163c <xTimerGenericCommand+0x98>)
 8011622:	6818      	ldr	r0, [r3, #0]
 8011624:	f107 0110 	add.w	r1, r7, #16
 8011628:	2300      	movs	r3, #0
 801162a:	683a      	ldr	r2, [r7, #0]
 801162c:	f7fe f85a 	bl	800f6e4 <xQueueGenericSendFromISR>
 8011630:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011634:	4618      	mov	r0, r3
 8011636:	3728      	adds	r7, #40	@ 0x28
 8011638:	46bd      	mov	sp, r7
 801163a:	bd80      	pop	{r7, pc}
 801163c:	20004714 	.word	0x20004714

08011640 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011640:	b580      	push	{r7, lr}
 8011642:	b088      	sub	sp, #32
 8011644:	af02      	add	r7, sp, #8
 8011646:	6078      	str	r0, [r7, #4]
 8011648:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801164a:	4b23      	ldr	r3, [pc, #140]	@ (80116d8 <prvProcessExpiredTimer+0x98>)
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	68db      	ldr	r3, [r3, #12]
 8011650:	68db      	ldr	r3, [r3, #12]
 8011652:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	3304      	adds	r3, #4
 8011658:	4618      	mov	r0, r3
 801165a:	f7fd fd19 	bl	800f090 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801165e:	697b      	ldr	r3, [r7, #20]
 8011660:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011664:	f003 0304 	and.w	r3, r3, #4
 8011668:	2b00      	cmp	r3, #0
 801166a:	d023      	beq.n	80116b4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801166c:	697b      	ldr	r3, [r7, #20]
 801166e:	699a      	ldr	r2, [r3, #24]
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	18d1      	adds	r1, r2, r3
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	683a      	ldr	r2, [r7, #0]
 8011678:	6978      	ldr	r0, [r7, #20]
 801167a:	f000 f8d5 	bl	8011828 <prvInsertTimerInActiveList>
 801167e:	4603      	mov	r3, r0
 8011680:	2b00      	cmp	r3, #0
 8011682:	d020      	beq.n	80116c6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011684:	2300      	movs	r3, #0
 8011686:	9300      	str	r3, [sp, #0]
 8011688:	2300      	movs	r3, #0
 801168a:	687a      	ldr	r2, [r7, #4]
 801168c:	2100      	movs	r1, #0
 801168e:	6978      	ldr	r0, [r7, #20]
 8011690:	f7ff ff88 	bl	80115a4 <xTimerGenericCommand>
 8011694:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011696:	693b      	ldr	r3, [r7, #16]
 8011698:	2b00      	cmp	r3, #0
 801169a:	d114      	bne.n	80116c6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 801169c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116a0:	f383 8811 	msr	BASEPRI, r3
 80116a4:	f3bf 8f6f 	isb	sy
 80116a8:	f3bf 8f4f 	dsb	sy
 80116ac:	60fb      	str	r3, [r7, #12]
}
 80116ae:	bf00      	nop
 80116b0:	bf00      	nop
 80116b2:	e7fd      	b.n	80116b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80116b4:	697b      	ldr	r3, [r7, #20]
 80116b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80116ba:	f023 0301 	bic.w	r3, r3, #1
 80116be:	b2da      	uxtb	r2, r3
 80116c0:	697b      	ldr	r3, [r7, #20]
 80116c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80116c6:	697b      	ldr	r3, [r7, #20]
 80116c8:	6a1b      	ldr	r3, [r3, #32]
 80116ca:	6978      	ldr	r0, [r7, #20]
 80116cc:	4798      	blx	r3
}
 80116ce:	bf00      	nop
 80116d0:	3718      	adds	r7, #24
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}
 80116d6:	bf00      	nop
 80116d8:	2000470c 	.word	0x2000470c

080116dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b084      	sub	sp, #16
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80116e4:	f107 0308 	add.w	r3, r7, #8
 80116e8:	4618      	mov	r0, r3
 80116ea:	f000 f859 	bl	80117a0 <prvGetNextExpireTime>
 80116ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80116f0:	68bb      	ldr	r3, [r7, #8]
 80116f2:	4619      	mov	r1, r3
 80116f4:	68f8      	ldr	r0, [r7, #12]
 80116f6:	f000 f805 	bl	8011704 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80116fa:	f000 f8d7 	bl	80118ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80116fe:	bf00      	nop
 8011700:	e7f0      	b.n	80116e4 <prvTimerTask+0x8>
	...

08011704 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b084      	sub	sp, #16
 8011708:	af00      	add	r7, sp, #0
 801170a:	6078      	str	r0, [r7, #4]
 801170c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801170e:	f7fe fee3 	bl	80104d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011712:	f107 0308 	add.w	r3, r7, #8
 8011716:	4618      	mov	r0, r3
 8011718:	f000 f866 	bl	80117e8 <prvSampleTimeNow>
 801171c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d130      	bne.n	8011786 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011724:	683b      	ldr	r3, [r7, #0]
 8011726:	2b00      	cmp	r3, #0
 8011728:	d10a      	bne.n	8011740 <prvProcessTimerOrBlockTask+0x3c>
 801172a:	687a      	ldr	r2, [r7, #4]
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	429a      	cmp	r2, r3
 8011730:	d806      	bhi.n	8011740 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011732:	f7fe fedf 	bl	80104f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011736:	68f9      	ldr	r1, [r7, #12]
 8011738:	6878      	ldr	r0, [r7, #4]
 801173a:	f7ff ff81 	bl	8011640 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801173e:	e024      	b.n	801178a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011740:	683b      	ldr	r3, [r7, #0]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d008      	beq.n	8011758 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011746:	4b13      	ldr	r3, [pc, #76]	@ (8011794 <prvProcessTimerOrBlockTask+0x90>)
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d101      	bne.n	8011754 <prvProcessTimerOrBlockTask+0x50>
 8011750:	2301      	movs	r3, #1
 8011752:	e000      	b.n	8011756 <prvProcessTimerOrBlockTask+0x52>
 8011754:	2300      	movs	r3, #0
 8011756:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011758:	4b0f      	ldr	r3, [pc, #60]	@ (8011798 <prvProcessTimerOrBlockTask+0x94>)
 801175a:	6818      	ldr	r0, [r3, #0]
 801175c:	687a      	ldr	r2, [r7, #4]
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	1ad3      	subs	r3, r2, r3
 8011762:	683a      	ldr	r2, [r7, #0]
 8011764:	4619      	mov	r1, r3
 8011766:	f7fe fb9f 	bl	800fea8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801176a:	f7fe fec3 	bl	80104f4 <xTaskResumeAll>
 801176e:	4603      	mov	r3, r0
 8011770:	2b00      	cmp	r3, #0
 8011772:	d10a      	bne.n	801178a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011774:	4b09      	ldr	r3, [pc, #36]	@ (801179c <prvProcessTimerOrBlockTask+0x98>)
 8011776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801177a:	601a      	str	r2, [r3, #0]
 801177c:	f3bf 8f4f 	dsb	sy
 8011780:	f3bf 8f6f 	isb	sy
}
 8011784:	e001      	b.n	801178a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011786:	f7fe feb5 	bl	80104f4 <xTaskResumeAll>
}
 801178a:	bf00      	nop
 801178c:	3710      	adds	r7, #16
 801178e:	46bd      	mov	sp, r7
 8011790:	bd80      	pop	{r7, pc}
 8011792:	bf00      	nop
 8011794:	20004710 	.word	0x20004710
 8011798:	20004714 	.word	0x20004714
 801179c:	e000ed04 	.word	0xe000ed04

080117a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80117a0:	b480      	push	{r7}
 80117a2:	b085      	sub	sp, #20
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80117a8:	4b0e      	ldr	r3, [pc, #56]	@ (80117e4 <prvGetNextExpireTime+0x44>)
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d101      	bne.n	80117b6 <prvGetNextExpireTime+0x16>
 80117b2:	2201      	movs	r2, #1
 80117b4:	e000      	b.n	80117b8 <prvGetNextExpireTime+0x18>
 80117b6:	2200      	movs	r2, #0
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d105      	bne.n	80117d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80117c4:	4b07      	ldr	r3, [pc, #28]	@ (80117e4 <prvGetNextExpireTime+0x44>)
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	68db      	ldr	r3, [r3, #12]
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	60fb      	str	r3, [r7, #12]
 80117ce:	e001      	b.n	80117d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80117d0:	2300      	movs	r3, #0
 80117d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80117d4:	68fb      	ldr	r3, [r7, #12]
}
 80117d6:	4618      	mov	r0, r3
 80117d8:	3714      	adds	r7, #20
 80117da:	46bd      	mov	sp, r7
 80117dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e0:	4770      	bx	lr
 80117e2:	bf00      	nop
 80117e4:	2000470c 	.word	0x2000470c

080117e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b084      	sub	sp, #16
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80117f0:	f7fe ff1e 	bl	8010630 <xTaskGetTickCount>
 80117f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80117f6:	4b0b      	ldr	r3, [pc, #44]	@ (8011824 <prvSampleTimeNow+0x3c>)
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	68fa      	ldr	r2, [r7, #12]
 80117fc:	429a      	cmp	r2, r3
 80117fe:	d205      	bcs.n	801180c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011800:	f000 f93a 	bl	8011a78 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	2201      	movs	r2, #1
 8011808:	601a      	str	r2, [r3, #0]
 801180a:	e002      	b.n	8011812 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	2200      	movs	r2, #0
 8011810:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011812:	4a04      	ldr	r2, [pc, #16]	@ (8011824 <prvSampleTimeNow+0x3c>)
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011818:	68fb      	ldr	r3, [r7, #12]
}
 801181a:	4618      	mov	r0, r3
 801181c:	3710      	adds	r7, #16
 801181e:	46bd      	mov	sp, r7
 8011820:	bd80      	pop	{r7, pc}
 8011822:	bf00      	nop
 8011824:	2000471c 	.word	0x2000471c

08011828 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011828:	b580      	push	{r7, lr}
 801182a:	b086      	sub	sp, #24
 801182c:	af00      	add	r7, sp, #0
 801182e:	60f8      	str	r0, [r7, #12]
 8011830:	60b9      	str	r1, [r7, #8]
 8011832:	607a      	str	r2, [r7, #4]
 8011834:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011836:	2300      	movs	r3, #0
 8011838:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	68ba      	ldr	r2, [r7, #8]
 801183e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	68fa      	ldr	r2, [r7, #12]
 8011844:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011846:	68ba      	ldr	r2, [r7, #8]
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	429a      	cmp	r2, r3
 801184c:	d812      	bhi.n	8011874 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801184e:	687a      	ldr	r2, [r7, #4]
 8011850:	683b      	ldr	r3, [r7, #0]
 8011852:	1ad2      	subs	r2, r2, r3
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	699b      	ldr	r3, [r3, #24]
 8011858:	429a      	cmp	r2, r3
 801185a:	d302      	bcc.n	8011862 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801185c:	2301      	movs	r3, #1
 801185e:	617b      	str	r3, [r7, #20]
 8011860:	e01b      	b.n	801189a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011862:	4b10      	ldr	r3, [pc, #64]	@ (80118a4 <prvInsertTimerInActiveList+0x7c>)
 8011864:	681a      	ldr	r2, [r3, #0]
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	3304      	adds	r3, #4
 801186a:	4619      	mov	r1, r3
 801186c:	4610      	mov	r0, r2
 801186e:	f7fd fbd6 	bl	800f01e <vListInsert>
 8011872:	e012      	b.n	801189a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011874:	687a      	ldr	r2, [r7, #4]
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	429a      	cmp	r2, r3
 801187a:	d206      	bcs.n	801188a <prvInsertTimerInActiveList+0x62>
 801187c:	68ba      	ldr	r2, [r7, #8]
 801187e:	683b      	ldr	r3, [r7, #0]
 8011880:	429a      	cmp	r2, r3
 8011882:	d302      	bcc.n	801188a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011884:	2301      	movs	r3, #1
 8011886:	617b      	str	r3, [r7, #20]
 8011888:	e007      	b.n	801189a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801188a:	4b07      	ldr	r3, [pc, #28]	@ (80118a8 <prvInsertTimerInActiveList+0x80>)
 801188c:	681a      	ldr	r2, [r3, #0]
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	3304      	adds	r3, #4
 8011892:	4619      	mov	r1, r3
 8011894:	4610      	mov	r0, r2
 8011896:	f7fd fbc2 	bl	800f01e <vListInsert>
		}
	}

	return xProcessTimerNow;
 801189a:	697b      	ldr	r3, [r7, #20]
}
 801189c:	4618      	mov	r0, r3
 801189e:	3718      	adds	r7, #24
 80118a0:	46bd      	mov	sp, r7
 80118a2:	bd80      	pop	{r7, pc}
 80118a4:	20004710 	.word	0x20004710
 80118a8:	2000470c 	.word	0x2000470c

080118ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80118ac:	b580      	push	{r7, lr}
 80118ae:	b08e      	sub	sp, #56	@ 0x38
 80118b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80118b2:	e0ce      	b.n	8011a52 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	da19      	bge.n	80118ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80118ba:	1d3b      	adds	r3, r7, #4
 80118bc:	3304      	adds	r3, #4
 80118be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80118c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d10b      	bne.n	80118de <prvProcessReceivedCommands+0x32>
	__asm volatile
 80118c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ca:	f383 8811 	msr	BASEPRI, r3
 80118ce:	f3bf 8f6f 	isb	sy
 80118d2:	f3bf 8f4f 	dsb	sy
 80118d6:	61fb      	str	r3, [r7, #28]
}
 80118d8:	bf00      	nop
 80118da:	bf00      	nop
 80118dc:	e7fd      	b.n	80118da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80118de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118e4:	6850      	ldr	r0, [r2, #4]
 80118e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118e8:	6892      	ldr	r2, [r2, #8]
 80118ea:	4611      	mov	r1, r2
 80118ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	f2c0 80ae 	blt.w	8011a52 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80118fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118fc:	695b      	ldr	r3, [r3, #20]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d004      	beq.n	801190c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011904:	3304      	adds	r3, #4
 8011906:	4618      	mov	r0, r3
 8011908:	f7fd fbc2 	bl	800f090 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801190c:	463b      	mov	r3, r7
 801190e:	4618      	mov	r0, r3
 8011910:	f7ff ff6a 	bl	80117e8 <prvSampleTimeNow>
 8011914:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	2b09      	cmp	r3, #9
 801191a:	f200 8097 	bhi.w	8011a4c <prvProcessReceivedCommands+0x1a0>
 801191e:	a201      	add	r2, pc, #4	@ (adr r2, 8011924 <prvProcessReceivedCommands+0x78>)
 8011920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011924:	0801194d 	.word	0x0801194d
 8011928:	0801194d 	.word	0x0801194d
 801192c:	0801194d 	.word	0x0801194d
 8011930:	080119c3 	.word	0x080119c3
 8011934:	080119d7 	.word	0x080119d7
 8011938:	08011a23 	.word	0x08011a23
 801193c:	0801194d 	.word	0x0801194d
 8011940:	0801194d 	.word	0x0801194d
 8011944:	080119c3 	.word	0x080119c3
 8011948:	080119d7 	.word	0x080119d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801194c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801194e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011952:	f043 0301 	orr.w	r3, r3, #1
 8011956:	b2da      	uxtb	r2, r3
 8011958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801195a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801195e:	68ba      	ldr	r2, [r7, #8]
 8011960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011962:	699b      	ldr	r3, [r3, #24]
 8011964:	18d1      	adds	r1, r2, r3
 8011966:	68bb      	ldr	r3, [r7, #8]
 8011968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801196a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801196c:	f7ff ff5c 	bl	8011828 <prvInsertTimerInActiveList>
 8011970:	4603      	mov	r3, r0
 8011972:	2b00      	cmp	r3, #0
 8011974:	d06c      	beq.n	8011a50 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011978:	6a1b      	ldr	r3, [r3, #32]
 801197a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801197c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801197e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011980:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011984:	f003 0304 	and.w	r3, r3, #4
 8011988:	2b00      	cmp	r3, #0
 801198a:	d061      	beq.n	8011a50 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801198c:	68ba      	ldr	r2, [r7, #8]
 801198e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011990:	699b      	ldr	r3, [r3, #24]
 8011992:	441a      	add	r2, r3
 8011994:	2300      	movs	r3, #0
 8011996:	9300      	str	r3, [sp, #0]
 8011998:	2300      	movs	r3, #0
 801199a:	2100      	movs	r1, #0
 801199c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801199e:	f7ff fe01 	bl	80115a4 <xTimerGenericCommand>
 80119a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80119a4:	6a3b      	ldr	r3, [r7, #32]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d152      	bne.n	8011a50 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80119aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ae:	f383 8811 	msr	BASEPRI, r3
 80119b2:	f3bf 8f6f 	isb	sy
 80119b6:	f3bf 8f4f 	dsb	sy
 80119ba:	61bb      	str	r3, [r7, #24]
}
 80119bc:	bf00      	nop
 80119be:	bf00      	nop
 80119c0:	e7fd      	b.n	80119be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80119c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80119c8:	f023 0301 	bic.w	r3, r3, #1
 80119cc:	b2da      	uxtb	r2, r3
 80119ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80119d4:	e03d      	b.n	8011a52 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80119d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80119dc:	f043 0301 	orr.w	r3, r3, #1
 80119e0:	b2da      	uxtb	r2, r3
 80119e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80119e8:	68ba      	ldr	r2, [r7, #8]
 80119ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80119ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119f0:	699b      	ldr	r3, [r3, #24]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d10b      	bne.n	8011a0e <prvProcessReceivedCommands+0x162>
	__asm volatile
 80119f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119fa:	f383 8811 	msr	BASEPRI, r3
 80119fe:	f3bf 8f6f 	isb	sy
 8011a02:	f3bf 8f4f 	dsb	sy
 8011a06:	617b      	str	r3, [r7, #20]
}
 8011a08:	bf00      	nop
 8011a0a:	bf00      	nop
 8011a0c:	e7fd      	b.n	8011a0a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a10:	699a      	ldr	r2, [r3, #24]
 8011a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a14:	18d1      	adds	r1, r2, r3
 8011a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a1c:	f7ff ff04 	bl	8011828 <prvInsertTimerInActiveList>
					break;
 8011a20:	e017      	b.n	8011a52 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011a28:	f003 0302 	and.w	r3, r3, #2
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d103      	bne.n	8011a38 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8011a30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a32:	f000 fbe9 	bl	8012208 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011a36:	e00c      	b.n	8011a52 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011a3e:	f023 0301 	bic.w	r3, r3, #1
 8011a42:	b2da      	uxtb	r2, r3
 8011a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011a4a:	e002      	b.n	8011a52 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011a4c:	bf00      	nop
 8011a4e:	e000      	b.n	8011a52 <prvProcessReceivedCommands+0x1a6>
					break;
 8011a50:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011a52:	4b08      	ldr	r3, [pc, #32]	@ (8011a74 <prvProcessReceivedCommands+0x1c8>)
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	1d39      	adds	r1, r7, #4
 8011a58:	2200      	movs	r2, #0
 8011a5a:	4618      	mov	r0, r3
 8011a5c:	f7fd fee0 	bl	800f820 <xQueueReceive>
 8011a60:	4603      	mov	r3, r0
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	f47f af26 	bne.w	80118b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011a68:	bf00      	nop
 8011a6a:	bf00      	nop
 8011a6c:	3730      	adds	r7, #48	@ 0x30
 8011a6e:	46bd      	mov	sp, r7
 8011a70:	bd80      	pop	{r7, pc}
 8011a72:	bf00      	nop
 8011a74:	20004714 	.word	0x20004714

08011a78 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b088      	sub	sp, #32
 8011a7c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011a7e:	e049      	b.n	8011b14 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011a80:	4b2e      	ldr	r3, [pc, #184]	@ (8011b3c <prvSwitchTimerLists+0xc4>)
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	68db      	ldr	r3, [r3, #12]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8011b3c <prvSwitchTimerLists+0xc4>)
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	68db      	ldr	r3, [r3, #12]
 8011a90:	68db      	ldr	r3, [r3, #12]
 8011a92:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	3304      	adds	r3, #4
 8011a98:	4618      	mov	r0, r3
 8011a9a:	f7fd faf9 	bl	800f090 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	6a1b      	ldr	r3, [r3, #32]
 8011aa2:	68f8      	ldr	r0, [r7, #12]
 8011aa4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011aac:	f003 0304 	and.w	r3, r3, #4
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d02f      	beq.n	8011b14 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	699b      	ldr	r3, [r3, #24]
 8011ab8:	693a      	ldr	r2, [r7, #16]
 8011aba:	4413      	add	r3, r2
 8011abc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011abe:	68ba      	ldr	r2, [r7, #8]
 8011ac0:	693b      	ldr	r3, [r7, #16]
 8011ac2:	429a      	cmp	r2, r3
 8011ac4:	d90e      	bls.n	8011ae4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	68ba      	ldr	r2, [r7, #8]
 8011aca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	68fa      	ldr	r2, [r7, #12]
 8011ad0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8011b3c <prvSwitchTimerLists+0xc4>)
 8011ad4:	681a      	ldr	r2, [r3, #0]
 8011ad6:	68fb      	ldr	r3, [r7, #12]
 8011ad8:	3304      	adds	r3, #4
 8011ada:	4619      	mov	r1, r3
 8011adc:	4610      	mov	r0, r2
 8011ade:	f7fd fa9e 	bl	800f01e <vListInsert>
 8011ae2:	e017      	b.n	8011b14 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011ae4:	2300      	movs	r3, #0
 8011ae6:	9300      	str	r3, [sp, #0]
 8011ae8:	2300      	movs	r3, #0
 8011aea:	693a      	ldr	r2, [r7, #16]
 8011aec:	2100      	movs	r1, #0
 8011aee:	68f8      	ldr	r0, [r7, #12]
 8011af0:	f7ff fd58 	bl	80115a4 <xTimerGenericCommand>
 8011af4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d10b      	bne.n	8011b14 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b00:	f383 8811 	msr	BASEPRI, r3
 8011b04:	f3bf 8f6f 	isb	sy
 8011b08:	f3bf 8f4f 	dsb	sy
 8011b0c:	603b      	str	r3, [r7, #0]
}
 8011b0e:	bf00      	nop
 8011b10:	bf00      	nop
 8011b12:	e7fd      	b.n	8011b10 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011b14:	4b09      	ldr	r3, [pc, #36]	@ (8011b3c <prvSwitchTimerLists+0xc4>)
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d1b0      	bne.n	8011a80 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011b1e:	4b07      	ldr	r3, [pc, #28]	@ (8011b3c <prvSwitchTimerLists+0xc4>)
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011b24:	4b06      	ldr	r3, [pc, #24]	@ (8011b40 <prvSwitchTimerLists+0xc8>)
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	4a04      	ldr	r2, [pc, #16]	@ (8011b3c <prvSwitchTimerLists+0xc4>)
 8011b2a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011b2c:	4a04      	ldr	r2, [pc, #16]	@ (8011b40 <prvSwitchTimerLists+0xc8>)
 8011b2e:	697b      	ldr	r3, [r7, #20]
 8011b30:	6013      	str	r3, [r2, #0]
}
 8011b32:	bf00      	nop
 8011b34:	3718      	adds	r7, #24
 8011b36:	46bd      	mov	sp, r7
 8011b38:	bd80      	pop	{r7, pc}
 8011b3a:	bf00      	nop
 8011b3c:	2000470c 	.word	0x2000470c
 8011b40:	20004710 	.word	0x20004710

08011b44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b082      	sub	sp, #8
 8011b48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011b4a:	f000 f96d 	bl	8011e28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011b4e:	4b15      	ldr	r3, [pc, #84]	@ (8011ba4 <prvCheckForValidListAndQueue+0x60>)
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d120      	bne.n	8011b98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011b56:	4814      	ldr	r0, [pc, #80]	@ (8011ba8 <prvCheckForValidListAndQueue+0x64>)
 8011b58:	f7fd fa10 	bl	800ef7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011b5c:	4813      	ldr	r0, [pc, #76]	@ (8011bac <prvCheckForValidListAndQueue+0x68>)
 8011b5e:	f7fd fa0d 	bl	800ef7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011b62:	4b13      	ldr	r3, [pc, #76]	@ (8011bb0 <prvCheckForValidListAndQueue+0x6c>)
 8011b64:	4a10      	ldr	r2, [pc, #64]	@ (8011ba8 <prvCheckForValidListAndQueue+0x64>)
 8011b66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011b68:	4b12      	ldr	r3, [pc, #72]	@ (8011bb4 <prvCheckForValidListAndQueue+0x70>)
 8011b6a:	4a10      	ldr	r2, [pc, #64]	@ (8011bac <prvCheckForValidListAndQueue+0x68>)
 8011b6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011b6e:	2300      	movs	r3, #0
 8011b70:	9300      	str	r3, [sp, #0]
 8011b72:	4b11      	ldr	r3, [pc, #68]	@ (8011bb8 <prvCheckForValidListAndQueue+0x74>)
 8011b74:	4a11      	ldr	r2, [pc, #68]	@ (8011bbc <prvCheckForValidListAndQueue+0x78>)
 8011b76:	2110      	movs	r1, #16
 8011b78:	200a      	movs	r0, #10
 8011b7a:	f7fd fb1d 	bl	800f1b8 <xQueueGenericCreateStatic>
 8011b7e:	4603      	mov	r3, r0
 8011b80:	4a08      	ldr	r2, [pc, #32]	@ (8011ba4 <prvCheckForValidListAndQueue+0x60>)
 8011b82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011b84:	4b07      	ldr	r3, [pc, #28]	@ (8011ba4 <prvCheckForValidListAndQueue+0x60>)
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d005      	beq.n	8011b98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011b8c:	4b05      	ldr	r3, [pc, #20]	@ (8011ba4 <prvCheckForValidListAndQueue+0x60>)
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	490b      	ldr	r1, [pc, #44]	@ (8011bc0 <prvCheckForValidListAndQueue+0x7c>)
 8011b92:	4618      	mov	r0, r3
 8011b94:	f7fe f95e 	bl	800fe54 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011b98:	f000 f978 	bl	8011e8c <vPortExitCritical>
}
 8011b9c:	bf00      	nop
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	20004714 	.word	0x20004714
 8011ba8:	200046e4 	.word	0x200046e4
 8011bac:	200046f8 	.word	0x200046f8
 8011bb0:	2000470c 	.word	0x2000470c
 8011bb4:	20004710 	.word	0x20004710
 8011bb8:	200047c0 	.word	0x200047c0
 8011bbc:	20004720 	.word	0x20004720
 8011bc0:	080174bc 	.word	0x080174bc

08011bc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011bc4:	b480      	push	{r7}
 8011bc6:	b085      	sub	sp, #20
 8011bc8:	af00      	add	r7, sp, #0
 8011bca:	60f8      	str	r0, [r7, #12]
 8011bcc:	60b9      	str	r1, [r7, #8]
 8011bce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	3b04      	subs	r3, #4
 8011bd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011bdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	3b04      	subs	r3, #4
 8011be2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011be4:	68bb      	ldr	r3, [r7, #8]
 8011be6:	f023 0201 	bic.w	r2, r3, #1
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	3b04      	subs	r3, #4
 8011bf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8011c28 <pxPortInitialiseStack+0x64>)
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	3b14      	subs	r3, #20
 8011bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011c00:	687a      	ldr	r2, [r7, #4]
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	3b04      	subs	r3, #4
 8011c0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	f06f 0202 	mvn.w	r2, #2
 8011c12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011c14:	68fb      	ldr	r3, [r7, #12]
 8011c16:	3b20      	subs	r3, #32
 8011c18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011c1a:	68fb      	ldr	r3, [r7, #12]
}
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	3714      	adds	r7, #20
 8011c20:	46bd      	mov	sp, r7
 8011c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c26:	4770      	bx	lr
 8011c28:	08011c2d 	.word	0x08011c2d

08011c2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011c2c:	b480      	push	{r7}
 8011c2e:	b085      	sub	sp, #20
 8011c30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011c32:	2300      	movs	r3, #0
 8011c34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011c36:	4b13      	ldr	r3, [pc, #76]	@ (8011c84 <prvTaskExitError+0x58>)
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c3e:	d00b      	beq.n	8011c58 <prvTaskExitError+0x2c>
	__asm volatile
 8011c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c44:	f383 8811 	msr	BASEPRI, r3
 8011c48:	f3bf 8f6f 	isb	sy
 8011c4c:	f3bf 8f4f 	dsb	sy
 8011c50:	60fb      	str	r3, [r7, #12]
}
 8011c52:	bf00      	nop
 8011c54:	bf00      	nop
 8011c56:	e7fd      	b.n	8011c54 <prvTaskExitError+0x28>
	__asm volatile
 8011c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c5c:	f383 8811 	msr	BASEPRI, r3
 8011c60:	f3bf 8f6f 	isb	sy
 8011c64:	f3bf 8f4f 	dsb	sy
 8011c68:	60bb      	str	r3, [r7, #8]
}
 8011c6a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011c6c:	bf00      	nop
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d0fc      	beq.n	8011c6e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011c74:	bf00      	nop
 8011c76:	bf00      	nop
 8011c78:	3714      	adds	r7, #20
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c80:	4770      	bx	lr
 8011c82:	bf00      	nop
 8011c84:	20000010 	.word	0x20000010
	...

08011c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011c90:	4b07      	ldr	r3, [pc, #28]	@ (8011cb0 <pxCurrentTCBConst2>)
 8011c92:	6819      	ldr	r1, [r3, #0]
 8011c94:	6808      	ldr	r0, [r1, #0]
 8011c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c9a:	f380 8809 	msr	PSP, r0
 8011c9e:	f3bf 8f6f 	isb	sy
 8011ca2:	f04f 0000 	mov.w	r0, #0
 8011ca6:	f380 8811 	msr	BASEPRI, r0
 8011caa:	4770      	bx	lr
 8011cac:	f3af 8000 	nop.w

08011cb0 <pxCurrentTCBConst2>:
 8011cb0:	200041e4 	.word	0x200041e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011cb4:	bf00      	nop
 8011cb6:	bf00      	nop

08011cb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011cb8:	4808      	ldr	r0, [pc, #32]	@ (8011cdc <prvPortStartFirstTask+0x24>)
 8011cba:	6800      	ldr	r0, [r0, #0]
 8011cbc:	6800      	ldr	r0, [r0, #0]
 8011cbe:	f380 8808 	msr	MSP, r0
 8011cc2:	f04f 0000 	mov.w	r0, #0
 8011cc6:	f380 8814 	msr	CONTROL, r0
 8011cca:	b662      	cpsie	i
 8011ccc:	b661      	cpsie	f
 8011cce:	f3bf 8f4f 	dsb	sy
 8011cd2:	f3bf 8f6f 	isb	sy
 8011cd6:	df00      	svc	0
 8011cd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011cda:	bf00      	nop
 8011cdc:	e000ed08 	.word	0xe000ed08

08011ce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011ce0:	b580      	push	{r7, lr}
 8011ce2:	b086      	sub	sp, #24
 8011ce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011ce6:	4b47      	ldr	r3, [pc, #284]	@ (8011e04 <xPortStartScheduler+0x124>)
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	4a47      	ldr	r2, [pc, #284]	@ (8011e08 <xPortStartScheduler+0x128>)
 8011cec:	4293      	cmp	r3, r2
 8011cee:	d10b      	bne.n	8011d08 <xPortStartScheduler+0x28>
	__asm volatile
 8011cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cf4:	f383 8811 	msr	BASEPRI, r3
 8011cf8:	f3bf 8f6f 	isb	sy
 8011cfc:	f3bf 8f4f 	dsb	sy
 8011d00:	60fb      	str	r3, [r7, #12]
}
 8011d02:	bf00      	nop
 8011d04:	bf00      	nop
 8011d06:	e7fd      	b.n	8011d04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011d08:	4b3e      	ldr	r3, [pc, #248]	@ (8011e04 <xPortStartScheduler+0x124>)
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	4a3f      	ldr	r2, [pc, #252]	@ (8011e0c <xPortStartScheduler+0x12c>)
 8011d0e:	4293      	cmp	r3, r2
 8011d10:	d10b      	bne.n	8011d2a <xPortStartScheduler+0x4a>
	__asm volatile
 8011d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d16:	f383 8811 	msr	BASEPRI, r3
 8011d1a:	f3bf 8f6f 	isb	sy
 8011d1e:	f3bf 8f4f 	dsb	sy
 8011d22:	613b      	str	r3, [r7, #16]
}
 8011d24:	bf00      	nop
 8011d26:	bf00      	nop
 8011d28:	e7fd      	b.n	8011d26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011d2a:	4b39      	ldr	r3, [pc, #228]	@ (8011e10 <xPortStartScheduler+0x130>)
 8011d2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011d2e:	697b      	ldr	r3, [r7, #20]
 8011d30:	781b      	ldrb	r3, [r3, #0]
 8011d32:	b2db      	uxtb	r3, r3
 8011d34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011d36:	697b      	ldr	r3, [r7, #20]
 8011d38:	22ff      	movs	r2, #255	@ 0xff
 8011d3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011d3c:	697b      	ldr	r3, [r7, #20]
 8011d3e:	781b      	ldrb	r3, [r3, #0]
 8011d40:	b2db      	uxtb	r3, r3
 8011d42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011d44:	78fb      	ldrb	r3, [r7, #3]
 8011d46:	b2db      	uxtb	r3, r3
 8011d48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011d4c:	b2da      	uxtb	r2, r3
 8011d4e:	4b31      	ldr	r3, [pc, #196]	@ (8011e14 <xPortStartScheduler+0x134>)
 8011d50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011d52:	4b31      	ldr	r3, [pc, #196]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011d54:	2207      	movs	r2, #7
 8011d56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011d58:	e009      	b.n	8011d6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	3b01      	subs	r3, #1
 8011d60:	4a2d      	ldr	r2, [pc, #180]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011d62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011d64:	78fb      	ldrb	r3, [r7, #3]
 8011d66:	b2db      	uxtb	r3, r3
 8011d68:	005b      	lsls	r3, r3, #1
 8011d6a:	b2db      	uxtb	r3, r3
 8011d6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011d6e:	78fb      	ldrb	r3, [r7, #3]
 8011d70:	b2db      	uxtb	r3, r3
 8011d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011d76:	2b80      	cmp	r3, #128	@ 0x80
 8011d78:	d0ef      	beq.n	8011d5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011d7a:	4b27      	ldr	r3, [pc, #156]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	f1c3 0307 	rsb	r3, r3, #7
 8011d82:	2b04      	cmp	r3, #4
 8011d84:	d00b      	beq.n	8011d9e <xPortStartScheduler+0xbe>
	__asm volatile
 8011d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d8a:	f383 8811 	msr	BASEPRI, r3
 8011d8e:	f3bf 8f6f 	isb	sy
 8011d92:	f3bf 8f4f 	dsb	sy
 8011d96:	60bb      	str	r3, [r7, #8]
}
 8011d98:	bf00      	nop
 8011d9a:	bf00      	nop
 8011d9c:	e7fd      	b.n	8011d9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	021b      	lsls	r3, r3, #8
 8011da4:	4a1c      	ldr	r2, [pc, #112]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011da6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011da8:	4b1b      	ldr	r3, [pc, #108]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011db0:	4a19      	ldr	r2, [pc, #100]	@ (8011e18 <xPortStartScheduler+0x138>)
 8011db2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	b2da      	uxtb	r2, r3
 8011db8:	697b      	ldr	r3, [r7, #20]
 8011dba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011dbc:	4b17      	ldr	r3, [pc, #92]	@ (8011e1c <xPortStartScheduler+0x13c>)
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	4a16      	ldr	r2, [pc, #88]	@ (8011e1c <xPortStartScheduler+0x13c>)
 8011dc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011dc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011dc8:	4b14      	ldr	r3, [pc, #80]	@ (8011e1c <xPortStartScheduler+0x13c>)
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	4a13      	ldr	r2, [pc, #76]	@ (8011e1c <xPortStartScheduler+0x13c>)
 8011dce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011dd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011dd4:	f000 f8da 	bl	8011f8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011dd8:	4b11      	ldr	r3, [pc, #68]	@ (8011e20 <xPortStartScheduler+0x140>)
 8011dda:	2200      	movs	r2, #0
 8011ddc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011dde:	f000 f8f9 	bl	8011fd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011de2:	4b10      	ldr	r3, [pc, #64]	@ (8011e24 <xPortStartScheduler+0x144>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	4a0f      	ldr	r2, [pc, #60]	@ (8011e24 <xPortStartScheduler+0x144>)
 8011de8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011dec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011dee:	f7ff ff63 	bl	8011cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011df2:	f7fe fcf9 	bl	80107e8 <vTaskSwitchContext>
	prvTaskExitError();
 8011df6:	f7ff ff19 	bl	8011c2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011dfa:	2300      	movs	r3, #0
}
 8011dfc:	4618      	mov	r0, r3
 8011dfe:	3718      	adds	r7, #24
 8011e00:	46bd      	mov	sp, r7
 8011e02:	bd80      	pop	{r7, pc}
 8011e04:	e000ed00 	.word	0xe000ed00
 8011e08:	410fc271 	.word	0x410fc271
 8011e0c:	410fc270 	.word	0x410fc270
 8011e10:	e000e400 	.word	0xe000e400
 8011e14:	20004810 	.word	0x20004810
 8011e18:	20004814 	.word	0x20004814
 8011e1c:	e000ed20 	.word	0xe000ed20
 8011e20:	20000010 	.word	0x20000010
 8011e24:	e000ef34 	.word	0xe000ef34

08011e28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011e28:	b480      	push	{r7}
 8011e2a:	b083      	sub	sp, #12
 8011e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8011e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e32:	f383 8811 	msr	BASEPRI, r3
 8011e36:	f3bf 8f6f 	isb	sy
 8011e3a:	f3bf 8f4f 	dsb	sy
 8011e3e:	607b      	str	r3, [r7, #4]
}
 8011e40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011e42:	4b10      	ldr	r3, [pc, #64]	@ (8011e84 <vPortEnterCritical+0x5c>)
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	3301      	adds	r3, #1
 8011e48:	4a0e      	ldr	r2, [pc, #56]	@ (8011e84 <vPortEnterCritical+0x5c>)
 8011e4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8011e84 <vPortEnterCritical+0x5c>)
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	2b01      	cmp	r3, #1
 8011e52:	d110      	bne.n	8011e76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011e54:	4b0c      	ldr	r3, [pc, #48]	@ (8011e88 <vPortEnterCritical+0x60>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	b2db      	uxtb	r3, r3
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d00b      	beq.n	8011e76 <vPortEnterCritical+0x4e>
	__asm volatile
 8011e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e62:	f383 8811 	msr	BASEPRI, r3
 8011e66:	f3bf 8f6f 	isb	sy
 8011e6a:	f3bf 8f4f 	dsb	sy
 8011e6e:	603b      	str	r3, [r7, #0]
}
 8011e70:	bf00      	nop
 8011e72:	bf00      	nop
 8011e74:	e7fd      	b.n	8011e72 <vPortEnterCritical+0x4a>
	}
}
 8011e76:	bf00      	nop
 8011e78:	370c      	adds	r7, #12
 8011e7a:	46bd      	mov	sp, r7
 8011e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e80:	4770      	bx	lr
 8011e82:	bf00      	nop
 8011e84:	20000010 	.word	0x20000010
 8011e88:	e000ed04 	.word	0xe000ed04

08011e8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011e8c:	b480      	push	{r7}
 8011e8e:	b083      	sub	sp, #12
 8011e90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011e92:	4b12      	ldr	r3, [pc, #72]	@ (8011edc <vPortExitCritical+0x50>)
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d10b      	bne.n	8011eb2 <vPortExitCritical+0x26>
	__asm volatile
 8011e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e9e:	f383 8811 	msr	BASEPRI, r3
 8011ea2:	f3bf 8f6f 	isb	sy
 8011ea6:	f3bf 8f4f 	dsb	sy
 8011eaa:	607b      	str	r3, [r7, #4]
}
 8011eac:	bf00      	nop
 8011eae:	bf00      	nop
 8011eb0:	e7fd      	b.n	8011eae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8011edc <vPortExitCritical+0x50>)
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	3b01      	subs	r3, #1
 8011eb8:	4a08      	ldr	r2, [pc, #32]	@ (8011edc <vPortExitCritical+0x50>)
 8011eba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011ebc:	4b07      	ldr	r3, [pc, #28]	@ (8011edc <vPortExitCritical+0x50>)
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d105      	bne.n	8011ed0 <vPortExitCritical+0x44>
 8011ec4:	2300      	movs	r3, #0
 8011ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011ec8:	683b      	ldr	r3, [r7, #0]
 8011eca:	f383 8811 	msr	BASEPRI, r3
}
 8011ece:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011ed0:	bf00      	nop
 8011ed2:	370c      	adds	r7, #12
 8011ed4:	46bd      	mov	sp, r7
 8011ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eda:	4770      	bx	lr
 8011edc:	20000010 	.word	0x20000010

08011ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011ee0:	f3ef 8009 	mrs	r0, PSP
 8011ee4:	f3bf 8f6f 	isb	sy
 8011ee8:	4b15      	ldr	r3, [pc, #84]	@ (8011f40 <pxCurrentTCBConst>)
 8011eea:	681a      	ldr	r2, [r3, #0]
 8011eec:	f01e 0f10 	tst.w	lr, #16
 8011ef0:	bf08      	it	eq
 8011ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011efa:	6010      	str	r0, [r2, #0]
 8011efc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011f00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011f04:	f380 8811 	msr	BASEPRI, r0
 8011f08:	f3bf 8f4f 	dsb	sy
 8011f0c:	f3bf 8f6f 	isb	sy
 8011f10:	f7fe fc6a 	bl	80107e8 <vTaskSwitchContext>
 8011f14:	f04f 0000 	mov.w	r0, #0
 8011f18:	f380 8811 	msr	BASEPRI, r0
 8011f1c:	bc09      	pop	{r0, r3}
 8011f1e:	6819      	ldr	r1, [r3, #0]
 8011f20:	6808      	ldr	r0, [r1, #0]
 8011f22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f26:	f01e 0f10 	tst.w	lr, #16
 8011f2a:	bf08      	it	eq
 8011f2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011f30:	f380 8809 	msr	PSP, r0
 8011f34:	f3bf 8f6f 	isb	sy
 8011f38:	4770      	bx	lr
 8011f3a:	bf00      	nop
 8011f3c:	f3af 8000 	nop.w

08011f40 <pxCurrentTCBConst>:
 8011f40:	200041e4 	.word	0x200041e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011f44:	bf00      	nop
 8011f46:	bf00      	nop

08011f48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b082      	sub	sp, #8
 8011f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8011f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f52:	f383 8811 	msr	BASEPRI, r3
 8011f56:	f3bf 8f6f 	isb	sy
 8011f5a:	f3bf 8f4f 	dsb	sy
 8011f5e:	607b      	str	r3, [r7, #4]
}
 8011f60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011f62:	f7fe fb87 	bl	8010674 <xTaskIncrementTick>
 8011f66:	4603      	mov	r3, r0
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d003      	beq.n	8011f74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011f6c:	4b06      	ldr	r3, [pc, #24]	@ (8011f88 <xPortSysTickHandler+0x40>)
 8011f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f72:	601a      	str	r2, [r3, #0]
 8011f74:	2300      	movs	r3, #0
 8011f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	f383 8811 	msr	BASEPRI, r3
}
 8011f7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011f80:	bf00      	nop
 8011f82:	3708      	adds	r7, #8
 8011f84:	46bd      	mov	sp, r7
 8011f86:	bd80      	pop	{r7, pc}
 8011f88:	e000ed04 	.word	0xe000ed04

08011f8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011f8c:	b480      	push	{r7}
 8011f8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011f90:	4b0b      	ldr	r3, [pc, #44]	@ (8011fc0 <vPortSetupTimerInterrupt+0x34>)
 8011f92:	2200      	movs	r2, #0
 8011f94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011f96:	4b0b      	ldr	r3, [pc, #44]	@ (8011fc4 <vPortSetupTimerInterrupt+0x38>)
 8011f98:	2200      	movs	r2, #0
 8011f9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8011fc8 <vPortSetupTimerInterrupt+0x3c>)
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8011fcc <vPortSetupTimerInterrupt+0x40>)
 8011fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8011fa6:	099b      	lsrs	r3, r3, #6
 8011fa8:	4a09      	ldr	r2, [pc, #36]	@ (8011fd0 <vPortSetupTimerInterrupt+0x44>)
 8011faa:	3b01      	subs	r3, #1
 8011fac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011fae:	4b04      	ldr	r3, [pc, #16]	@ (8011fc0 <vPortSetupTimerInterrupt+0x34>)
 8011fb0:	2207      	movs	r2, #7
 8011fb2:	601a      	str	r2, [r3, #0]
}
 8011fb4:	bf00      	nop
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fbc:	4770      	bx	lr
 8011fbe:	bf00      	nop
 8011fc0:	e000e010 	.word	0xe000e010
 8011fc4:	e000e018 	.word	0xe000e018
 8011fc8:	20000000 	.word	0x20000000
 8011fcc:	10624dd3 	.word	0x10624dd3
 8011fd0:	e000e014 	.word	0xe000e014

08011fd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011fd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011fe4 <vPortEnableVFP+0x10>
 8011fd8:	6801      	ldr	r1, [r0, #0]
 8011fda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011fde:	6001      	str	r1, [r0, #0]
 8011fe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011fe2:	bf00      	nop
 8011fe4:	e000ed88 	.word	0xe000ed88

08011fe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011fe8:	b480      	push	{r7}
 8011fea:	b085      	sub	sp, #20
 8011fec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011fee:	f3ef 8305 	mrs	r3, IPSR
 8011ff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011ff4:	68fb      	ldr	r3, [r7, #12]
 8011ff6:	2b0f      	cmp	r3, #15
 8011ff8:	d915      	bls.n	8012026 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011ffa:	4a18      	ldr	r2, [pc, #96]	@ (801205c <vPortValidateInterruptPriority+0x74>)
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	4413      	add	r3, r2
 8012000:	781b      	ldrb	r3, [r3, #0]
 8012002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012004:	4b16      	ldr	r3, [pc, #88]	@ (8012060 <vPortValidateInterruptPriority+0x78>)
 8012006:	781b      	ldrb	r3, [r3, #0]
 8012008:	7afa      	ldrb	r2, [r7, #11]
 801200a:	429a      	cmp	r2, r3
 801200c:	d20b      	bcs.n	8012026 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801200e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012012:	f383 8811 	msr	BASEPRI, r3
 8012016:	f3bf 8f6f 	isb	sy
 801201a:	f3bf 8f4f 	dsb	sy
 801201e:	607b      	str	r3, [r7, #4]
}
 8012020:	bf00      	nop
 8012022:	bf00      	nop
 8012024:	e7fd      	b.n	8012022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012026:	4b0f      	ldr	r3, [pc, #60]	@ (8012064 <vPortValidateInterruptPriority+0x7c>)
 8012028:	681b      	ldr	r3, [r3, #0]
 801202a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801202e:	4b0e      	ldr	r3, [pc, #56]	@ (8012068 <vPortValidateInterruptPriority+0x80>)
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	429a      	cmp	r2, r3
 8012034:	d90b      	bls.n	801204e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8012036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801203a:	f383 8811 	msr	BASEPRI, r3
 801203e:	f3bf 8f6f 	isb	sy
 8012042:	f3bf 8f4f 	dsb	sy
 8012046:	603b      	str	r3, [r7, #0]
}
 8012048:	bf00      	nop
 801204a:	bf00      	nop
 801204c:	e7fd      	b.n	801204a <vPortValidateInterruptPriority+0x62>
	}
 801204e:	bf00      	nop
 8012050:	3714      	adds	r7, #20
 8012052:	46bd      	mov	sp, r7
 8012054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012058:	4770      	bx	lr
 801205a:	bf00      	nop
 801205c:	e000e3f0 	.word	0xe000e3f0
 8012060:	20004810 	.word	0x20004810
 8012064:	e000ed0c 	.word	0xe000ed0c
 8012068:	20004814 	.word	0x20004814

0801206c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801206c:	b580      	push	{r7, lr}
 801206e:	b08a      	sub	sp, #40	@ 0x28
 8012070:	af00      	add	r7, sp, #0
 8012072:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012074:	2300      	movs	r3, #0
 8012076:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012078:	f7fe fa2e 	bl	80104d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801207c:	4b5c      	ldr	r3, [pc, #368]	@ (80121f0 <pvPortMalloc+0x184>)
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d101      	bne.n	8012088 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012084:	f000 f924 	bl	80122d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012088:	4b5a      	ldr	r3, [pc, #360]	@ (80121f4 <pvPortMalloc+0x188>)
 801208a:	681a      	ldr	r2, [r3, #0]
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	4013      	ands	r3, r2
 8012090:	2b00      	cmp	r3, #0
 8012092:	f040 8095 	bne.w	80121c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	2b00      	cmp	r3, #0
 801209a:	d01e      	beq.n	80120da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801209c:	2208      	movs	r2, #8
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	4413      	add	r3, r2
 80120a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	f003 0307 	and.w	r3, r3, #7
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d015      	beq.n	80120da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	f023 0307 	bic.w	r3, r3, #7
 80120b4:	3308      	adds	r3, #8
 80120b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	f003 0307 	and.w	r3, r3, #7
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d00b      	beq.n	80120da <pvPortMalloc+0x6e>
	__asm volatile
 80120c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120c6:	f383 8811 	msr	BASEPRI, r3
 80120ca:	f3bf 8f6f 	isb	sy
 80120ce:	f3bf 8f4f 	dsb	sy
 80120d2:	617b      	str	r3, [r7, #20]
}
 80120d4:	bf00      	nop
 80120d6:	bf00      	nop
 80120d8:	e7fd      	b.n	80120d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d06f      	beq.n	80121c0 <pvPortMalloc+0x154>
 80120e0:	4b45      	ldr	r3, [pc, #276]	@ (80121f8 <pvPortMalloc+0x18c>)
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	687a      	ldr	r2, [r7, #4]
 80120e6:	429a      	cmp	r2, r3
 80120e8:	d86a      	bhi.n	80121c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80120ea:	4b44      	ldr	r3, [pc, #272]	@ (80121fc <pvPortMalloc+0x190>)
 80120ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80120ee:	4b43      	ldr	r3, [pc, #268]	@ (80121fc <pvPortMalloc+0x190>)
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80120f4:	e004      	b.n	8012100 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80120f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80120fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012102:	685b      	ldr	r3, [r3, #4]
 8012104:	687a      	ldr	r2, [r7, #4]
 8012106:	429a      	cmp	r2, r3
 8012108:	d903      	bls.n	8012112 <pvPortMalloc+0xa6>
 801210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d1f1      	bne.n	80120f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012112:	4b37      	ldr	r3, [pc, #220]	@ (80121f0 <pvPortMalloc+0x184>)
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012118:	429a      	cmp	r2, r3
 801211a:	d051      	beq.n	80121c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801211c:	6a3b      	ldr	r3, [r7, #32]
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	2208      	movs	r2, #8
 8012122:	4413      	add	r3, r2
 8012124:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012128:	681a      	ldr	r2, [r3, #0]
 801212a:	6a3b      	ldr	r3, [r7, #32]
 801212c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801212e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012130:	685a      	ldr	r2, [r3, #4]
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	1ad2      	subs	r2, r2, r3
 8012136:	2308      	movs	r3, #8
 8012138:	005b      	lsls	r3, r3, #1
 801213a:	429a      	cmp	r2, r3
 801213c:	d920      	bls.n	8012180 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801213e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	4413      	add	r3, r2
 8012144:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012146:	69bb      	ldr	r3, [r7, #24]
 8012148:	f003 0307 	and.w	r3, r3, #7
 801214c:	2b00      	cmp	r3, #0
 801214e:	d00b      	beq.n	8012168 <pvPortMalloc+0xfc>
	__asm volatile
 8012150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012154:	f383 8811 	msr	BASEPRI, r3
 8012158:	f3bf 8f6f 	isb	sy
 801215c:	f3bf 8f4f 	dsb	sy
 8012160:	613b      	str	r3, [r7, #16]
}
 8012162:	bf00      	nop
 8012164:	bf00      	nop
 8012166:	e7fd      	b.n	8012164 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801216a:	685a      	ldr	r2, [r3, #4]
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	1ad2      	subs	r2, r2, r3
 8012170:	69bb      	ldr	r3, [r7, #24]
 8012172:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012176:	687a      	ldr	r2, [r7, #4]
 8012178:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801217a:	69b8      	ldr	r0, [r7, #24]
 801217c:	f000 f90a 	bl	8012394 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012180:	4b1d      	ldr	r3, [pc, #116]	@ (80121f8 <pvPortMalloc+0x18c>)
 8012182:	681a      	ldr	r2, [r3, #0]
 8012184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012186:	685b      	ldr	r3, [r3, #4]
 8012188:	1ad3      	subs	r3, r2, r3
 801218a:	4a1b      	ldr	r2, [pc, #108]	@ (80121f8 <pvPortMalloc+0x18c>)
 801218c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801218e:	4b1a      	ldr	r3, [pc, #104]	@ (80121f8 <pvPortMalloc+0x18c>)
 8012190:	681a      	ldr	r2, [r3, #0]
 8012192:	4b1b      	ldr	r3, [pc, #108]	@ (8012200 <pvPortMalloc+0x194>)
 8012194:	681b      	ldr	r3, [r3, #0]
 8012196:	429a      	cmp	r2, r3
 8012198:	d203      	bcs.n	80121a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801219a:	4b17      	ldr	r3, [pc, #92]	@ (80121f8 <pvPortMalloc+0x18c>)
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	4a18      	ldr	r2, [pc, #96]	@ (8012200 <pvPortMalloc+0x194>)
 80121a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80121a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121a4:	685a      	ldr	r2, [r3, #4]
 80121a6:	4b13      	ldr	r3, [pc, #76]	@ (80121f4 <pvPortMalloc+0x188>)
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	431a      	orrs	r2, r3
 80121ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80121b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121b2:	2200      	movs	r2, #0
 80121b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80121b6:	4b13      	ldr	r3, [pc, #76]	@ (8012204 <pvPortMalloc+0x198>)
 80121b8:	681b      	ldr	r3, [r3, #0]
 80121ba:	3301      	adds	r3, #1
 80121bc:	4a11      	ldr	r2, [pc, #68]	@ (8012204 <pvPortMalloc+0x198>)
 80121be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80121c0:	f7fe f998 	bl	80104f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80121c4:	69fb      	ldr	r3, [r7, #28]
 80121c6:	f003 0307 	and.w	r3, r3, #7
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d00b      	beq.n	80121e6 <pvPortMalloc+0x17a>
	__asm volatile
 80121ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d2:	f383 8811 	msr	BASEPRI, r3
 80121d6:	f3bf 8f6f 	isb	sy
 80121da:	f3bf 8f4f 	dsb	sy
 80121de:	60fb      	str	r3, [r7, #12]
}
 80121e0:	bf00      	nop
 80121e2:	bf00      	nop
 80121e4:	e7fd      	b.n	80121e2 <pvPortMalloc+0x176>
	return pvReturn;
 80121e6:	69fb      	ldr	r3, [r7, #28]
}
 80121e8:	4618      	mov	r0, r3
 80121ea:	3728      	adds	r7, #40	@ 0x28
 80121ec:	46bd      	mov	sp, r7
 80121ee:	bd80      	pop	{r7, pc}
 80121f0:	20004dfc 	.word	0x20004dfc
 80121f4:	20004e10 	.word	0x20004e10
 80121f8:	20004e00 	.word	0x20004e00
 80121fc:	20004df4 	.word	0x20004df4
 8012200:	20004e04 	.word	0x20004e04
 8012204:	20004e08 	.word	0x20004e08

08012208 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012208:	b580      	push	{r7, lr}
 801220a:	b086      	sub	sp, #24
 801220c:	af00      	add	r7, sp, #0
 801220e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	2b00      	cmp	r3, #0
 8012218:	d04f      	beq.n	80122ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801221a:	2308      	movs	r3, #8
 801221c:	425b      	negs	r3, r3
 801221e:	697a      	ldr	r2, [r7, #20]
 8012220:	4413      	add	r3, r2
 8012222:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012228:	693b      	ldr	r3, [r7, #16]
 801222a:	685a      	ldr	r2, [r3, #4]
 801222c:	4b25      	ldr	r3, [pc, #148]	@ (80122c4 <vPortFree+0xbc>)
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	4013      	ands	r3, r2
 8012232:	2b00      	cmp	r3, #0
 8012234:	d10b      	bne.n	801224e <vPortFree+0x46>
	__asm volatile
 8012236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801223a:	f383 8811 	msr	BASEPRI, r3
 801223e:	f3bf 8f6f 	isb	sy
 8012242:	f3bf 8f4f 	dsb	sy
 8012246:	60fb      	str	r3, [r7, #12]
}
 8012248:	bf00      	nop
 801224a:	bf00      	nop
 801224c:	e7fd      	b.n	801224a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801224e:	693b      	ldr	r3, [r7, #16]
 8012250:	681b      	ldr	r3, [r3, #0]
 8012252:	2b00      	cmp	r3, #0
 8012254:	d00b      	beq.n	801226e <vPortFree+0x66>
	__asm volatile
 8012256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801225a:	f383 8811 	msr	BASEPRI, r3
 801225e:	f3bf 8f6f 	isb	sy
 8012262:	f3bf 8f4f 	dsb	sy
 8012266:	60bb      	str	r3, [r7, #8]
}
 8012268:	bf00      	nop
 801226a:	bf00      	nop
 801226c:	e7fd      	b.n	801226a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801226e:	693b      	ldr	r3, [r7, #16]
 8012270:	685a      	ldr	r2, [r3, #4]
 8012272:	4b14      	ldr	r3, [pc, #80]	@ (80122c4 <vPortFree+0xbc>)
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	4013      	ands	r3, r2
 8012278:	2b00      	cmp	r3, #0
 801227a:	d01e      	beq.n	80122ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801227c:	693b      	ldr	r3, [r7, #16]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	2b00      	cmp	r3, #0
 8012282:	d11a      	bne.n	80122ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012284:	693b      	ldr	r3, [r7, #16]
 8012286:	685a      	ldr	r2, [r3, #4]
 8012288:	4b0e      	ldr	r3, [pc, #56]	@ (80122c4 <vPortFree+0xbc>)
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	43db      	mvns	r3, r3
 801228e:	401a      	ands	r2, r3
 8012290:	693b      	ldr	r3, [r7, #16]
 8012292:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012294:	f7fe f920 	bl	80104d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012298:	693b      	ldr	r3, [r7, #16]
 801229a:	685a      	ldr	r2, [r3, #4]
 801229c:	4b0a      	ldr	r3, [pc, #40]	@ (80122c8 <vPortFree+0xc0>)
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	4413      	add	r3, r2
 80122a2:	4a09      	ldr	r2, [pc, #36]	@ (80122c8 <vPortFree+0xc0>)
 80122a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80122a6:	6938      	ldr	r0, [r7, #16]
 80122a8:	f000 f874 	bl	8012394 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80122ac:	4b07      	ldr	r3, [pc, #28]	@ (80122cc <vPortFree+0xc4>)
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	3301      	adds	r3, #1
 80122b2:	4a06      	ldr	r2, [pc, #24]	@ (80122cc <vPortFree+0xc4>)
 80122b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80122b6:	f7fe f91d 	bl	80104f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80122ba:	bf00      	nop
 80122bc:	3718      	adds	r7, #24
 80122be:	46bd      	mov	sp, r7
 80122c0:	bd80      	pop	{r7, pc}
 80122c2:	bf00      	nop
 80122c4:	20004e10 	.word	0x20004e10
 80122c8:	20004e00 	.word	0x20004e00
 80122cc:	20004e0c 	.word	0x20004e0c

080122d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80122d0:	b480      	push	{r7}
 80122d2:	b085      	sub	sp, #20
 80122d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80122d6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80122da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80122dc:	4b27      	ldr	r3, [pc, #156]	@ (801237c <prvHeapInit+0xac>)
 80122de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	f003 0307 	and.w	r3, r3, #7
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d00c      	beq.n	8012304 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	3307      	adds	r3, #7
 80122ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	f023 0307 	bic.w	r3, r3, #7
 80122f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80122f8:	68ba      	ldr	r2, [r7, #8]
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	1ad3      	subs	r3, r2, r3
 80122fe:	4a1f      	ldr	r2, [pc, #124]	@ (801237c <prvHeapInit+0xac>)
 8012300:	4413      	add	r3, r2
 8012302:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012308:	4a1d      	ldr	r2, [pc, #116]	@ (8012380 <prvHeapInit+0xb0>)
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801230e:	4b1c      	ldr	r3, [pc, #112]	@ (8012380 <prvHeapInit+0xb0>)
 8012310:	2200      	movs	r2, #0
 8012312:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	68ba      	ldr	r2, [r7, #8]
 8012318:	4413      	add	r3, r2
 801231a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801231c:	2208      	movs	r2, #8
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	1a9b      	subs	r3, r3, r2
 8012322:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	f023 0307 	bic.w	r3, r3, #7
 801232a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	4a15      	ldr	r2, [pc, #84]	@ (8012384 <prvHeapInit+0xb4>)
 8012330:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012332:	4b14      	ldr	r3, [pc, #80]	@ (8012384 <prvHeapInit+0xb4>)
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	2200      	movs	r2, #0
 8012338:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801233a:	4b12      	ldr	r3, [pc, #72]	@ (8012384 <prvHeapInit+0xb4>)
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	2200      	movs	r2, #0
 8012340:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	68fa      	ldr	r2, [r7, #12]
 801234a:	1ad2      	subs	r2, r2, r3
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012350:	4b0c      	ldr	r3, [pc, #48]	@ (8012384 <prvHeapInit+0xb4>)
 8012352:	681a      	ldr	r2, [r3, #0]
 8012354:	683b      	ldr	r3, [r7, #0]
 8012356:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012358:	683b      	ldr	r3, [r7, #0]
 801235a:	685b      	ldr	r3, [r3, #4]
 801235c:	4a0a      	ldr	r2, [pc, #40]	@ (8012388 <prvHeapInit+0xb8>)
 801235e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012360:	683b      	ldr	r3, [r7, #0]
 8012362:	685b      	ldr	r3, [r3, #4]
 8012364:	4a09      	ldr	r2, [pc, #36]	@ (801238c <prvHeapInit+0xbc>)
 8012366:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012368:	4b09      	ldr	r3, [pc, #36]	@ (8012390 <prvHeapInit+0xc0>)
 801236a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801236e:	601a      	str	r2, [r3, #0]
}
 8012370:	bf00      	nop
 8012372:	3714      	adds	r7, #20
 8012374:	46bd      	mov	sp, r7
 8012376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237a:	4770      	bx	lr
 801237c:	20004818 	.word	0x20004818
 8012380:	20004df4 	.word	0x20004df4
 8012384:	20004dfc 	.word	0x20004dfc
 8012388:	20004e04 	.word	0x20004e04
 801238c:	20004e00 	.word	0x20004e00
 8012390:	20004e10 	.word	0x20004e10

08012394 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012394:	b480      	push	{r7}
 8012396:	b085      	sub	sp, #20
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801239c:	4b28      	ldr	r3, [pc, #160]	@ (8012440 <prvInsertBlockIntoFreeList+0xac>)
 801239e:	60fb      	str	r3, [r7, #12]
 80123a0:	e002      	b.n	80123a8 <prvInsertBlockIntoFreeList+0x14>
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	60fb      	str	r3, [r7, #12]
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	687a      	ldr	r2, [r7, #4]
 80123ae:	429a      	cmp	r2, r3
 80123b0:	d8f7      	bhi.n	80123a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	685b      	ldr	r3, [r3, #4]
 80123ba:	68ba      	ldr	r2, [r7, #8]
 80123bc:	4413      	add	r3, r2
 80123be:	687a      	ldr	r2, [r7, #4]
 80123c0:	429a      	cmp	r2, r3
 80123c2:	d108      	bne.n	80123d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	685a      	ldr	r2, [r3, #4]
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	685b      	ldr	r3, [r3, #4]
 80123cc:	441a      	add	r2, r3
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	685b      	ldr	r3, [r3, #4]
 80123de:	68ba      	ldr	r2, [r7, #8]
 80123e0:	441a      	add	r2, r3
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	429a      	cmp	r2, r3
 80123e8:	d118      	bne.n	801241c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	681a      	ldr	r2, [r3, #0]
 80123ee:	4b15      	ldr	r3, [pc, #84]	@ (8012444 <prvInsertBlockIntoFreeList+0xb0>)
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	429a      	cmp	r2, r3
 80123f4:	d00d      	beq.n	8012412 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	685a      	ldr	r2, [r3, #4]
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	685b      	ldr	r3, [r3, #4]
 8012400:	441a      	add	r2, r3
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012406:	68fb      	ldr	r3, [r7, #12]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	681a      	ldr	r2, [r3, #0]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	601a      	str	r2, [r3, #0]
 8012410:	e008      	b.n	8012424 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012412:	4b0c      	ldr	r3, [pc, #48]	@ (8012444 <prvInsertBlockIntoFreeList+0xb0>)
 8012414:	681a      	ldr	r2, [r3, #0]
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	601a      	str	r2, [r3, #0]
 801241a:	e003      	b.n	8012424 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	681a      	ldr	r2, [r3, #0]
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012424:	68fa      	ldr	r2, [r7, #12]
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	429a      	cmp	r2, r3
 801242a:	d002      	beq.n	8012432 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	687a      	ldr	r2, [r7, #4]
 8012430:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012432:	bf00      	nop
 8012434:	3714      	adds	r7, #20
 8012436:	46bd      	mov	sp, r7
 8012438:	f85d 7b04 	ldr.w	r7, [sp], #4
 801243c:	4770      	bx	lr
 801243e:	bf00      	nop
 8012440:	20004df4 	.word	0x20004df4
 8012444:	20004dfc 	.word	0x20004dfc

08012448 <__cvt>:
 8012448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801244c:	ec57 6b10 	vmov	r6, r7, d0
 8012450:	2f00      	cmp	r7, #0
 8012452:	460c      	mov	r4, r1
 8012454:	4619      	mov	r1, r3
 8012456:	463b      	mov	r3, r7
 8012458:	bfbb      	ittet	lt
 801245a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801245e:	461f      	movlt	r7, r3
 8012460:	2300      	movge	r3, #0
 8012462:	232d      	movlt	r3, #45	@ 0x2d
 8012464:	700b      	strb	r3, [r1, #0]
 8012466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012468:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801246c:	4691      	mov	r9, r2
 801246e:	f023 0820 	bic.w	r8, r3, #32
 8012472:	bfbc      	itt	lt
 8012474:	4632      	movlt	r2, r6
 8012476:	4616      	movlt	r6, r2
 8012478:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801247c:	d005      	beq.n	801248a <__cvt+0x42>
 801247e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012482:	d100      	bne.n	8012486 <__cvt+0x3e>
 8012484:	3401      	adds	r4, #1
 8012486:	2102      	movs	r1, #2
 8012488:	e000      	b.n	801248c <__cvt+0x44>
 801248a:	2103      	movs	r1, #3
 801248c:	ab03      	add	r3, sp, #12
 801248e:	9301      	str	r3, [sp, #4]
 8012490:	ab02      	add	r3, sp, #8
 8012492:	9300      	str	r3, [sp, #0]
 8012494:	ec47 6b10 	vmov	d0, r6, r7
 8012498:	4653      	mov	r3, sl
 801249a:	4622      	mov	r2, r4
 801249c:	f001 f9dc 	bl	8013858 <_dtoa_r>
 80124a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80124a4:	4605      	mov	r5, r0
 80124a6:	d119      	bne.n	80124dc <__cvt+0x94>
 80124a8:	f019 0f01 	tst.w	r9, #1
 80124ac:	d00e      	beq.n	80124cc <__cvt+0x84>
 80124ae:	eb00 0904 	add.w	r9, r0, r4
 80124b2:	2200      	movs	r2, #0
 80124b4:	2300      	movs	r3, #0
 80124b6:	4630      	mov	r0, r6
 80124b8:	4639      	mov	r1, r7
 80124ba:	f7ee fb2d 	bl	8000b18 <__aeabi_dcmpeq>
 80124be:	b108      	cbz	r0, 80124c4 <__cvt+0x7c>
 80124c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80124c4:	2230      	movs	r2, #48	@ 0x30
 80124c6:	9b03      	ldr	r3, [sp, #12]
 80124c8:	454b      	cmp	r3, r9
 80124ca:	d31e      	bcc.n	801250a <__cvt+0xc2>
 80124cc:	9b03      	ldr	r3, [sp, #12]
 80124ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80124d0:	1b5b      	subs	r3, r3, r5
 80124d2:	4628      	mov	r0, r5
 80124d4:	6013      	str	r3, [r2, #0]
 80124d6:	b004      	add	sp, #16
 80124d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80124e0:	eb00 0904 	add.w	r9, r0, r4
 80124e4:	d1e5      	bne.n	80124b2 <__cvt+0x6a>
 80124e6:	7803      	ldrb	r3, [r0, #0]
 80124e8:	2b30      	cmp	r3, #48	@ 0x30
 80124ea:	d10a      	bne.n	8012502 <__cvt+0xba>
 80124ec:	2200      	movs	r2, #0
 80124ee:	2300      	movs	r3, #0
 80124f0:	4630      	mov	r0, r6
 80124f2:	4639      	mov	r1, r7
 80124f4:	f7ee fb10 	bl	8000b18 <__aeabi_dcmpeq>
 80124f8:	b918      	cbnz	r0, 8012502 <__cvt+0xba>
 80124fa:	f1c4 0401 	rsb	r4, r4, #1
 80124fe:	f8ca 4000 	str.w	r4, [sl]
 8012502:	f8da 3000 	ldr.w	r3, [sl]
 8012506:	4499      	add	r9, r3
 8012508:	e7d3      	b.n	80124b2 <__cvt+0x6a>
 801250a:	1c59      	adds	r1, r3, #1
 801250c:	9103      	str	r1, [sp, #12]
 801250e:	701a      	strb	r2, [r3, #0]
 8012510:	e7d9      	b.n	80124c6 <__cvt+0x7e>

08012512 <__exponent>:
 8012512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012514:	2900      	cmp	r1, #0
 8012516:	bfba      	itte	lt
 8012518:	4249      	neglt	r1, r1
 801251a:	232d      	movlt	r3, #45	@ 0x2d
 801251c:	232b      	movge	r3, #43	@ 0x2b
 801251e:	2909      	cmp	r1, #9
 8012520:	7002      	strb	r2, [r0, #0]
 8012522:	7043      	strb	r3, [r0, #1]
 8012524:	dd29      	ble.n	801257a <__exponent+0x68>
 8012526:	f10d 0307 	add.w	r3, sp, #7
 801252a:	461d      	mov	r5, r3
 801252c:	270a      	movs	r7, #10
 801252e:	461a      	mov	r2, r3
 8012530:	fbb1 f6f7 	udiv	r6, r1, r7
 8012534:	fb07 1416 	mls	r4, r7, r6, r1
 8012538:	3430      	adds	r4, #48	@ 0x30
 801253a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801253e:	460c      	mov	r4, r1
 8012540:	2c63      	cmp	r4, #99	@ 0x63
 8012542:	f103 33ff 	add.w	r3, r3, #4294967295
 8012546:	4631      	mov	r1, r6
 8012548:	dcf1      	bgt.n	801252e <__exponent+0x1c>
 801254a:	3130      	adds	r1, #48	@ 0x30
 801254c:	1e94      	subs	r4, r2, #2
 801254e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012552:	1c41      	adds	r1, r0, #1
 8012554:	4623      	mov	r3, r4
 8012556:	42ab      	cmp	r3, r5
 8012558:	d30a      	bcc.n	8012570 <__exponent+0x5e>
 801255a:	f10d 0309 	add.w	r3, sp, #9
 801255e:	1a9b      	subs	r3, r3, r2
 8012560:	42ac      	cmp	r4, r5
 8012562:	bf88      	it	hi
 8012564:	2300      	movhi	r3, #0
 8012566:	3302      	adds	r3, #2
 8012568:	4403      	add	r3, r0
 801256a:	1a18      	subs	r0, r3, r0
 801256c:	b003      	add	sp, #12
 801256e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012570:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012574:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012578:	e7ed      	b.n	8012556 <__exponent+0x44>
 801257a:	2330      	movs	r3, #48	@ 0x30
 801257c:	3130      	adds	r1, #48	@ 0x30
 801257e:	7083      	strb	r3, [r0, #2]
 8012580:	70c1      	strb	r1, [r0, #3]
 8012582:	1d03      	adds	r3, r0, #4
 8012584:	e7f1      	b.n	801256a <__exponent+0x58>
	...

08012588 <_printf_float>:
 8012588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801258c:	b08d      	sub	sp, #52	@ 0x34
 801258e:	460c      	mov	r4, r1
 8012590:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012594:	4616      	mov	r6, r2
 8012596:	461f      	mov	r7, r3
 8012598:	4605      	mov	r5, r0
 801259a:	f000 ffeb 	bl	8013574 <_localeconv_r>
 801259e:	6803      	ldr	r3, [r0, #0]
 80125a0:	9304      	str	r3, [sp, #16]
 80125a2:	4618      	mov	r0, r3
 80125a4:	f7ed fe8c 	bl	80002c0 <strlen>
 80125a8:	2300      	movs	r3, #0
 80125aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80125ac:	f8d8 3000 	ldr.w	r3, [r8]
 80125b0:	9005      	str	r0, [sp, #20]
 80125b2:	3307      	adds	r3, #7
 80125b4:	f023 0307 	bic.w	r3, r3, #7
 80125b8:	f103 0208 	add.w	r2, r3, #8
 80125bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80125c0:	f8d4 b000 	ldr.w	fp, [r4]
 80125c4:	f8c8 2000 	str.w	r2, [r8]
 80125c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80125cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80125d0:	9307      	str	r3, [sp, #28]
 80125d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80125d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80125da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80125de:	4b9c      	ldr	r3, [pc, #624]	@ (8012850 <_printf_float+0x2c8>)
 80125e0:	f04f 32ff 	mov.w	r2, #4294967295
 80125e4:	f7ee faca 	bl	8000b7c <__aeabi_dcmpun>
 80125e8:	bb70      	cbnz	r0, 8012648 <_printf_float+0xc0>
 80125ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80125ee:	4b98      	ldr	r3, [pc, #608]	@ (8012850 <_printf_float+0x2c8>)
 80125f0:	f04f 32ff 	mov.w	r2, #4294967295
 80125f4:	f7ee faa4 	bl	8000b40 <__aeabi_dcmple>
 80125f8:	bb30      	cbnz	r0, 8012648 <_printf_float+0xc0>
 80125fa:	2200      	movs	r2, #0
 80125fc:	2300      	movs	r3, #0
 80125fe:	4640      	mov	r0, r8
 8012600:	4649      	mov	r1, r9
 8012602:	f7ee fa93 	bl	8000b2c <__aeabi_dcmplt>
 8012606:	b110      	cbz	r0, 801260e <_printf_float+0x86>
 8012608:	232d      	movs	r3, #45	@ 0x2d
 801260a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801260e:	4a91      	ldr	r2, [pc, #580]	@ (8012854 <_printf_float+0x2cc>)
 8012610:	4b91      	ldr	r3, [pc, #580]	@ (8012858 <_printf_float+0x2d0>)
 8012612:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012616:	bf8c      	ite	hi
 8012618:	4690      	movhi	r8, r2
 801261a:	4698      	movls	r8, r3
 801261c:	2303      	movs	r3, #3
 801261e:	6123      	str	r3, [r4, #16]
 8012620:	f02b 0304 	bic.w	r3, fp, #4
 8012624:	6023      	str	r3, [r4, #0]
 8012626:	f04f 0900 	mov.w	r9, #0
 801262a:	9700      	str	r7, [sp, #0]
 801262c:	4633      	mov	r3, r6
 801262e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012630:	4621      	mov	r1, r4
 8012632:	4628      	mov	r0, r5
 8012634:	f000 f9d2 	bl	80129dc <_printf_common>
 8012638:	3001      	adds	r0, #1
 801263a:	f040 808d 	bne.w	8012758 <_printf_float+0x1d0>
 801263e:	f04f 30ff 	mov.w	r0, #4294967295
 8012642:	b00d      	add	sp, #52	@ 0x34
 8012644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012648:	4642      	mov	r2, r8
 801264a:	464b      	mov	r3, r9
 801264c:	4640      	mov	r0, r8
 801264e:	4649      	mov	r1, r9
 8012650:	f7ee fa94 	bl	8000b7c <__aeabi_dcmpun>
 8012654:	b140      	cbz	r0, 8012668 <_printf_float+0xe0>
 8012656:	464b      	mov	r3, r9
 8012658:	2b00      	cmp	r3, #0
 801265a:	bfbc      	itt	lt
 801265c:	232d      	movlt	r3, #45	@ 0x2d
 801265e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012662:	4a7e      	ldr	r2, [pc, #504]	@ (801285c <_printf_float+0x2d4>)
 8012664:	4b7e      	ldr	r3, [pc, #504]	@ (8012860 <_printf_float+0x2d8>)
 8012666:	e7d4      	b.n	8012612 <_printf_float+0x8a>
 8012668:	6863      	ldr	r3, [r4, #4]
 801266a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801266e:	9206      	str	r2, [sp, #24]
 8012670:	1c5a      	adds	r2, r3, #1
 8012672:	d13b      	bne.n	80126ec <_printf_float+0x164>
 8012674:	2306      	movs	r3, #6
 8012676:	6063      	str	r3, [r4, #4]
 8012678:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801267c:	2300      	movs	r3, #0
 801267e:	6022      	str	r2, [r4, #0]
 8012680:	9303      	str	r3, [sp, #12]
 8012682:	ab0a      	add	r3, sp, #40	@ 0x28
 8012684:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012688:	ab09      	add	r3, sp, #36	@ 0x24
 801268a:	9300      	str	r3, [sp, #0]
 801268c:	6861      	ldr	r1, [r4, #4]
 801268e:	ec49 8b10 	vmov	d0, r8, r9
 8012692:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012696:	4628      	mov	r0, r5
 8012698:	f7ff fed6 	bl	8012448 <__cvt>
 801269c:	9b06      	ldr	r3, [sp, #24]
 801269e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80126a0:	2b47      	cmp	r3, #71	@ 0x47
 80126a2:	4680      	mov	r8, r0
 80126a4:	d129      	bne.n	80126fa <_printf_float+0x172>
 80126a6:	1cc8      	adds	r0, r1, #3
 80126a8:	db02      	blt.n	80126b0 <_printf_float+0x128>
 80126aa:	6863      	ldr	r3, [r4, #4]
 80126ac:	4299      	cmp	r1, r3
 80126ae:	dd41      	ble.n	8012734 <_printf_float+0x1ac>
 80126b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80126b4:	fa5f fa8a 	uxtb.w	sl, sl
 80126b8:	3901      	subs	r1, #1
 80126ba:	4652      	mov	r2, sl
 80126bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80126c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80126c2:	f7ff ff26 	bl	8012512 <__exponent>
 80126c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80126c8:	1813      	adds	r3, r2, r0
 80126ca:	2a01      	cmp	r2, #1
 80126cc:	4681      	mov	r9, r0
 80126ce:	6123      	str	r3, [r4, #16]
 80126d0:	dc02      	bgt.n	80126d8 <_printf_float+0x150>
 80126d2:	6822      	ldr	r2, [r4, #0]
 80126d4:	07d2      	lsls	r2, r2, #31
 80126d6:	d501      	bpl.n	80126dc <_printf_float+0x154>
 80126d8:	3301      	adds	r3, #1
 80126da:	6123      	str	r3, [r4, #16]
 80126dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d0a2      	beq.n	801262a <_printf_float+0xa2>
 80126e4:	232d      	movs	r3, #45	@ 0x2d
 80126e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80126ea:	e79e      	b.n	801262a <_printf_float+0xa2>
 80126ec:	9a06      	ldr	r2, [sp, #24]
 80126ee:	2a47      	cmp	r2, #71	@ 0x47
 80126f0:	d1c2      	bne.n	8012678 <_printf_float+0xf0>
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d1c0      	bne.n	8012678 <_printf_float+0xf0>
 80126f6:	2301      	movs	r3, #1
 80126f8:	e7bd      	b.n	8012676 <_printf_float+0xee>
 80126fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80126fe:	d9db      	bls.n	80126b8 <_printf_float+0x130>
 8012700:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012704:	d118      	bne.n	8012738 <_printf_float+0x1b0>
 8012706:	2900      	cmp	r1, #0
 8012708:	6863      	ldr	r3, [r4, #4]
 801270a:	dd0b      	ble.n	8012724 <_printf_float+0x19c>
 801270c:	6121      	str	r1, [r4, #16]
 801270e:	b913      	cbnz	r3, 8012716 <_printf_float+0x18e>
 8012710:	6822      	ldr	r2, [r4, #0]
 8012712:	07d0      	lsls	r0, r2, #31
 8012714:	d502      	bpl.n	801271c <_printf_float+0x194>
 8012716:	3301      	adds	r3, #1
 8012718:	440b      	add	r3, r1
 801271a:	6123      	str	r3, [r4, #16]
 801271c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801271e:	f04f 0900 	mov.w	r9, #0
 8012722:	e7db      	b.n	80126dc <_printf_float+0x154>
 8012724:	b913      	cbnz	r3, 801272c <_printf_float+0x1a4>
 8012726:	6822      	ldr	r2, [r4, #0]
 8012728:	07d2      	lsls	r2, r2, #31
 801272a:	d501      	bpl.n	8012730 <_printf_float+0x1a8>
 801272c:	3302      	adds	r3, #2
 801272e:	e7f4      	b.n	801271a <_printf_float+0x192>
 8012730:	2301      	movs	r3, #1
 8012732:	e7f2      	b.n	801271a <_printf_float+0x192>
 8012734:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801273a:	4299      	cmp	r1, r3
 801273c:	db05      	blt.n	801274a <_printf_float+0x1c2>
 801273e:	6823      	ldr	r3, [r4, #0]
 8012740:	6121      	str	r1, [r4, #16]
 8012742:	07d8      	lsls	r0, r3, #31
 8012744:	d5ea      	bpl.n	801271c <_printf_float+0x194>
 8012746:	1c4b      	adds	r3, r1, #1
 8012748:	e7e7      	b.n	801271a <_printf_float+0x192>
 801274a:	2900      	cmp	r1, #0
 801274c:	bfd4      	ite	le
 801274e:	f1c1 0202 	rsble	r2, r1, #2
 8012752:	2201      	movgt	r2, #1
 8012754:	4413      	add	r3, r2
 8012756:	e7e0      	b.n	801271a <_printf_float+0x192>
 8012758:	6823      	ldr	r3, [r4, #0]
 801275a:	055a      	lsls	r2, r3, #21
 801275c:	d407      	bmi.n	801276e <_printf_float+0x1e6>
 801275e:	6923      	ldr	r3, [r4, #16]
 8012760:	4642      	mov	r2, r8
 8012762:	4631      	mov	r1, r6
 8012764:	4628      	mov	r0, r5
 8012766:	47b8      	blx	r7
 8012768:	3001      	adds	r0, #1
 801276a:	d12b      	bne.n	80127c4 <_printf_float+0x23c>
 801276c:	e767      	b.n	801263e <_printf_float+0xb6>
 801276e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012772:	f240 80dd 	bls.w	8012930 <_printf_float+0x3a8>
 8012776:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801277a:	2200      	movs	r2, #0
 801277c:	2300      	movs	r3, #0
 801277e:	f7ee f9cb 	bl	8000b18 <__aeabi_dcmpeq>
 8012782:	2800      	cmp	r0, #0
 8012784:	d033      	beq.n	80127ee <_printf_float+0x266>
 8012786:	4a37      	ldr	r2, [pc, #220]	@ (8012864 <_printf_float+0x2dc>)
 8012788:	2301      	movs	r3, #1
 801278a:	4631      	mov	r1, r6
 801278c:	4628      	mov	r0, r5
 801278e:	47b8      	blx	r7
 8012790:	3001      	adds	r0, #1
 8012792:	f43f af54 	beq.w	801263e <_printf_float+0xb6>
 8012796:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801279a:	4543      	cmp	r3, r8
 801279c:	db02      	blt.n	80127a4 <_printf_float+0x21c>
 801279e:	6823      	ldr	r3, [r4, #0]
 80127a0:	07d8      	lsls	r0, r3, #31
 80127a2:	d50f      	bpl.n	80127c4 <_printf_float+0x23c>
 80127a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127a8:	4631      	mov	r1, r6
 80127aa:	4628      	mov	r0, r5
 80127ac:	47b8      	blx	r7
 80127ae:	3001      	adds	r0, #1
 80127b0:	f43f af45 	beq.w	801263e <_printf_float+0xb6>
 80127b4:	f04f 0900 	mov.w	r9, #0
 80127b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80127bc:	f104 0a1a 	add.w	sl, r4, #26
 80127c0:	45c8      	cmp	r8, r9
 80127c2:	dc09      	bgt.n	80127d8 <_printf_float+0x250>
 80127c4:	6823      	ldr	r3, [r4, #0]
 80127c6:	079b      	lsls	r3, r3, #30
 80127c8:	f100 8103 	bmi.w	80129d2 <_printf_float+0x44a>
 80127cc:	68e0      	ldr	r0, [r4, #12]
 80127ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80127d0:	4298      	cmp	r0, r3
 80127d2:	bfb8      	it	lt
 80127d4:	4618      	movlt	r0, r3
 80127d6:	e734      	b.n	8012642 <_printf_float+0xba>
 80127d8:	2301      	movs	r3, #1
 80127da:	4652      	mov	r2, sl
 80127dc:	4631      	mov	r1, r6
 80127de:	4628      	mov	r0, r5
 80127e0:	47b8      	blx	r7
 80127e2:	3001      	adds	r0, #1
 80127e4:	f43f af2b 	beq.w	801263e <_printf_float+0xb6>
 80127e8:	f109 0901 	add.w	r9, r9, #1
 80127ec:	e7e8      	b.n	80127c0 <_printf_float+0x238>
 80127ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	dc39      	bgt.n	8012868 <_printf_float+0x2e0>
 80127f4:	4a1b      	ldr	r2, [pc, #108]	@ (8012864 <_printf_float+0x2dc>)
 80127f6:	2301      	movs	r3, #1
 80127f8:	4631      	mov	r1, r6
 80127fa:	4628      	mov	r0, r5
 80127fc:	47b8      	blx	r7
 80127fe:	3001      	adds	r0, #1
 8012800:	f43f af1d 	beq.w	801263e <_printf_float+0xb6>
 8012804:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012808:	ea59 0303 	orrs.w	r3, r9, r3
 801280c:	d102      	bne.n	8012814 <_printf_float+0x28c>
 801280e:	6823      	ldr	r3, [r4, #0]
 8012810:	07d9      	lsls	r1, r3, #31
 8012812:	d5d7      	bpl.n	80127c4 <_printf_float+0x23c>
 8012814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012818:	4631      	mov	r1, r6
 801281a:	4628      	mov	r0, r5
 801281c:	47b8      	blx	r7
 801281e:	3001      	adds	r0, #1
 8012820:	f43f af0d 	beq.w	801263e <_printf_float+0xb6>
 8012824:	f04f 0a00 	mov.w	sl, #0
 8012828:	f104 0b1a 	add.w	fp, r4, #26
 801282c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801282e:	425b      	negs	r3, r3
 8012830:	4553      	cmp	r3, sl
 8012832:	dc01      	bgt.n	8012838 <_printf_float+0x2b0>
 8012834:	464b      	mov	r3, r9
 8012836:	e793      	b.n	8012760 <_printf_float+0x1d8>
 8012838:	2301      	movs	r3, #1
 801283a:	465a      	mov	r2, fp
 801283c:	4631      	mov	r1, r6
 801283e:	4628      	mov	r0, r5
 8012840:	47b8      	blx	r7
 8012842:	3001      	adds	r0, #1
 8012844:	f43f aefb 	beq.w	801263e <_printf_float+0xb6>
 8012848:	f10a 0a01 	add.w	sl, sl, #1
 801284c:	e7ee      	b.n	801282c <_printf_float+0x2a4>
 801284e:	bf00      	nop
 8012850:	7fefffff 	.word	0x7fefffff
 8012854:	08017688 	.word	0x08017688
 8012858:	08017684 	.word	0x08017684
 801285c:	08017690 	.word	0x08017690
 8012860:	0801768c 	.word	0x0801768c
 8012864:	08017694 	.word	0x08017694
 8012868:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801286a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801286e:	4553      	cmp	r3, sl
 8012870:	bfa8      	it	ge
 8012872:	4653      	movge	r3, sl
 8012874:	2b00      	cmp	r3, #0
 8012876:	4699      	mov	r9, r3
 8012878:	dc36      	bgt.n	80128e8 <_printf_float+0x360>
 801287a:	f04f 0b00 	mov.w	fp, #0
 801287e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012882:	f104 021a 	add.w	r2, r4, #26
 8012886:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012888:	9306      	str	r3, [sp, #24]
 801288a:	eba3 0309 	sub.w	r3, r3, r9
 801288e:	455b      	cmp	r3, fp
 8012890:	dc31      	bgt.n	80128f6 <_printf_float+0x36e>
 8012892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012894:	459a      	cmp	sl, r3
 8012896:	dc3a      	bgt.n	801290e <_printf_float+0x386>
 8012898:	6823      	ldr	r3, [r4, #0]
 801289a:	07da      	lsls	r2, r3, #31
 801289c:	d437      	bmi.n	801290e <_printf_float+0x386>
 801289e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128a0:	ebaa 0903 	sub.w	r9, sl, r3
 80128a4:	9b06      	ldr	r3, [sp, #24]
 80128a6:	ebaa 0303 	sub.w	r3, sl, r3
 80128aa:	4599      	cmp	r9, r3
 80128ac:	bfa8      	it	ge
 80128ae:	4699      	movge	r9, r3
 80128b0:	f1b9 0f00 	cmp.w	r9, #0
 80128b4:	dc33      	bgt.n	801291e <_printf_float+0x396>
 80128b6:	f04f 0800 	mov.w	r8, #0
 80128ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80128be:	f104 0b1a 	add.w	fp, r4, #26
 80128c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128c4:	ebaa 0303 	sub.w	r3, sl, r3
 80128c8:	eba3 0309 	sub.w	r3, r3, r9
 80128cc:	4543      	cmp	r3, r8
 80128ce:	f77f af79 	ble.w	80127c4 <_printf_float+0x23c>
 80128d2:	2301      	movs	r3, #1
 80128d4:	465a      	mov	r2, fp
 80128d6:	4631      	mov	r1, r6
 80128d8:	4628      	mov	r0, r5
 80128da:	47b8      	blx	r7
 80128dc:	3001      	adds	r0, #1
 80128de:	f43f aeae 	beq.w	801263e <_printf_float+0xb6>
 80128e2:	f108 0801 	add.w	r8, r8, #1
 80128e6:	e7ec      	b.n	80128c2 <_printf_float+0x33a>
 80128e8:	4642      	mov	r2, r8
 80128ea:	4631      	mov	r1, r6
 80128ec:	4628      	mov	r0, r5
 80128ee:	47b8      	blx	r7
 80128f0:	3001      	adds	r0, #1
 80128f2:	d1c2      	bne.n	801287a <_printf_float+0x2f2>
 80128f4:	e6a3      	b.n	801263e <_printf_float+0xb6>
 80128f6:	2301      	movs	r3, #1
 80128f8:	4631      	mov	r1, r6
 80128fa:	4628      	mov	r0, r5
 80128fc:	9206      	str	r2, [sp, #24]
 80128fe:	47b8      	blx	r7
 8012900:	3001      	adds	r0, #1
 8012902:	f43f ae9c 	beq.w	801263e <_printf_float+0xb6>
 8012906:	9a06      	ldr	r2, [sp, #24]
 8012908:	f10b 0b01 	add.w	fp, fp, #1
 801290c:	e7bb      	b.n	8012886 <_printf_float+0x2fe>
 801290e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012912:	4631      	mov	r1, r6
 8012914:	4628      	mov	r0, r5
 8012916:	47b8      	blx	r7
 8012918:	3001      	adds	r0, #1
 801291a:	d1c0      	bne.n	801289e <_printf_float+0x316>
 801291c:	e68f      	b.n	801263e <_printf_float+0xb6>
 801291e:	9a06      	ldr	r2, [sp, #24]
 8012920:	464b      	mov	r3, r9
 8012922:	4442      	add	r2, r8
 8012924:	4631      	mov	r1, r6
 8012926:	4628      	mov	r0, r5
 8012928:	47b8      	blx	r7
 801292a:	3001      	adds	r0, #1
 801292c:	d1c3      	bne.n	80128b6 <_printf_float+0x32e>
 801292e:	e686      	b.n	801263e <_printf_float+0xb6>
 8012930:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012934:	f1ba 0f01 	cmp.w	sl, #1
 8012938:	dc01      	bgt.n	801293e <_printf_float+0x3b6>
 801293a:	07db      	lsls	r3, r3, #31
 801293c:	d536      	bpl.n	80129ac <_printf_float+0x424>
 801293e:	2301      	movs	r3, #1
 8012940:	4642      	mov	r2, r8
 8012942:	4631      	mov	r1, r6
 8012944:	4628      	mov	r0, r5
 8012946:	47b8      	blx	r7
 8012948:	3001      	adds	r0, #1
 801294a:	f43f ae78 	beq.w	801263e <_printf_float+0xb6>
 801294e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012952:	4631      	mov	r1, r6
 8012954:	4628      	mov	r0, r5
 8012956:	47b8      	blx	r7
 8012958:	3001      	adds	r0, #1
 801295a:	f43f ae70 	beq.w	801263e <_printf_float+0xb6>
 801295e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012962:	2200      	movs	r2, #0
 8012964:	2300      	movs	r3, #0
 8012966:	f10a 3aff 	add.w	sl, sl, #4294967295
 801296a:	f7ee f8d5 	bl	8000b18 <__aeabi_dcmpeq>
 801296e:	b9c0      	cbnz	r0, 80129a2 <_printf_float+0x41a>
 8012970:	4653      	mov	r3, sl
 8012972:	f108 0201 	add.w	r2, r8, #1
 8012976:	4631      	mov	r1, r6
 8012978:	4628      	mov	r0, r5
 801297a:	47b8      	blx	r7
 801297c:	3001      	adds	r0, #1
 801297e:	d10c      	bne.n	801299a <_printf_float+0x412>
 8012980:	e65d      	b.n	801263e <_printf_float+0xb6>
 8012982:	2301      	movs	r3, #1
 8012984:	465a      	mov	r2, fp
 8012986:	4631      	mov	r1, r6
 8012988:	4628      	mov	r0, r5
 801298a:	47b8      	blx	r7
 801298c:	3001      	adds	r0, #1
 801298e:	f43f ae56 	beq.w	801263e <_printf_float+0xb6>
 8012992:	f108 0801 	add.w	r8, r8, #1
 8012996:	45d0      	cmp	r8, sl
 8012998:	dbf3      	blt.n	8012982 <_printf_float+0x3fa>
 801299a:	464b      	mov	r3, r9
 801299c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80129a0:	e6df      	b.n	8012762 <_printf_float+0x1da>
 80129a2:	f04f 0800 	mov.w	r8, #0
 80129a6:	f104 0b1a 	add.w	fp, r4, #26
 80129aa:	e7f4      	b.n	8012996 <_printf_float+0x40e>
 80129ac:	2301      	movs	r3, #1
 80129ae:	4642      	mov	r2, r8
 80129b0:	e7e1      	b.n	8012976 <_printf_float+0x3ee>
 80129b2:	2301      	movs	r3, #1
 80129b4:	464a      	mov	r2, r9
 80129b6:	4631      	mov	r1, r6
 80129b8:	4628      	mov	r0, r5
 80129ba:	47b8      	blx	r7
 80129bc:	3001      	adds	r0, #1
 80129be:	f43f ae3e 	beq.w	801263e <_printf_float+0xb6>
 80129c2:	f108 0801 	add.w	r8, r8, #1
 80129c6:	68e3      	ldr	r3, [r4, #12]
 80129c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80129ca:	1a5b      	subs	r3, r3, r1
 80129cc:	4543      	cmp	r3, r8
 80129ce:	dcf0      	bgt.n	80129b2 <_printf_float+0x42a>
 80129d0:	e6fc      	b.n	80127cc <_printf_float+0x244>
 80129d2:	f04f 0800 	mov.w	r8, #0
 80129d6:	f104 0919 	add.w	r9, r4, #25
 80129da:	e7f4      	b.n	80129c6 <_printf_float+0x43e>

080129dc <_printf_common>:
 80129dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129e0:	4616      	mov	r6, r2
 80129e2:	4698      	mov	r8, r3
 80129e4:	688a      	ldr	r2, [r1, #8]
 80129e6:	690b      	ldr	r3, [r1, #16]
 80129e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80129ec:	4293      	cmp	r3, r2
 80129ee:	bfb8      	it	lt
 80129f0:	4613      	movlt	r3, r2
 80129f2:	6033      	str	r3, [r6, #0]
 80129f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80129f8:	4607      	mov	r7, r0
 80129fa:	460c      	mov	r4, r1
 80129fc:	b10a      	cbz	r2, 8012a02 <_printf_common+0x26>
 80129fe:	3301      	adds	r3, #1
 8012a00:	6033      	str	r3, [r6, #0]
 8012a02:	6823      	ldr	r3, [r4, #0]
 8012a04:	0699      	lsls	r1, r3, #26
 8012a06:	bf42      	ittt	mi
 8012a08:	6833      	ldrmi	r3, [r6, #0]
 8012a0a:	3302      	addmi	r3, #2
 8012a0c:	6033      	strmi	r3, [r6, #0]
 8012a0e:	6825      	ldr	r5, [r4, #0]
 8012a10:	f015 0506 	ands.w	r5, r5, #6
 8012a14:	d106      	bne.n	8012a24 <_printf_common+0x48>
 8012a16:	f104 0a19 	add.w	sl, r4, #25
 8012a1a:	68e3      	ldr	r3, [r4, #12]
 8012a1c:	6832      	ldr	r2, [r6, #0]
 8012a1e:	1a9b      	subs	r3, r3, r2
 8012a20:	42ab      	cmp	r3, r5
 8012a22:	dc26      	bgt.n	8012a72 <_printf_common+0x96>
 8012a24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012a28:	6822      	ldr	r2, [r4, #0]
 8012a2a:	3b00      	subs	r3, #0
 8012a2c:	bf18      	it	ne
 8012a2e:	2301      	movne	r3, #1
 8012a30:	0692      	lsls	r2, r2, #26
 8012a32:	d42b      	bmi.n	8012a8c <_printf_common+0xb0>
 8012a34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012a38:	4641      	mov	r1, r8
 8012a3a:	4638      	mov	r0, r7
 8012a3c:	47c8      	blx	r9
 8012a3e:	3001      	adds	r0, #1
 8012a40:	d01e      	beq.n	8012a80 <_printf_common+0xa4>
 8012a42:	6823      	ldr	r3, [r4, #0]
 8012a44:	6922      	ldr	r2, [r4, #16]
 8012a46:	f003 0306 	and.w	r3, r3, #6
 8012a4a:	2b04      	cmp	r3, #4
 8012a4c:	bf02      	ittt	eq
 8012a4e:	68e5      	ldreq	r5, [r4, #12]
 8012a50:	6833      	ldreq	r3, [r6, #0]
 8012a52:	1aed      	subeq	r5, r5, r3
 8012a54:	68a3      	ldr	r3, [r4, #8]
 8012a56:	bf0c      	ite	eq
 8012a58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012a5c:	2500      	movne	r5, #0
 8012a5e:	4293      	cmp	r3, r2
 8012a60:	bfc4      	itt	gt
 8012a62:	1a9b      	subgt	r3, r3, r2
 8012a64:	18ed      	addgt	r5, r5, r3
 8012a66:	2600      	movs	r6, #0
 8012a68:	341a      	adds	r4, #26
 8012a6a:	42b5      	cmp	r5, r6
 8012a6c:	d11a      	bne.n	8012aa4 <_printf_common+0xc8>
 8012a6e:	2000      	movs	r0, #0
 8012a70:	e008      	b.n	8012a84 <_printf_common+0xa8>
 8012a72:	2301      	movs	r3, #1
 8012a74:	4652      	mov	r2, sl
 8012a76:	4641      	mov	r1, r8
 8012a78:	4638      	mov	r0, r7
 8012a7a:	47c8      	blx	r9
 8012a7c:	3001      	adds	r0, #1
 8012a7e:	d103      	bne.n	8012a88 <_printf_common+0xac>
 8012a80:	f04f 30ff 	mov.w	r0, #4294967295
 8012a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a88:	3501      	adds	r5, #1
 8012a8a:	e7c6      	b.n	8012a1a <_printf_common+0x3e>
 8012a8c:	18e1      	adds	r1, r4, r3
 8012a8e:	1c5a      	adds	r2, r3, #1
 8012a90:	2030      	movs	r0, #48	@ 0x30
 8012a92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012a96:	4422      	add	r2, r4
 8012a98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012a9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012aa0:	3302      	adds	r3, #2
 8012aa2:	e7c7      	b.n	8012a34 <_printf_common+0x58>
 8012aa4:	2301      	movs	r3, #1
 8012aa6:	4622      	mov	r2, r4
 8012aa8:	4641      	mov	r1, r8
 8012aaa:	4638      	mov	r0, r7
 8012aac:	47c8      	blx	r9
 8012aae:	3001      	adds	r0, #1
 8012ab0:	d0e6      	beq.n	8012a80 <_printf_common+0xa4>
 8012ab2:	3601      	adds	r6, #1
 8012ab4:	e7d9      	b.n	8012a6a <_printf_common+0x8e>
	...

08012ab8 <_printf_i>:
 8012ab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012abc:	7e0f      	ldrb	r7, [r1, #24]
 8012abe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012ac0:	2f78      	cmp	r7, #120	@ 0x78
 8012ac2:	4691      	mov	r9, r2
 8012ac4:	4680      	mov	r8, r0
 8012ac6:	460c      	mov	r4, r1
 8012ac8:	469a      	mov	sl, r3
 8012aca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012ace:	d807      	bhi.n	8012ae0 <_printf_i+0x28>
 8012ad0:	2f62      	cmp	r7, #98	@ 0x62
 8012ad2:	d80a      	bhi.n	8012aea <_printf_i+0x32>
 8012ad4:	2f00      	cmp	r7, #0
 8012ad6:	f000 80d1 	beq.w	8012c7c <_printf_i+0x1c4>
 8012ada:	2f58      	cmp	r7, #88	@ 0x58
 8012adc:	f000 80b8 	beq.w	8012c50 <_printf_i+0x198>
 8012ae0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012ae4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012ae8:	e03a      	b.n	8012b60 <_printf_i+0xa8>
 8012aea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012aee:	2b15      	cmp	r3, #21
 8012af0:	d8f6      	bhi.n	8012ae0 <_printf_i+0x28>
 8012af2:	a101      	add	r1, pc, #4	@ (adr r1, 8012af8 <_printf_i+0x40>)
 8012af4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012af8:	08012b51 	.word	0x08012b51
 8012afc:	08012b65 	.word	0x08012b65
 8012b00:	08012ae1 	.word	0x08012ae1
 8012b04:	08012ae1 	.word	0x08012ae1
 8012b08:	08012ae1 	.word	0x08012ae1
 8012b0c:	08012ae1 	.word	0x08012ae1
 8012b10:	08012b65 	.word	0x08012b65
 8012b14:	08012ae1 	.word	0x08012ae1
 8012b18:	08012ae1 	.word	0x08012ae1
 8012b1c:	08012ae1 	.word	0x08012ae1
 8012b20:	08012ae1 	.word	0x08012ae1
 8012b24:	08012c63 	.word	0x08012c63
 8012b28:	08012b8f 	.word	0x08012b8f
 8012b2c:	08012c1d 	.word	0x08012c1d
 8012b30:	08012ae1 	.word	0x08012ae1
 8012b34:	08012ae1 	.word	0x08012ae1
 8012b38:	08012c85 	.word	0x08012c85
 8012b3c:	08012ae1 	.word	0x08012ae1
 8012b40:	08012b8f 	.word	0x08012b8f
 8012b44:	08012ae1 	.word	0x08012ae1
 8012b48:	08012ae1 	.word	0x08012ae1
 8012b4c:	08012c25 	.word	0x08012c25
 8012b50:	6833      	ldr	r3, [r6, #0]
 8012b52:	1d1a      	adds	r2, r3, #4
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	6032      	str	r2, [r6, #0]
 8012b58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012b5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012b60:	2301      	movs	r3, #1
 8012b62:	e09c      	b.n	8012c9e <_printf_i+0x1e6>
 8012b64:	6833      	ldr	r3, [r6, #0]
 8012b66:	6820      	ldr	r0, [r4, #0]
 8012b68:	1d19      	adds	r1, r3, #4
 8012b6a:	6031      	str	r1, [r6, #0]
 8012b6c:	0606      	lsls	r6, r0, #24
 8012b6e:	d501      	bpl.n	8012b74 <_printf_i+0xbc>
 8012b70:	681d      	ldr	r5, [r3, #0]
 8012b72:	e003      	b.n	8012b7c <_printf_i+0xc4>
 8012b74:	0645      	lsls	r5, r0, #25
 8012b76:	d5fb      	bpl.n	8012b70 <_printf_i+0xb8>
 8012b78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012b7c:	2d00      	cmp	r5, #0
 8012b7e:	da03      	bge.n	8012b88 <_printf_i+0xd0>
 8012b80:	232d      	movs	r3, #45	@ 0x2d
 8012b82:	426d      	negs	r5, r5
 8012b84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012b88:	4858      	ldr	r0, [pc, #352]	@ (8012cec <_printf_i+0x234>)
 8012b8a:	230a      	movs	r3, #10
 8012b8c:	e011      	b.n	8012bb2 <_printf_i+0xfa>
 8012b8e:	6821      	ldr	r1, [r4, #0]
 8012b90:	6833      	ldr	r3, [r6, #0]
 8012b92:	0608      	lsls	r0, r1, #24
 8012b94:	f853 5b04 	ldr.w	r5, [r3], #4
 8012b98:	d402      	bmi.n	8012ba0 <_printf_i+0xe8>
 8012b9a:	0649      	lsls	r1, r1, #25
 8012b9c:	bf48      	it	mi
 8012b9e:	b2ad      	uxthmi	r5, r5
 8012ba0:	2f6f      	cmp	r7, #111	@ 0x6f
 8012ba2:	4852      	ldr	r0, [pc, #328]	@ (8012cec <_printf_i+0x234>)
 8012ba4:	6033      	str	r3, [r6, #0]
 8012ba6:	bf14      	ite	ne
 8012ba8:	230a      	movne	r3, #10
 8012baa:	2308      	moveq	r3, #8
 8012bac:	2100      	movs	r1, #0
 8012bae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012bb2:	6866      	ldr	r6, [r4, #4]
 8012bb4:	60a6      	str	r6, [r4, #8]
 8012bb6:	2e00      	cmp	r6, #0
 8012bb8:	db05      	blt.n	8012bc6 <_printf_i+0x10e>
 8012bba:	6821      	ldr	r1, [r4, #0]
 8012bbc:	432e      	orrs	r6, r5
 8012bbe:	f021 0104 	bic.w	r1, r1, #4
 8012bc2:	6021      	str	r1, [r4, #0]
 8012bc4:	d04b      	beq.n	8012c5e <_printf_i+0x1a6>
 8012bc6:	4616      	mov	r6, r2
 8012bc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8012bcc:	fb03 5711 	mls	r7, r3, r1, r5
 8012bd0:	5dc7      	ldrb	r7, [r0, r7]
 8012bd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012bd6:	462f      	mov	r7, r5
 8012bd8:	42bb      	cmp	r3, r7
 8012bda:	460d      	mov	r5, r1
 8012bdc:	d9f4      	bls.n	8012bc8 <_printf_i+0x110>
 8012bde:	2b08      	cmp	r3, #8
 8012be0:	d10b      	bne.n	8012bfa <_printf_i+0x142>
 8012be2:	6823      	ldr	r3, [r4, #0]
 8012be4:	07df      	lsls	r7, r3, #31
 8012be6:	d508      	bpl.n	8012bfa <_printf_i+0x142>
 8012be8:	6923      	ldr	r3, [r4, #16]
 8012bea:	6861      	ldr	r1, [r4, #4]
 8012bec:	4299      	cmp	r1, r3
 8012bee:	bfde      	ittt	le
 8012bf0:	2330      	movle	r3, #48	@ 0x30
 8012bf2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012bf6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012bfa:	1b92      	subs	r2, r2, r6
 8012bfc:	6122      	str	r2, [r4, #16]
 8012bfe:	f8cd a000 	str.w	sl, [sp]
 8012c02:	464b      	mov	r3, r9
 8012c04:	aa03      	add	r2, sp, #12
 8012c06:	4621      	mov	r1, r4
 8012c08:	4640      	mov	r0, r8
 8012c0a:	f7ff fee7 	bl	80129dc <_printf_common>
 8012c0e:	3001      	adds	r0, #1
 8012c10:	d14a      	bne.n	8012ca8 <_printf_i+0x1f0>
 8012c12:	f04f 30ff 	mov.w	r0, #4294967295
 8012c16:	b004      	add	sp, #16
 8012c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c1c:	6823      	ldr	r3, [r4, #0]
 8012c1e:	f043 0320 	orr.w	r3, r3, #32
 8012c22:	6023      	str	r3, [r4, #0]
 8012c24:	4832      	ldr	r0, [pc, #200]	@ (8012cf0 <_printf_i+0x238>)
 8012c26:	2778      	movs	r7, #120	@ 0x78
 8012c28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012c2c:	6823      	ldr	r3, [r4, #0]
 8012c2e:	6831      	ldr	r1, [r6, #0]
 8012c30:	061f      	lsls	r7, r3, #24
 8012c32:	f851 5b04 	ldr.w	r5, [r1], #4
 8012c36:	d402      	bmi.n	8012c3e <_printf_i+0x186>
 8012c38:	065f      	lsls	r7, r3, #25
 8012c3a:	bf48      	it	mi
 8012c3c:	b2ad      	uxthmi	r5, r5
 8012c3e:	6031      	str	r1, [r6, #0]
 8012c40:	07d9      	lsls	r1, r3, #31
 8012c42:	bf44      	itt	mi
 8012c44:	f043 0320 	orrmi.w	r3, r3, #32
 8012c48:	6023      	strmi	r3, [r4, #0]
 8012c4a:	b11d      	cbz	r5, 8012c54 <_printf_i+0x19c>
 8012c4c:	2310      	movs	r3, #16
 8012c4e:	e7ad      	b.n	8012bac <_printf_i+0xf4>
 8012c50:	4826      	ldr	r0, [pc, #152]	@ (8012cec <_printf_i+0x234>)
 8012c52:	e7e9      	b.n	8012c28 <_printf_i+0x170>
 8012c54:	6823      	ldr	r3, [r4, #0]
 8012c56:	f023 0320 	bic.w	r3, r3, #32
 8012c5a:	6023      	str	r3, [r4, #0]
 8012c5c:	e7f6      	b.n	8012c4c <_printf_i+0x194>
 8012c5e:	4616      	mov	r6, r2
 8012c60:	e7bd      	b.n	8012bde <_printf_i+0x126>
 8012c62:	6833      	ldr	r3, [r6, #0]
 8012c64:	6825      	ldr	r5, [r4, #0]
 8012c66:	6961      	ldr	r1, [r4, #20]
 8012c68:	1d18      	adds	r0, r3, #4
 8012c6a:	6030      	str	r0, [r6, #0]
 8012c6c:	062e      	lsls	r6, r5, #24
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	d501      	bpl.n	8012c76 <_printf_i+0x1be>
 8012c72:	6019      	str	r1, [r3, #0]
 8012c74:	e002      	b.n	8012c7c <_printf_i+0x1c4>
 8012c76:	0668      	lsls	r0, r5, #25
 8012c78:	d5fb      	bpl.n	8012c72 <_printf_i+0x1ba>
 8012c7a:	8019      	strh	r1, [r3, #0]
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	6123      	str	r3, [r4, #16]
 8012c80:	4616      	mov	r6, r2
 8012c82:	e7bc      	b.n	8012bfe <_printf_i+0x146>
 8012c84:	6833      	ldr	r3, [r6, #0]
 8012c86:	1d1a      	adds	r2, r3, #4
 8012c88:	6032      	str	r2, [r6, #0]
 8012c8a:	681e      	ldr	r6, [r3, #0]
 8012c8c:	6862      	ldr	r2, [r4, #4]
 8012c8e:	2100      	movs	r1, #0
 8012c90:	4630      	mov	r0, r6
 8012c92:	f7ed fac5 	bl	8000220 <memchr>
 8012c96:	b108      	cbz	r0, 8012c9c <_printf_i+0x1e4>
 8012c98:	1b80      	subs	r0, r0, r6
 8012c9a:	6060      	str	r0, [r4, #4]
 8012c9c:	6863      	ldr	r3, [r4, #4]
 8012c9e:	6123      	str	r3, [r4, #16]
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ca6:	e7aa      	b.n	8012bfe <_printf_i+0x146>
 8012ca8:	6923      	ldr	r3, [r4, #16]
 8012caa:	4632      	mov	r2, r6
 8012cac:	4649      	mov	r1, r9
 8012cae:	4640      	mov	r0, r8
 8012cb0:	47d0      	blx	sl
 8012cb2:	3001      	adds	r0, #1
 8012cb4:	d0ad      	beq.n	8012c12 <_printf_i+0x15a>
 8012cb6:	6823      	ldr	r3, [r4, #0]
 8012cb8:	079b      	lsls	r3, r3, #30
 8012cba:	d413      	bmi.n	8012ce4 <_printf_i+0x22c>
 8012cbc:	68e0      	ldr	r0, [r4, #12]
 8012cbe:	9b03      	ldr	r3, [sp, #12]
 8012cc0:	4298      	cmp	r0, r3
 8012cc2:	bfb8      	it	lt
 8012cc4:	4618      	movlt	r0, r3
 8012cc6:	e7a6      	b.n	8012c16 <_printf_i+0x15e>
 8012cc8:	2301      	movs	r3, #1
 8012cca:	4632      	mov	r2, r6
 8012ccc:	4649      	mov	r1, r9
 8012cce:	4640      	mov	r0, r8
 8012cd0:	47d0      	blx	sl
 8012cd2:	3001      	adds	r0, #1
 8012cd4:	d09d      	beq.n	8012c12 <_printf_i+0x15a>
 8012cd6:	3501      	adds	r5, #1
 8012cd8:	68e3      	ldr	r3, [r4, #12]
 8012cda:	9903      	ldr	r1, [sp, #12]
 8012cdc:	1a5b      	subs	r3, r3, r1
 8012cde:	42ab      	cmp	r3, r5
 8012ce0:	dcf2      	bgt.n	8012cc8 <_printf_i+0x210>
 8012ce2:	e7eb      	b.n	8012cbc <_printf_i+0x204>
 8012ce4:	2500      	movs	r5, #0
 8012ce6:	f104 0619 	add.w	r6, r4, #25
 8012cea:	e7f5      	b.n	8012cd8 <_printf_i+0x220>
 8012cec:	08017696 	.word	0x08017696
 8012cf0:	080176a7 	.word	0x080176a7

08012cf4 <_scanf_float>:
 8012cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cf8:	b087      	sub	sp, #28
 8012cfa:	4691      	mov	r9, r2
 8012cfc:	9303      	str	r3, [sp, #12]
 8012cfe:	688b      	ldr	r3, [r1, #8]
 8012d00:	1e5a      	subs	r2, r3, #1
 8012d02:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012d06:	bf81      	itttt	hi
 8012d08:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012d0c:	eb03 0b05 	addhi.w	fp, r3, r5
 8012d10:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012d14:	608b      	strhi	r3, [r1, #8]
 8012d16:	680b      	ldr	r3, [r1, #0]
 8012d18:	460a      	mov	r2, r1
 8012d1a:	f04f 0500 	mov.w	r5, #0
 8012d1e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8012d22:	f842 3b1c 	str.w	r3, [r2], #28
 8012d26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8012d2a:	4680      	mov	r8, r0
 8012d2c:	460c      	mov	r4, r1
 8012d2e:	bf98      	it	ls
 8012d30:	f04f 0b00 	movls.w	fp, #0
 8012d34:	9201      	str	r2, [sp, #4]
 8012d36:	4616      	mov	r6, r2
 8012d38:	46aa      	mov	sl, r5
 8012d3a:	462f      	mov	r7, r5
 8012d3c:	9502      	str	r5, [sp, #8]
 8012d3e:	68a2      	ldr	r2, [r4, #8]
 8012d40:	b15a      	cbz	r2, 8012d5a <_scanf_float+0x66>
 8012d42:	f8d9 3000 	ldr.w	r3, [r9]
 8012d46:	781b      	ldrb	r3, [r3, #0]
 8012d48:	2b4e      	cmp	r3, #78	@ 0x4e
 8012d4a:	d863      	bhi.n	8012e14 <_scanf_float+0x120>
 8012d4c:	2b40      	cmp	r3, #64	@ 0x40
 8012d4e:	d83b      	bhi.n	8012dc8 <_scanf_float+0xd4>
 8012d50:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8012d54:	b2c8      	uxtb	r0, r1
 8012d56:	280e      	cmp	r0, #14
 8012d58:	d939      	bls.n	8012dce <_scanf_float+0xda>
 8012d5a:	b11f      	cbz	r7, 8012d64 <_scanf_float+0x70>
 8012d5c:	6823      	ldr	r3, [r4, #0]
 8012d5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012d62:	6023      	str	r3, [r4, #0]
 8012d64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012d68:	f1ba 0f01 	cmp.w	sl, #1
 8012d6c:	f200 8114 	bhi.w	8012f98 <_scanf_float+0x2a4>
 8012d70:	9b01      	ldr	r3, [sp, #4]
 8012d72:	429e      	cmp	r6, r3
 8012d74:	f200 8105 	bhi.w	8012f82 <_scanf_float+0x28e>
 8012d78:	2001      	movs	r0, #1
 8012d7a:	b007      	add	sp, #28
 8012d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d80:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8012d84:	2a0d      	cmp	r2, #13
 8012d86:	d8e8      	bhi.n	8012d5a <_scanf_float+0x66>
 8012d88:	a101      	add	r1, pc, #4	@ (adr r1, 8012d90 <_scanf_float+0x9c>)
 8012d8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012d8e:	bf00      	nop
 8012d90:	08012ed9 	.word	0x08012ed9
 8012d94:	08012d5b 	.word	0x08012d5b
 8012d98:	08012d5b 	.word	0x08012d5b
 8012d9c:	08012d5b 	.word	0x08012d5b
 8012da0:	08012f35 	.word	0x08012f35
 8012da4:	08012f0f 	.word	0x08012f0f
 8012da8:	08012d5b 	.word	0x08012d5b
 8012dac:	08012d5b 	.word	0x08012d5b
 8012db0:	08012ee7 	.word	0x08012ee7
 8012db4:	08012d5b 	.word	0x08012d5b
 8012db8:	08012d5b 	.word	0x08012d5b
 8012dbc:	08012d5b 	.word	0x08012d5b
 8012dc0:	08012d5b 	.word	0x08012d5b
 8012dc4:	08012ea3 	.word	0x08012ea3
 8012dc8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8012dcc:	e7da      	b.n	8012d84 <_scanf_float+0x90>
 8012dce:	290e      	cmp	r1, #14
 8012dd0:	d8c3      	bhi.n	8012d5a <_scanf_float+0x66>
 8012dd2:	a001      	add	r0, pc, #4	@ (adr r0, 8012dd8 <_scanf_float+0xe4>)
 8012dd4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012dd8:	08012e93 	.word	0x08012e93
 8012ddc:	08012d5b 	.word	0x08012d5b
 8012de0:	08012e93 	.word	0x08012e93
 8012de4:	08012f23 	.word	0x08012f23
 8012de8:	08012d5b 	.word	0x08012d5b
 8012dec:	08012e35 	.word	0x08012e35
 8012df0:	08012e79 	.word	0x08012e79
 8012df4:	08012e79 	.word	0x08012e79
 8012df8:	08012e79 	.word	0x08012e79
 8012dfc:	08012e79 	.word	0x08012e79
 8012e00:	08012e79 	.word	0x08012e79
 8012e04:	08012e79 	.word	0x08012e79
 8012e08:	08012e79 	.word	0x08012e79
 8012e0c:	08012e79 	.word	0x08012e79
 8012e10:	08012e79 	.word	0x08012e79
 8012e14:	2b6e      	cmp	r3, #110	@ 0x6e
 8012e16:	d809      	bhi.n	8012e2c <_scanf_float+0x138>
 8012e18:	2b60      	cmp	r3, #96	@ 0x60
 8012e1a:	d8b1      	bhi.n	8012d80 <_scanf_float+0x8c>
 8012e1c:	2b54      	cmp	r3, #84	@ 0x54
 8012e1e:	d07b      	beq.n	8012f18 <_scanf_float+0x224>
 8012e20:	2b59      	cmp	r3, #89	@ 0x59
 8012e22:	d19a      	bne.n	8012d5a <_scanf_float+0x66>
 8012e24:	2d07      	cmp	r5, #7
 8012e26:	d198      	bne.n	8012d5a <_scanf_float+0x66>
 8012e28:	2508      	movs	r5, #8
 8012e2a:	e02f      	b.n	8012e8c <_scanf_float+0x198>
 8012e2c:	2b74      	cmp	r3, #116	@ 0x74
 8012e2e:	d073      	beq.n	8012f18 <_scanf_float+0x224>
 8012e30:	2b79      	cmp	r3, #121	@ 0x79
 8012e32:	e7f6      	b.n	8012e22 <_scanf_float+0x12e>
 8012e34:	6821      	ldr	r1, [r4, #0]
 8012e36:	05c8      	lsls	r0, r1, #23
 8012e38:	d51e      	bpl.n	8012e78 <_scanf_float+0x184>
 8012e3a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8012e3e:	6021      	str	r1, [r4, #0]
 8012e40:	3701      	adds	r7, #1
 8012e42:	f1bb 0f00 	cmp.w	fp, #0
 8012e46:	d003      	beq.n	8012e50 <_scanf_float+0x15c>
 8012e48:	3201      	adds	r2, #1
 8012e4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012e4e:	60a2      	str	r2, [r4, #8]
 8012e50:	68a3      	ldr	r3, [r4, #8]
 8012e52:	3b01      	subs	r3, #1
 8012e54:	60a3      	str	r3, [r4, #8]
 8012e56:	6923      	ldr	r3, [r4, #16]
 8012e58:	3301      	adds	r3, #1
 8012e5a:	6123      	str	r3, [r4, #16]
 8012e5c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8012e60:	3b01      	subs	r3, #1
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	f8c9 3004 	str.w	r3, [r9, #4]
 8012e68:	f340 8082 	ble.w	8012f70 <_scanf_float+0x27c>
 8012e6c:	f8d9 3000 	ldr.w	r3, [r9]
 8012e70:	3301      	adds	r3, #1
 8012e72:	f8c9 3000 	str.w	r3, [r9]
 8012e76:	e762      	b.n	8012d3e <_scanf_float+0x4a>
 8012e78:	eb1a 0105 	adds.w	r1, sl, r5
 8012e7c:	f47f af6d 	bne.w	8012d5a <_scanf_float+0x66>
 8012e80:	6822      	ldr	r2, [r4, #0]
 8012e82:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012e86:	6022      	str	r2, [r4, #0]
 8012e88:	460d      	mov	r5, r1
 8012e8a:	468a      	mov	sl, r1
 8012e8c:	f806 3b01 	strb.w	r3, [r6], #1
 8012e90:	e7de      	b.n	8012e50 <_scanf_float+0x15c>
 8012e92:	6822      	ldr	r2, [r4, #0]
 8012e94:	0610      	lsls	r0, r2, #24
 8012e96:	f57f af60 	bpl.w	8012d5a <_scanf_float+0x66>
 8012e9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012e9e:	6022      	str	r2, [r4, #0]
 8012ea0:	e7f4      	b.n	8012e8c <_scanf_float+0x198>
 8012ea2:	f1ba 0f00 	cmp.w	sl, #0
 8012ea6:	d10c      	bne.n	8012ec2 <_scanf_float+0x1ce>
 8012ea8:	b977      	cbnz	r7, 8012ec8 <_scanf_float+0x1d4>
 8012eaa:	6822      	ldr	r2, [r4, #0]
 8012eac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012eb0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012eb4:	d108      	bne.n	8012ec8 <_scanf_float+0x1d4>
 8012eb6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012eba:	6022      	str	r2, [r4, #0]
 8012ebc:	f04f 0a01 	mov.w	sl, #1
 8012ec0:	e7e4      	b.n	8012e8c <_scanf_float+0x198>
 8012ec2:	f1ba 0f02 	cmp.w	sl, #2
 8012ec6:	d050      	beq.n	8012f6a <_scanf_float+0x276>
 8012ec8:	2d01      	cmp	r5, #1
 8012eca:	d002      	beq.n	8012ed2 <_scanf_float+0x1de>
 8012ecc:	2d04      	cmp	r5, #4
 8012ece:	f47f af44 	bne.w	8012d5a <_scanf_float+0x66>
 8012ed2:	3501      	adds	r5, #1
 8012ed4:	b2ed      	uxtb	r5, r5
 8012ed6:	e7d9      	b.n	8012e8c <_scanf_float+0x198>
 8012ed8:	f1ba 0f01 	cmp.w	sl, #1
 8012edc:	f47f af3d 	bne.w	8012d5a <_scanf_float+0x66>
 8012ee0:	f04f 0a02 	mov.w	sl, #2
 8012ee4:	e7d2      	b.n	8012e8c <_scanf_float+0x198>
 8012ee6:	b975      	cbnz	r5, 8012f06 <_scanf_float+0x212>
 8012ee8:	2f00      	cmp	r7, #0
 8012eea:	f47f af37 	bne.w	8012d5c <_scanf_float+0x68>
 8012eee:	6822      	ldr	r2, [r4, #0]
 8012ef0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012ef4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012ef8:	f040 8103 	bne.w	8013102 <_scanf_float+0x40e>
 8012efc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012f00:	6022      	str	r2, [r4, #0]
 8012f02:	2501      	movs	r5, #1
 8012f04:	e7c2      	b.n	8012e8c <_scanf_float+0x198>
 8012f06:	2d03      	cmp	r5, #3
 8012f08:	d0e3      	beq.n	8012ed2 <_scanf_float+0x1de>
 8012f0a:	2d05      	cmp	r5, #5
 8012f0c:	e7df      	b.n	8012ece <_scanf_float+0x1da>
 8012f0e:	2d02      	cmp	r5, #2
 8012f10:	f47f af23 	bne.w	8012d5a <_scanf_float+0x66>
 8012f14:	2503      	movs	r5, #3
 8012f16:	e7b9      	b.n	8012e8c <_scanf_float+0x198>
 8012f18:	2d06      	cmp	r5, #6
 8012f1a:	f47f af1e 	bne.w	8012d5a <_scanf_float+0x66>
 8012f1e:	2507      	movs	r5, #7
 8012f20:	e7b4      	b.n	8012e8c <_scanf_float+0x198>
 8012f22:	6822      	ldr	r2, [r4, #0]
 8012f24:	0591      	lsls	r1, r2, #22
 8012f26:	f57f af18 	bpl.w	8012d5a <_scanf_float+0x66>
 8012f2a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8012f2e:	6022      	str	r2, [r4, #0]
 8012f30:	9702      	str	r7, [sp, #8]
 8012f32:	e7ab      	b.n	8012e8c <_scanf_float+0x198>
 8012f34:	6822      	ldr	r2, [r4, #0]
 8012f36:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8012f3a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8012f3e:	d005      	beq.n	8012f4c <_scanf_float+0x258>
 8012f40:	0550      	lsls	r0, r2, #21
 8012f42:	f57f af0a 	bpl.w	8012d5a <_scanf_float+0x66>
 8012f46:	2f00      	cmp	r7, #0
 8012f48:	f000 80db 	beq.w	8013102 <_scanf_float+0x40e>
 8012f4c:	0591      	lsls	r1, r2, #22
 8012f4e:	bf58      	it	pl
 8012f50:	9902      	ldrpl	r1, [sp, #8]
 8012f52:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012f56:	bf58      	it	pl
 8012f58:	1a79      	subpl	r1, r7, r1
 8012f5a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8012f5e:	bf58      	it	pl
 8012f60:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012f64:	6022      	str	r2, [r4, #0]
 8012f66:	2700      	movs	r7, #0
 8012f68:	e790      	b.n	8012e8c <_scanf_float+0x198>
 8012f6a:	f04f 0a03 	mov.w	sl, #3
 8012f6e:	e78d      	b.n	8012e8c <_scanf_float+0x198>
 8012f70:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012f74:	4649      	mov	r1, r9
 8012f76:	4640      	mov	r0, r8
 8012f78:	4798      	blx	r3
 8012f7a:	2800      	cmp	r0, #0
 8012f7c:	f43f aedf 	beq.w	8012d3e <_scanf_float+0x4a>
 8012f80:	e6eb      	b.n	8012d5a <_scanf_float+0x66>
 8012f82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012f86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012f8a:	464a      	mov	r2, r9
 8012f8c:	4640      	mov	r0, r8
 8012f8e:	4798      	blx	r3
 8012f90:	6923      	ldr	r3, [r4, #16]
 8012f92:	3b01      	subs	r3, #1
 8012f94:	6123      	str	r3, [r4, #16]
 8012f96:	e6eb      	b.n	8012d70 <_scanf_float+0x7c>
 8012f98:	1e6b      	subs	r3, r5, #1
 8012f9a:	2b06      	cmp	r3, #6
 8012f9c:	d824      	bhi.n	8012fe8 <_scanf_float+0x2f4>
 8012f9e:	2d02      	cmp	r5, #2
 8012fa0:	d836      	bhi.n	8013010 <_scanf_float+0x31c>
 8012fa2:	9b01      	ldr	r3, [sp, #4]
 8012fa4:	429e      	cmp	r6, r3
 8012fa6:	f67f aee7 	bls.w	8012d78 <_scanf_float+0x84>
 8012faa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012fae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012fb2:	464a      	mov	r2, r9
 8012fb4:	4640      	mov	r0, r8
 8012fb6:	4798      	blx	r3
 8012fb8:	6923      	ldr	r3, [r4, #16]
 8012fba:	3b01      	subs	r3, #1
 8012fbc:	6123      	str	r3, [r4, #16]
 8012fbe:	e7f0      	b.n	8012fa2 <_scanf_float+0x2ae>
 8012fc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012fc4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012fc8:	464a      	mov	r2, r9
 8012fca:	4640      	mov	r0, r8
 8012fcc:	4798      	blx	r3
 8012fce:	6923      	ldr	r3, [r4, #16]
 8012fd0:	3b01      	subs	r3, #1
 8012fd2:	6123      	str	r3, [r4, #16]
 8012fd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012fd8:	fa5f fa8a 	uxtb.w	sl, sl
 8012fdc:	f1ba 0f02 	cmp.w	sl, #2
 8012fe0:	d1ee      	bne.n	8012fc0 <_scanf_float+0x2cc>
 8012fe2:	3d03      	subs	r5, #3
 8012fe4:	b2ed      	uxtb	r5, r5
 8012fe6:	1b76      	subs	r6, r6, r5
 8012fe8:	6823      	ldr	r3, [r4, #0]
 8012fea:	05da      	lsls	r2, r3, #23
 8012fec:	d530      	bpl.n	8013050 <_scanf_float+0x35c>
 8012fee:	055b      	lsls	r3, r3, #21
 8012ff0:	d511      	bpl.n	8013016 <_scanf_float+0x322>
 8012ff2:	9b01      	ldr	r3, [sp, #4]
 8012ff4:	429e      	cmp	r6, r3
 8012ff6:	f67f aebf 	bls.w	8012d78 <_scanf_float+0x84>
 8012ffa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012ffe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013002:	464a      	mov	r2, r9
 8013004:	4640      	mov	r0, r8
 8013006:	4798      	blx	r3
 8013008:	6923      	ldr	r3, [r4, #16]
 801300a:	3b01      	subs	r3, #1
 801300c:	6123      	str	r3, [r4, #16]
 801300e:	e7f0      	b.n	8012ff2 <_scanf_float+0x2fe>
 8013010:	46aa      	mov	sl, r5
 8013012:	46b3      	mov	fp, r6
 8013014:	e7de      	b.n	8012fd4 <_scanf_float+0x2e0>
 8013016:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801301a:	6923      	ldr	r3, [r4, #16]
 801301c:	2965      	cmp	r1, #101	@ 0x65
 801301e:	f103 33ff 	add.w	r3, r3, #4294967295
 8013022:	f106 35ff 	add.w	r5, r6, #4294967295
 8013026:	6123      	str	r3, [r4, #16]
 8013028:	d00c      	beq.n	8013044 <_scanf_float+0x350>
 801302a:	2945      	cmp	r1, #69	@ 0x45
 801302c:	d00a      	beq.n	8013044 <_scanf_float+0x350>
 801302e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013032:	464a      	mov	r2, r9
 8013034:	4640      	mov	r0, r8
 8013036:	4798      	blx	r3
 8013038:	6923      	ldr	r3, [r4, #16]
 801303a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801303e:	3b01      	subs	r3, #1
 8013040:	1eb5      	subs	r5, r6, #2
 8013042:	6123      	str	r3, [r4, #16]
 8013044:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013048:	464a      	mov	r2, r9
 801304a:	4640      	mov	r0, r8
 801304c:	4798      	blx	r3
 801304e:	462e      	mov	r6, r5
 8013050:	6822      	ldr	r2, [r4, #0]
 8013052:	f012 0210 	ands.w	r2, r2, #16
 8013056:	d001      	beq.n	801305c <_scanf_float+0x368>
 8013058:	2000      	movs	r0, #0
 801305a:	e68e      	b.n	8012d7a <_scanf_float+0x86>
 801305c:	7032      	strb	r2, [r6, #0]
 801305e:	6823      	ldr	r3, [r4, #0]
 8013060:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8013064:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013068:	d125      	bne.n	80130b6 <_scanf_float+0x3c2>
 801306a:	9b02      	ldr	r3, [sp, #8]
 801306c:	429f      	cmp	r7, r3
 801306e:	d00a      	beq.n	8013086 <_scanf_float+0x392>
 8013070:	1bda      	subs	r2, r3, r7
 8013072:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8013076:	429e      	cmp	r6, r3
 8013078:	bf28      	it	cs
 801307a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801307e:	4922      	ldr	r1, [pc, #136]	@ (8013108 <_scanf_float+0x414>)
 8013080:	4630      	mov	r0, r6
 8013082:	f000 f94f 	bl	8013324 <siprintf>
 8013086:	9901      	ldr	r1, [sp, #4]
 8013088:	2200      	movs	r2, #0
 801308a:	4640      	mov	r0, r8
 801308c:	f002 fd60 	bl	8015b50 <_strtod_r>
 8013090:	9b03      	ldr	r3, [sp, #12]
 8013092:	6821      	ldr	r1, [r4, #0]
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	f011 0f02 	tst.w	r1, #2
 801309a:	ec57 6b10 	vmov	r6, r7, d0
 801309e:	f103 0204 	add.w	r2, r3, #4
 80130a2:	d015      	beq.n	80130d0 <_scanf_float+0x3dc>
 80130a4:	9903      	ldr	r1, [sp, #12]
 80130a6:	600a      	str	r2, [r1, #0]
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	e9c3 6700 	strd	r6, r7, [r3]
 80130ae:	68e3      	ldr	r3, [r4, #12]
 80130b0:	3301      	adds	r3, #1
 80130b2:	60e3      	str	r3, [r4, #12]
 80130b4:	e7d0      	b.n	8013058 <_scanf_float+0x364>
 80130b6:	9b04      	ldr	r3, [sp, #16]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d0e4      	beq.n	8013086 <_scanf_float+0x392>
 80130bc:	9905      	ldr	r1, [sp, #20]
 80130be:	230a      	movs	r3, #10
 80130c0:	3101      	adds	r1, #1
 80130c2:	4640      	mov	r0, r8
 80130c4:	f002 fdc4 	bl	8015c50 <_strtol_r>
 80130c8:	9b04      	ldr	r3, [sp, #16]
 80130ca:	9e05      	ldr	r6, [sp, #20]
 80130cc:	1ac2      	subs	r2, r0, r3
 80130ce:	e7d0      	b.n	8013072 <_scanf_float+0x37e>
 80130d0:	f011 0f04 	tst.w	r1, #4
 80130d4:	9903      	ldr	r1, [sp, #12]
 80130d6:	600a      	str	r2, [r1, #0]
 80130d8:	d1e6      	bne.n	80130a8 <_scanf_float+0x3b4>
 80130da:	681d      	ldr	r5, [r3, #0]
 80130dc:	4632      	mov	r2, r6
 80130de:	463b      	mov	r3, r7
 80130e0:	4630      	mov	r0, r6
 80130e2:	4639      	mov	r1, r7
 80130e4:	f7ed fd4a 	bl	8000b7c <__aeabi_dcmpun>
 80130e8:	b128      	cbz	r0, 80130f6 <_scanf_float+0x402>
 80130ea:	4808      	ldr	r0, [pc, #32]	@ (801310c <_scanf_float+0x418>)
 80130ec:	f000 fb26 	bl	801373c <nanf>
 80130f0:	ed85 0a00 	vstr	s0, [r5]
 80130f4:	e7db      	b.n	80130ae <_scanf_float+0x3ba>
 80130f6:	4630      	mov	r0, r6
 80130f8:	4639      	mov	r1, r7
 80130fa:	f7ed fd9d 	bl	8000c38 <__aeabi_d2f>
 80130fe:	6028      	str	r0, [r5, #0]
 8013100:	e7d5      	b.n	80130ae <_scanf_float+0x3ba>
 8013102:	2700      	movs	r7, #0
 8013104:	e62e      	b.n	8012d64 <_scanf_float+0x70>
 8013106:	bf00      	nop
 8013108:	080176b8 	.word	0x080176b8
 801310c:	080177f9 	.word	0x080177f9

08013110 <std>:
 8013110:	2300      	movs	r3, #0
 8013112:	b510      	push	{r4, lr}
 8013114:	4604      	mov	r4, r0
 8013116:	e9c0 3300 	strd	r3, r3, [r0]
 801311a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801311e:	6083      	str	r3, [r0, #8]
 8013120:	8181      	strh	r1, [r0, #12]
 8013122:	6643      	str	r3, [r0, #100]	@ 0x64
 8013124:	81c2      	strh	r2, [r0, #14]
 8013126:	6183      	str	r3, [r0, #24]
 8013128:	4619      	mov	r1, r3
 801312a:	2208      	movs	r2, #8
 801312c:	305c      	adds	r0, #92	@ 0x5c
 801312e:	f000 f9f3 	bl	8013518 <memset>
 8013132:	4b0d      	ldr	r3, [pc, #52]	@ (8013168 <std+0x58>)
 8013134:	6263      	str	r3, [r4, #36]	@ 0x24
 8013136:	4b0d      	ldr	r3, [pc, #52]	@ (801316c <std+0x5c>)
 8013138:	62a3      	str	r3, [r4, #40]	@ 0x28
 801313a:	4b0d      	ldr	r3, [pc, #52]	@ (8013170 <std+0x60>)
 801313c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801313e:	4b0d      	ldr	r3, [pc, #52]	@ (8013174 <std+0x64>)
 8013140:	6323      	str	r3, [r4, #48]	@ 0x30
 8013142:	4b0d      	ldr	r3, [pc, #52]	@ (8013178 <std+0x68>)
 8013144:	6224      	str	r4, [r4, #32]
 8013146:	429c      	cmp	r4, r3
 8013148:	d006      	beq.n	8013158 <std+0x48>
 801314a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801314e:	4294      	cmp	r4, r2
 8013150:	d002      	beq.n	8013158 <std+0x48>
 8013152:	33d0      	adds	r3, #208	@ 0xd0
 8013154:	429c      	cmp	r4, r3
 8013156:	d105      	bne.n	8013164 <std+0x54>
 8013158:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801315c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013160:	f000 bada 	b.w	8013718 <__retarget_lock_init_recursive>
 8013164:	bd10      	pop	{r4, pc}
 8013166:	bf00      	nop
 8013168:	08013369 	.word	0x08013369
 801316c:	0801338b 	.word	0x0801338b
 8013170:	080133c3 	.word	0x080133c3
 8013174:	080133e7 	.word	0x080133e7
 8013178:	20004e14 	.word	0x20004e14

0801317c <stdio_exit_handler>:
 801317c:	4a02      	ldr	r2, [pc, #8]	@ (8013188 <stdio_exit_handler+0xc>)
 801317e:	4903      	ldr	r1, [pc, #12]	@ (801318c <stdio_exit_handler+0x10>)
 8013180:	4803      	ldr	r0, [pc, #12]	@ (8013190 <stdio_exit_handler+0x14>)
 8013182:	f000 b869 	b.w	8013258 <_fwalk_sglue>
 8013186:	bf00      	nop
 8013188:	20000014 	.word	0x20000014
 801318c:	08016291 	.word	0x08016291
 8013190:	20000024 	.word	0x20000024

08013194 <cleanup_stdio>:
 8013194:	6841      	ldr	r1, [r0, #4]
 8013196:	4b0c      	ldr	r3, [pc, #48]	@ (80131c8 <cleanup_stdio+0x34>)
 8013198:	4299      	cmp	r1, r3
 801319a:	b510      	push	{r4, lr}
 801319c:	4604      	mov	r4, r0
 801319e:	d001      	beq.n	80131a4 <cleanup_stdio+0x10>
 80131a0:	f003 f876 	bl	8016290 <_fflush_r>
 80131a4:	68a1      	ldr	r1, [r4, #8]
 80131a6:	4b09      	ldr	r3, [pc, #36]	@ (80131cc <cleanup_stdio+0x38>)
 80131a8:	4299      	cmp	r1, r3
 80131aa:	d002      	beq.n	80131b2 <cleanup_stdio+0x1e>
 80131ac:	4620      	mov	r0, r4
 80131ae:	f003 f86f 	bl	8016290 <_fflush_r>
 80131b2:	68e1      	ldr	r1, [r4, #12]
 80131b4:	4b06      	ldr	r3, [pc, #24]	@ (80131d0 <cleanup_stdio+0x3c>)
 80131b6:	4299      	cmp	r1, r3
 80131b8:	d004      	beq.n	80131c4 <cleanup_stdio+0x30>
 80131ba:	4620      	mov	r0, r4
 80131bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131c0:	f003 b866 	b.w	8016290 <_fflush_r>
 80131c4:	bd10      	pop	{r4, pc}
 80131c6:	bf00      	nop
 80131c8:	20004e14 	.word	0x20004e14
 80131cc:	20004e7c 	.word	0x20004e7c
 80131d0:	20004ee4 	.word	0x20004ee4

080131d4 <global_stdio_init.part.0>:
 80131d4:	b510      	push	{r4, lr}
 80131d6:	4b0b      	ldr	r3, [pc, #44]	@ (8013204 <global_stdio_init.part.0+0x30>)
 80131d8:	4c0b      	ldr	r4, [pc, #44]	@ (8013208 <global_stdio_init.part.0+0x34>)
 80131da:	4a0c      	ldr	r2, [pc, #48]	@ (801320c <global_stdio_init.part.0+0x38>)
 80131dc:	601a      	str	r2, [r3, #0]
 80131de:	4620      	mov	r0, r4
 80131e0:	2200      	movs	r2, #0
 80131e2:	2104      	movs	r1, #4
 80131e4:	f7ff ff94 	bl	8013110 <std>
 80131e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80131ec:	2201      	movs	r2, #1
 80131ee:	2109      	movs	r1, #9
 80131f0:	f7ff ff8e 	bl	8013110 <std>
 80131f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80131f8:	2202      	movs	r2, #2
 80131fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131fe:	2112      	movs	r1, #18
 8013200:	f7ff bf86 	b.w	8013110 <std>
 8013204:	20004f4c 	.word	0x20004f4c
 8013208:	20004e14 	.word	0x20004e14
 801320c:	0801317d 	.word	0x0801317d

08013210 <__sfp_lock_acquire>:
 8013210:	4801      	ldr	r0, [pc, #4]	@ (8013218 <__sfp_lock_acquire+0x8>)
 8013212:	f000 ba82 	b.w	801371a <__retarget_lock_acquire_recursive>
 8013216:	bf00      	nop
 8013218:	20004f55 	.word	0x20004f55

0801321c <__sfp_lock_release>:
 801321c:	4801      	ldr	r0, [pc, #4]	@ (8013224 <__sfp_lock_release+0x8>)
 801321e:	f000 ba7d 	b.w	801371c <__retarget_lock_release_recursive>
 8013222:	bf00      	nop
 8013224:	20004f55 	.word	0x20004f55

08013228 <__sinit>:
 8013228:	b510      	push	{r4, lr}
 801322a:	4604      	mov	r4, r0
 801322c:	f7ff fff0 	bl	8013210 <__sfp_lock_acquire>
 8013230:	6a23      	ldr	r3, [r4, #32]
 8013232:	b11b      	cbz	r3, 801323c <__sinit+0x14>
 8013234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013238:	f7ff bff0 	b.w	801321c <__sfp_lock_release>
 801323c:	4b04      	ldr	r3, [pc, #16]	@ (8013250 <__sinit+0x28>)
 801323e:	6223      	str	r3, [r4, #32]
 8013240:	4b04      	ldr	r3, [pc, #16]	@ (8013254 <__sinit+0x2c>)
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	2b00      	cmp	r3, #0
 8013246:	d1f5      	bne.n	8013234 <__sinit+0xc>
 8013248:	f7ff ffc4 	bl	80131d4 <global_stdio_init.part.0>
 801324c:	e7f2      	b.n	8013234 <__sinit+0xc>
 801324e:	bf00      	nop
 8013250:	08013195 	.word	0x08013195
 8013254:	20004f4c 	.word	0x20004f4c

08013258 <_fwalk_sglue>:
 8013258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801325c:	4607      	mov	r7, r0
 801325e:	4688      	mov	r8, r1
 8013260:	4614      	mov	r4, r2
 8013262:	2600      	movs	r6, #0
 8013264:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013268:	f1b9 0901 	subs.w	r9, r9, #1
 801326c:	d505      	bpl.n	801327a <_fwalk_sglue+0x22>
 801326e:	6824      	ldr	r4, [r4, #0]
 8013270:	2c00      	cmp	r4, #0
 8013272:	d1f7      	bne.n	8013264 <_fwalk_sglue+0xc>
 8013274:	4630      	mov	r0, r6
 8013276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801327a:	89ab      	ldrh	r3, [r5, #12]
 801327c:	2b01      	cmp	r3, #1
 801327e:	d907      	bls.n	8013290 <_fwalk_sglue+0x38>
 8013280:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013284:	3301      	adds	r3, #1
 8013286:	d003      	beq.n	8013290 <_fwalk_sglue+0x38>
 8013288:	4629      	mov	r1, r5
 801328a:	4638      	mov	r0, r7
 801328c:	47c0      	blx	r8
 801328e:	4306      	orrs	r6, r0
 8013290:	3568      	adds	r5, #104	@ 0x68
 8013292:	e7e9      	b.n	8013268 <_fwalk_sglue+0x10>

08013294 <iprintf>:
 8013294:	b40f      	push	{r0, r1, r2, r3}
 8013296:	b507      	push	{r0, r1, r2, lr}
 8013298:	4906      	ldr	r1, [pc, #24]	@ (80132b4 <iprintf+0x20>)
 801329a:	ab04      	add	r3, sp, #16
 801329c:	6808      	ldr	r0, [r1, #0]
 801329e:	f853 2b04 	ldr.w	r2, [r3], #4
 80132a2:	6881      	ldr	r1, [r0, #8]
 80132a4:	9301      	str	r3, [sp, #4]
 80132a6:	f002 fe57 	bl	8015f58 <_vfiprintf_r>
 80132aa:	b003      	add	sp, #12
 80132ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80132b0:	b004      	add	sp, #16
 80132b2:	4770      	bx	lr
 80132b4:	20000020 	.word	0x20000020

080132b8 <sniprintf>:
 80132b8:	b40c      	push	{r2, r3}
 80132ba:	b530      	push	{r4, r5, lr}
 80132bc:	4b18      	ldr	r3, [pc, #96]	@ (8013320 <sniprintf+0x68>)
 80132be:	1e0c      	subs	r4, r1, #0
 80132c0:	681d      	ldr	r5, [r3, #0]
 80132c2:	b09d      	sub	sp, #116	@ 0x74
 80132c4:	da08      	bge.n	80132d8 <sniprintf+0x20>
 80132c6:	238b      	movs	r3, #139	@ 0x8b
 80132c8:	602b      	str	r3, [r5, #0]
 80132ca:	f04f 30ff 	mov.w	r0, #4294967295
 80132ce:	b01d      	add	sp, #116	@ 0x74
 80132d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80132d4:	b002      	add	sp, #8
 80132d6:	4770      	bx	lr
 80132d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80132dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80132e0:	f04f 0300 	mov.w	r3, #0
 80132e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80132e6:	bf14      	ite	ne
 80132e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80132ec:	4623      	moveq	r3, r4
 80132ee:	9304      	str	r3, [sp, #16]
 80132f0:	9307      	str	r3, [sp, #28]
 80132f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80132f6:	9002      	str	r0, [sp, #8]
 80132f8:	9006      	str	r0, [sp, #24]
 80132fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80132fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013300:	ab21      	add	r3, sp, #132	@ 0x84
 8013302:	a902      	add	r1, sp, #8
 8013304:	4628      	mov	r0, r5
 8013306:	9301      	str	r3, [sp, #4]
 8013308:	f002 fd00 	bl	8015d0c <_svfiprintf_r>
 801330c:	1c43      	adds	r3, r0, #1
 801330e:	bfbc      	itt	lt
 8013310:	238b      	movlt	r3, #139	@ 0x8b
 8013312:	602b      	strlt	r3, [r5, #0]
 8013314:	2c00      	cmp	r4, #0
 8013316:	d0da      	beq.n	80132ce <sniprintf+0x16>
 8013318:	9b02      	ldr	r3, [sp, #8]
 801331a:	2200      	movs	r2, #0
 801331c:	701a      	strb	r2, [r3, #0]
 801331e:	e7d6      	b.n	80132ce <sniprintf+0x16>
 8013320:	20000020 	.word	0x20000020

08013324 <siprintf>:
 8013324:	b40e      	push	{r1, r2, r3}
 8013326:	b510      	push	{r4, lr}
 8013328:	b09d      	sub	sp, #116	@ 0x74
 801332a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801332c:	9002      	str	r0, [sp, #8]
 801332e:	9006      	str	r0, [sp, #24]
 8013330:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013334:	480a      	ldr	r0, [pc, #40]	@ (8013360 <siprintf+0x3c>)
 8013336:	9107      	str	r1, [sp, #28]
 8013338:	9104      	str	r1, [sp, #16]
 801333a:	490a      	ldr	r1, [pc, #40]	@ (8013364 <siprintf+0x40>)
 801333c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013340:	9105      	str	r1, [sp, #20]
 8013342:	2400      	movs	r4, #0
 8013344:	a902      	add	r1, sp, #8
 8013346:	6800      	ldr	r0, [r0, #0]
 8013348:	9301      	str	r3, [sp, #4]
 801334a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801334c:	f002 fcde 	bl	8015d0c <_svfiprintf_r>
 8013350:	9b02      	ldr	r3, [sp, #8]
 8013352:	701c      	strb	r4, [r3, #0]
 8013354:	b01d      	add	sp, #116	@ 0x74
 8013356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801335a:	b003      	add	sp, #12
 801335c:	4770      	bx	lr
 801335e:	bf00      	nop
 8013360:	20000020 	.word	0x20000020
 8013364:	ffff0208 	.word	0xffff0208

08013368 <__sread>:
 8013368:	b510      	push	{r4, lr}
 801336a:	460c      	mov	r4, r1
 801336c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013370:	f000 f984 	bl	801367c <_read_r>
 8013374:	2800      	cmp	r0, #0
 8013376:	bfab      	itete	ge
 8013378:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801337a:	89a3      	ldrhlt	r3, [r4, #12]
 801337c:	181b      	addge	r3, r3, r0
 801337e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013382:	bfac      	ite	ge
 8013384:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013386:	81a3      	strhlt	r3, [r4, #12]
 8013388:	bd10      	pop	{r4, pc}

0801338a <__swrite>:
 801338a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801338e:	461f      	mov	r7, r3
 8013390:	898b      	ldrh	r3, [r1, #12]
 8013392:	05db      	lsls	r3, r3, #23
 8013394:	4605      	mov	r5, r0
 8013396:	460c      	mov	r4, r1
 8013398:	4616      	mov	r6, r2
 801339a:	d505      	bpl.n	80133a8 <__swrite+0x1e>
 801339c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133a0:	2302      	movs	r3, #2
 80133a2:	2200      	movs	r2, #0
 80133a4:	f000 f958 	bl	8013658 <_lseek_r>
 80133a8:	89a3      	ldrh	r3, [r4, #12]
 80133aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80133ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80133b2:	81a3      	strh	r3, [r4, #12]
 80133b4:	4632      	mov	r2, r6
 80133b6:	463b      	mov	r3, r7
 80133b8:	4628      	mov	r0, r5
 80133ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80133be:	f000 b96f 	b.w	80136a0 <_write_r>

080133c2 <__sseek>:
 80133c2:	b510      	push	{r4, lr}
 80133c4:	460c      	mov	r4, r1
 80133c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133ca:	f000 f945 	bl	8013658 <_lseek_r>
 80133ce:	1c43      	adds	r3, r0, #1
 80133d0:	89a3      	ldrh	r3, [r4, #12]
 80133d2:	bf15      	itete	ne
 80133d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80133d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80133da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80133de:	81a3      	strheq	r3, [r4, #12]
 80133e0:	bf18      	it	ne
 80133e2:	81a3      	strhne	r3, [r4, #12]
 80133e4:	bd10      	pop	{r4, pc}

080133e6 <__sclose>:
 80133e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133ea:	f000 b8c7 	b.w	801357c <_close_r>

080133ee <__swbuf_r>:
 80133ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133f0:	460e      	mov	r6, r1
 80133f2:	4614      	mov	r4, r2
 80133f4:	4605      	mov	r5, r0
 80133f6:	b118      	cbz	r0, 8013400 <__swbuf_r+0x12>
 80133f8:	6a03      	ldr	r3, [r0, #32]
 80133fa:	b90b      	cbnz	r3, 8013400 <__swbuf_r+0x12>
 80133fc:	f7ff ff14 	bl	8013228 <__sinit>
 8013400:	69a3      	ldr	r3, [r4, #24]
 8013402:	60a3      	str	r3, [r4, #8]
 8013404:	89a3      	ldrh	r3, [r4, #12]
 8013406:	071a      	lsls	r2, r3, #28
 8013408:	d501      	bpl.n	801340e <__swbuf_r+0x20>
 801340a:	6923      	ldr	r3, [r4, #16]
 801340c:	b943      	cbnz	r3, 8013420 <__swbuf_r+0x32>
 801340e:	4621      	mov	r1, r4
 8013410:	4628      	mov	r0, r5
 8013412:	f000 f82b 	bl	801346c <__swsetup_r>
 8013416:	b118      	cbz	r0, 8013420 <__swbuf_r+0x32>
 8013418:	f04f 37ff 	mov.w	r7, #4294967295
 801341c:	4638      	mov	r0, r7
 801341e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013420:	6823      	ldr	r3, [r4, #0]
 8013422:	6922      	ldr	r2, [r4, #16]
 8013424:	1a98      	subs	r0, r3, r2
 8013426:	6963      	ldr	r3, [r4, #20]
 8013428:	b2f6      	uxtb	r6, r6
 801342a:	4283      	cmp	r3, r0
 801342c:	4637      	mov	r7, r6
 801342e:	dc05      	bgt.n	801343c <__swbuf_r+0x4e>
 8013430:	4621      	mov	r1, r4
 8013432:	4628      	mov	r0, r5
 8013434:	f002 ff2c 	bl	8016290 <_fflush_r>
 8013438:	2800      	cmp	r0, #0
 801343a:	d1ed      	bne.n	8013418 <__swbuf_r+0x2a>
 801343c:	68a3      	ldr	r3, [r4, #8]
 801343e:	3b01      	subs	r3, #1
 8013440:	60a3      	str	r3, [r4, #8]
 8013442:	6823      	ldr	r3, [r4, #0]
 8013444:	1c5a      	adds	r2, r3, #1
 8013446:	6022      	str	r2, [r4, #0]
 8013448:	701e      	strb	r6, [r3, #0]
 801344a:	6962      	ldr	r2, [r4, #20]
 801344c:	1c43      	adds	r3, r0, #1
 801344e:	429a      	cmp	r2, r3
 8013450:	d004      	beq.n	801345c <__swbuf_r+0x6e>
 8013452:	89a3      	ldrh	r3, [r4, #12]
 8013454:	07db      	lsls	r3, r3, #31
 8013456:	d5e1      	bpl.n	801341c <__swbuf_r+0x2e>
 8013458:	2e0a      	cmp	r6, #10
 801345a:	d1df      	bne.n	801341c <__swbuf_r+0x2e>
 801345c:	4621      	mov	r1, r4
 801345e:	4628      	mov	r0, r5
 8013460:	f002 ff16 	bl	8016290 <_fflush_r>
 8013464:	2800      	cmp	r0, #0
 8013466:	d0d9      	beq.n	801341c <__swbuf_r+0x2e>
 8013468:	e7d6      	b.n	8013418 <__swbuf_r+0x2a>
	...

0801346c <__swsetup_r>:
 801346c:	b538      	push	{r3, r4, r5, lr}
 801346e:	4b29      	ldr	r3, [pc, #164]	@ (8013514 <__swsetup_r+0xa8>)
 8013470:	4605      	mov	r5, r0
 8013472:	6818      	ldr	r0, [r3, #0]
 8013474:	460c      	mov	r4, r1
 8013476:	b118      	cbz	r0, 8013480 <__swsetup_r+0x14>
 8013478:	6a03      	ldr	r3, [r0, #32]
 801347a:	b90b      	cbnz	r3, 8013480 <__swsetup_r+0x14>
 801347c:	f7ff fed4 	bl	8013228 <__sinit>
 8013480:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013484:	0719      	lsls	r1, r3, #28
 8013486:	d422      	bmi.n	80134ce <__swsetup_r+0x62>
 8013488:	06da      	lsls	r2, r3, #27
 801348a:	d407      	bmi.n	801349c <__swsetup_r+0x30>
 801348c:	2209      	movs	r2, #9
 801348e:	602a      	str	r2, [r5, #0]
 8013490:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013494:	81a3      	strh	r3, [r4, #12]
 8013496:	f04f 30ff 	mov.w	r0, #4294967295
 801349a:	e033      	b.n	8013504 <__swsetup_r+0x98>
 801349c:	0758      	lsls	r0, r3, #29
 801349e:	d512      	bpl.n	80134c6 <__swsetup_r+0x5a>
 80134a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80134a2:	b141      	cbz	r1, 80134b6 <__swsetup_r+0x4a>
 80134a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80134a8:	4299      	cmp	r1, r3
 80134aa:	d002      	beq.n	80134b2 <__swsetup_r+0x46>
 80134ac:	4628      	mov	r0, r5
 80134ae:	f000 ffa3 	bl	80143f8 <_free_r>
 80134b2:	2300      	movs	r3, #0
 80134b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80134b6:	89a3      	ldrh	r3, [r4, #12]
 80134b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80134bc:	81a3      	strh	r3, [r4, #12]
 80134be:	2300      	movs	r3, #0
 80134c0:	6063      	str	r3, [r4, #4]
 80134c2:	6923      	ldr	r3, [r4, #16]
 80134c4:	6023      	str	r3, [r4, #0]
 80134c6:	89a3      	ldrh	r3, [r4, #12]
 80134c8:	f043 0308 	orr.w	r3, r3, #8
 80134cc:	81a3      	strh	r3, [r4, #12]
 80134ce:	6923      	ldr	r3, [r4, #16]
 80134d0:	b94b      	cbnz	r3, 80134e6 <__swsetup_r+0x7a>
 80134d2:	89a3      	ldrh	r3, [r4, #12]
 80134d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80134d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80134dc:	d003      	beq.n	80134e6 <__swsetup_r+0x7a>
 80134de:	4621      	mov	r1, r4
 80134e0:	4628      	mov	r0, r5
 80134e2:	f002 ff23 	bl	801632c <__smakebuf_r>
 80134e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134ea:	f013 0201 	ands.w	r2, r3, #1
 80134ee:	d00a      	beq.n	8013506 <__swsetup_r+0x9a>
 80134f0:	2200      	movs	r2, #0
 80134f2:	60a2      	str	r2, [r4, #8]
 80134f4:	6962      	ldr	r2, [r4, #20]
 80134f6:	4252      	negs	r2, r2
 80134f8:	61a2      	str	r2, [r4, #24]
 80134fa:	6922      	ldr	r2, [r4, #16]
 80134fc:	b942      	cbnz	r2, 8013510 <__swsetup_r+0xa4>
 80134fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013502:	d1c5      	bne.n	8013490 <__swsetup_r+0x24>
 8013504:	bd38      	pop	{r3, r4, r5, pc}
 8013506:	0799      	lsls	r1, r3, #30
 8013508:	bf58      	it	pl
 801350a:	6962      	ldrpl	r2, [r4, #20]
 801350c:	60a2      	str	r2, [r4, #8]
 801350e:	e7f4      	b.n	80134fa <__swsetup_r+0x8e>
 8013510:	2000      	movs	r0, #0
 8013512:	e7f7      	b.n	8013504 <__swsetup_r+0x98>
 8013514:	20000020 	.word	0x20000020

08013518 <memset>:
 8013518:	4402      	add	r2, r0
 801351a:	4603      	mov	r3, r0
 801351c:	4293      	cmp	r3, r2
 801351e:	d100      	bne.n	8013522 <memset+0xa>
 8013520:	4770      	bx	lr
 8013522:	f803 1b01 	strb.w	r1, [r3], #1
 8013526:	e7f9      	b.n	801351c <memset+0x4>

08013528 <strncat>:
 8013528:	b530      	push	{r4, r5, lr}
 801352a:	4604      	mov	r4, r0
 801352c:	7825      	ldrb	r5, [r4, #0]
 801352e:	4623      	mov	r3, r4
 8013530:	3401      	adds	r4, #1
 8013532:	2d00      	cmp	r5, #0
 8013534:	d1fa      	bne.n	801352c <strncat+0x4>
 8013536:	3a01      	subs	r2, #1
 8013538:	d304      	bcc.n	8013544 <strncat+0x1c>
 801353a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801353e:	f803 4b01 	strb.w	r4, [r3], #1
 8013542:	b904      	cbnz	r4, 8013546 <strncat+0x1e>
 8013544:	bd30      	pop	{r4, r5, pc}
 8013546:	2a00      	cmp	r2, #0
 8013548:	d1f5      	bne.n	8013536 <strncat+0xe>
 801354a:	701a      	strb	r2, [r3, #0]
 801354c:	e7f3      	b.n	8013536 <strncat+0xe>

0801354e <strncpy>:
 801354e:	b510      	push	{r4, lr}
 8013550:	3901      	subs	r1, #1
 8013552:	4603      	mov	r3, r0
 8013554:	b132      	cbz	r2, 8013564 <strncpy+0x16>
 8013556:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801355a:	f803 4b01 	strb.w	r4, [r3], #1
 801355e:	3a01      	subs	r2, #1
 8013560:	2c00      	cmp	r4, #0
 8013562:	d1f7      	bne.n	8013554 <strncpy+0x6>
 8013564:	441a      	add	r2, r3
 8013566:	2100      	movs	r1, #0
 8013568:	4293      	cmp	r3, r2
 801356a:	d100      	bne.n	801356e <strncpy+0x20>
 801356c:	bd10      	pop	{r4, pc}
 801356e:	f803 1b01 	strb.w	r1, [r3], #1
 8013572:	e7f9      	b.n	8013568 <strncpy+0x1a>

08013574 <_localeconv_r>:
 8013574:	4800      	ldr	r0, [pc, #0]	@ (8013578 <_localeconv_r+0x4>)
 8013576:	4770      	bx	lr
 8013578:	20000160 	.word	0x20000160

0801357c <_close_r>:
 801357c:	b538      	push	{r3, r4, r5, lr}
 801357e:	4d06      	ldr	r5, [pc, #24]	@ (8013598 <_close_r+0x1c>)
 8013580:	2300      	movs	r3, #0
 8013582:	4604      	mov	r4, r0
 8013584:	4608      	mov	r0, r1
 8013586:	602b      	str	r3, [r5, #0]
 8013588:	f7ef f8ae 	bl	80026e8 <_close>
 801358c:	1c43      	adds	r3, r0, #1
 801358e:	d102      	bne.n	8013596 <_close_r+0x1a>
 8013590:	682b      	ldr	r3, [r5, #0]
 8013592:	b103      	cbz	r3, 8013596 <_close_r+0x1a>
 8013594:	6023      	str	r3, [r4, #0]
 8013596:	bd38      	pop	{r3, r4, r5, pc}
 8013598:	20004f50 	.word	0x20004f50

0801359c <_reclaim_reent>:
 801359c:	4b2d      	ldr	r3, [pc, #180]	@ (8013654 <_reclaim_reent+0xb8>)
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	4283      	cmp	r3, r0
 80135a2:	b570      	push	{r4, r5, r6, lr}
 80135a4:	4604      	mov	r4, r0
 80135a6:	d053      	beq.n	8013650 <_reclaim_reent+0xb4>
 80135a8:	69c3      	ldr	r3, [r0, #28]
 80135aa:	b31b      	cbz	r3, 80135f4 <_reclaim_reent+0x58>
 80135ac:	68db      	ldr	r3, [r3, #12]
 80135ae:	b163      	cbz	r3, 80135ca <_reclaim_reent+0x2e>
 80135b0:	2500      	movs	r5, #0
 80135b2:	69e3      	ldr	r3, [r4, #28]
 80135b4:	68db      	ldr	r3, [r3, #12]
 80135b6:	5959      	ldr	r1, [r3, r5]
 80135b8:	b9b1      	cbnz	r1, 80135e8 <_reclaim_reent+0x4c>
 80135ba:	3504      	adds	r5, #4
 80135bc:	2d80      	cmp	r5, #128	@ 0x80
 80135be:	d1f8      	bne.n	80135b2 <_reclaim_reent+0x16>
 80135c0:	69e3      	ldr	r3, [r4, #28]
 80135c2:	4620      	mov	r0, r4
 80135c4:	68d9      	ldr	r1, [r3, #12]
 80135c6:	f000 ff17 	bl	80143f8 <_free_r>
 80135ca:	69e3      	ldr	r3, [r4, #28]
 80135cc:	6819      	ldr	r1, [r3, #0]
 80135ce:	b111      	cbz	r1, 80135d6 <_reclaim_reent+0x3a>
 80135d0:	4620      	mov	r0, r4
 80135d2:	f000 ff11 	bl	80143f8 <_free_r>
 80135d6:	69e3      	ldr	r3, [r4, #28]
 80135d8:	689d      	ldr	r5, [r3, #8]
 80135da:	b15d      	cbz	r5, 80135f4 <_reclaim_reent+0x58>
 80135dc:	4629      	mov	r1, r5
 80135de:	4620      	mov	r0, r4
 80135e0:	682d      	ldr	r5, [r5, #0]
 80135e2:	f000 ff09 	bl	80143f8 <_free_r>
 80135e6:	e7f8      	b.n	80135da <_reclaim_reent+0x3e>
 80135e8:	680e      	ldr	r6, [r1, #0]
 80135ea:	4620      	mov	r0, r4
 80135ec:	f000 ff04 	bl	80143f8 <_free_r>
 80135f0:	4631      	mov	r1, r6
 80135f2:	e7e1      	b.n	80135b8 <_reclaim_reent+0x1c>
 80135f4:	6961      	ldr	r1, [r4, #20]
 80135f6:	b111      	cbz	r1, 80135fe <_reclaim_reent+0x62>
 80135f8:	4620      	mov	r0, r4
 80135fa:	f000 fefd 	bl	80143f8 <_free_r>
 80135fe:	69e1      	ldr	r1, [r4, #28]
 8013600:	b111      	cbz	r1, 8013608 <_reclaim_reent+0x6c>
 8013602:	4620      	mov	r0, r4
 8013604:	f000 fef8 	bl	80143f8 <_free_r>
 8013608:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801360a:	b111      	cbz	r1, 8013612 <_reclaim_reent+0x76>
 801360c:	4620      	mov	r0, r4
 801360e:	f000 fef3 	bl	80143f8 <_free_r>
 8013612:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013614:	b111      	cbz	r1, 801361c <_reclaim_reent+0x80>
 8013616:	4620      	mov	r0, r4
 8013618:	f000 feee 	bl	80143f8 <_free_r>
 801361c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801361e:	b111      	cbz	r1, 8013626 <_reclaim_reent+0x8a>
 8013620:	4620      	mov	r0, r4
 8013622:	f000 fee9 	bl	80143f8 <_free_r>
 8013626:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8013628:	b111      	cbz	r1, 8013630 <_reclaim_reent+0x94>
 801362a:	4620      	mov	r0, r4
 801362c:	f000 fee4 	bl	80143f8 <_free_r>
 8013630:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013632:	b111      	cbz	r1, 801363a <_reclaim_reent+0x9e>
 8013634:	4620      	mov	r0, r4
 8013636:	f000 fedf 	bl	80143f8 <_free_r>
 801363a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801363c:	b111      	cbz	r1, 8013644 <_reclaim_reent+0xa8>
 801363e:	4620      	mov	r0, r4
 8013640:	f000 feda 	bl	80143f8 <_free_r>
 8013644:	6a23      	ldr	r3, [r4, #32]
 8013646:	b11b      	cbz	r3, 8013650 <_reclaim_reent+0xb4>
 8013648:	4620      	mov	r0, r4
 801364a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801364e:	4718      	bx	r3
 8013650:	bd70      	pop	{r4, r5, r6, pc}
 8013652:	bf00      	nop
 8013654:	20000020 	.word	0x20000020

08013658 <_lseek_r>:
 8013658:	b538      	push	{r3, r4, r5, lr}
 801365a:	4d07      	ldr	r5, [pc, #28]	@ (8013678 <_lseek_r+0x20>)
 801365c:	4604      	mov	r4, r0
 801365e:	4608      	mov	r0, r1
 8013660:	4611      	mov	r1, r2
 8013662:	2200      	movs	r2, #0
 8013664:	602a      	str	r2, [r5, #0]
 8013666:	461a      	mov	r2, r3
 8013668:	f7ef f865 	bl	8002736 <_lseek>
 801366c:	1c43      	adds	r3, r0, #1
 801366e:	d102      	bne.n	8013676 <_lseek_r+0x1e>
 8013670:	682b      	ldr	r3, [r5, #0]
 8013672:	b103      	cbz	r3, 8013676 <_lseek_r+0x1e>
 8013674:	6023      	str	r3, [r4, #0]
 8013676:	bd38      	pop	{r3, r4, r5, pc}
 8013678:	20004f50 	.word	0x20004f50

0801367c <_read_r>:
 801367c:	b538      	push	{r3, r4, r5, lr}
 801367e:	4d07      	ldr	r5, [pc, #28]	@ (801369c <_read_r+0x20>)
 8013680:	4604      	mov	r4, r0
 8013682:	4608      	mov	r0, r1
 8013684:	4611      	mov	r1, r2
 8013686:	2200      	movs	r2, #0
 8013688:	602a      	str	r2, [r5, #0]
 801368a:	461a      	mov	r2, r3
 801368c:	f7ef f80f 	bl	80026ae <_read>
 8013690:	1c43      	adds	r3, r0, #1
 8013692:	d102      	bne.n	801369a <_read_r+0x1e>
 8013694:	682b      	ldr	r3, [r5, #0]
 8013696:	b103      	cbz	r3, 801369a <_read_r+0x1e>
 8013698:	6023      	str	r3, [r4, #0]
 801369a:	bd38      	pop	{r3, r4, r5, pc}
 801369c:	20004f50 	.word	0x20004f50

080136a0 <_write_r>:
 80136a0:	b538      	push	{r3, r4, r5, lr}
 80136a2:	4d07      	ldr	r5, [pc, #28]	@ (80136c0 <_write_r+0x20>)
 80136a4:	4604      	mov	r4, r0
 80136a6:	4608      	mov	r0, r1
 80136a8:	4611      	mov	r1, r2
 80136aa:	2200      	movs	r2, #0
 80136ac:	602a      	str	r2, [r5, #0]
 80136ae:	461a      	mov	r2, r3
 80136b0:	f7f0 fb16 	bl	8003ce0 <_write>
 80136b4:	1c43      	adds	r3, r0, #1
 80136b6:	d102      	bne.n	80136be <_write_r+0x1e>
 80136b8:	682b      	ldr	r3, [r5, #0]
 80136ba:	b103      	cbz	r3, 80136be <_write_r+0x1e>
 80136bc:	6023      	str	r3, [r4, #0]
 80136be:	bd38      	pop	{r3, r4, r5, pc}
 80136c0:	20004f50 	.word	0x20004f50

080136c4 <__errno>:
 80136c4:	4b01      	ldr	r3, [pc, #4]	@ (80136cc <__errno+0x8>)
 80136c6:	6818      	ldr	r0, [r3, #0]
 80136c8:	4770      	bx	lr
 80136ca:	bf00      	nop
 80136cc:	20000020 	.word	0x20000020

080136d0 <__libc_init_array>:
 80136d0:	b570      	push	{r4, r5, r6, lr}
 80136d2:	4d0d      	ldr	r5, [pc, #52]	@ (8013708 <__libc_init_array+0x38>)
 80136d4:	4c0d      	ldr	r4, [pc, #52]	@ (801370c <__libc_init_array+0x3c>)
 80136d6:	1b64      	subs	r4, r4, r5
 80136d8:	10a4      	asrs	r4, r4, #2
 80136da:	2600      	movs	r6, #0
 80136dc:	42a6      	cmp	r6, r4
 80136de:	d109      	bne.n	80136f4 <__libc_init_array+0x24>
 80136e0:	4d0b      	ldr	r5, [pc, #44]	@ (8013710 <__libc_init_array+0x40>)
 80136e2:	4c0c      	ldr	r4, [pc, #48]	@ (8013714 <__libc_init_array+0x44>)
 80136e4:	f003 fcaa 	bl	801703c <_init>
 80136e8:	1b64      	subs	r4, r4, r5
 80136ea:	10a4      	asrs	r4, r4, #2
 80136ec:	2600      	movs	r6, #0
 80136ee:	42a6      	cmp	r6, r4
 80136f0:	d105      	bne.n	80136fe <__libc_init_array+0x2e>
 80136f2:	bd70      	pop	{r4, r5, r6, pc}
 80136f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80136f8:	4798      	blx	r3
 80136fa:	3601      	adds	r6, #1
 80136fc:	e7ee      	b.n	80136dc <__libc_init_array+0xc>
 80136fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8013702:	4798      	blx	r3
 8013704:	3601      	adds	r6, #1
 8013706:	e7f2      	b.n	80136ee <__libc_init_array+0x1e>
 8013708:	08017abc 	.word	0x08017abc
 801370c:	08017abc 	.word	0x08017abc
 8013710:	08017abc 	.word	0x08017abc
 8013714:	08017ac0 	.word	0x08017ac0

08013718 <__retarget_lock_init_recursive>:
 8013718:	4770      	bx	lr

0801371a <__retarget_lock_acquire_recursive>:
 801371a:	4770      	bx	lr

0801371c <__retarget_lock_release_recursive>:
 801371c:	4770      	bx	lr

0801371e <memcpy>:
 801371e:	440a      	add	r2, r1
 8013720:	4291      	cmp	r1, r2
 8013722:	f100 33ff 	add.w	r3, r0, #4294967295
 8013726:	d100      	bne.n	801372a <memcpy+0xc>
 8013728:	4770      	bx	lr
 801372a:	b510      	push	{r4, lr}
 801372c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013730:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013734:	4291      	cmp	r1, r2
 8013736:	d1f9      	bne.n	801372c <memcpy+0xe>
 8013738:	bd10      	pop	{r4, pc}
	...

0801373c <nanf>:
 801373c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013744 <nanf+0x8>
 8013740:	4770      	bx	lr
 8013742:	bf00      	nop
 8013744:	7fc00000 	.word	0x7fc00000

08013748 <quorem>:
 8013748:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801374c:	6903      	ldr	r3, [r0, #16]
 801374e:	690c      	ldr	r4, [r1, #16]
 8013750:	42a3      	cmp	r3, r4
 8013752:	4607      	mov	r7, r0
 8013754:	db7e      	blt.n	8013854 <quorem+0x10c>
 8013756:	3c01      	subs	r4, #1
 8013758:	f101 0814 	add.w	r8, r1, #20
 801375c:	00a3      	lsls	r3, r4, #2
 801375e:	f100 0514 	add.w	r5, r0, #20
 8013762:	9300      	str	r3, [sp, #0]
 8013764:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013768:	9301      	str	r3, [sp, #4]
 801376a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801376e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013772:	3301      	adds	r3, #1
 8013774:	429a      	cmp	r2, r3
 8013776:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801377a:	fbb2 f6f3 	udiv	r6, r2, r3
 801377e:	d32e      	bcc.n	80137de <quorem+0x96>
 8013780:	f04f 0a00 	mov.w	sl, #0
 8013784:	46c4      	mov	ip, r8
 8013786:	46ae      	mov	lr, r5
 8013788:	46d3      	mov	fp, sl
 801378a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801378e:	b298      	uxth	r0, r3
 8013790:	fb06 a000 	mla	r0, r6, r0, sl
 8013794:	0c02      	lsrs	r2, r0, #16
 8013796:	0c1b      	lsrs	r3, r3, #16
 8013798:	fb06 2303 	mla	r3, r6, r3, r2
 801379c:	f8de 2000 	ldr.w	r2, [lr]
 80137a0:	b280      	uxth	r0, r0
 80137a2:	b292      	uxth	r2, r2
 80137a4:	1a12      	subs	r2, r2, r0
 80137a6:	445a      	add	r2, fp
 80137a8:	f8de 0000 	ldr.w	r0, [lr]
 80137ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80137b0:	b29b      	uxth	r3, r3
 80137b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80137b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80137ba:	b292      	uxth	r2, r2
 80137bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80137c0:	45e1      	cmp	r9, ip
 80137c2:	f84e 2b04 	str.w	r2, [lr], #4
 80137c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80137ca:	d2de      	bcs.n	801378a <quorem+0x42>
 80137cc:	9b00      	ldr	r3, [sp, #0]
 80137ce:	58eb      	ldr	r3, [r5, r3]
 80137d0:	b92b      	cbnz	r3, 80137de <quorem+0x96>
 80137d2:	9b01      	ldr	r3, [sp, #4]
 80137d4:	3b04      	subs	r3, #4
 80137d6:	429d      	cmp	r5, r3
 80137d8:	461a      	mov	r2, r3
 80137da:	d32f      	bcc.n	801383c <quorem+0xf4>
 80137dc:	613c      	str	r4, [r7, #16]
 80137de:	4638      	mov	r0, r7
 80137e0:	f001 f9c6 	bl	8014b70 <__mcmp>
 80137e4:	2800      	cmp	r0, #0
 80137e6:	db25      	blt.n	8013834 <quorem+0xec>
 80137e8:	4629      	mov	r1, r5
 80137ea:	2000      	movs	r0, #0
 80137ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80137f0:	f8d1 c000 	ldr.w	ip, [r1]
 80137f4:	fa1f fe82 	uxth.w	lr, r2
 80137f8:	fa1f f38c 	uxth.w	r3, ip
 80137fc:	eba3 030e 	sub.w	r3, r3, lr
 8013800:	4403      	add	r3, r0
 8013802:	0c12      	lsrs	r2, r2, #16
 8013804:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013808:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801380c:	b29b      	uxth	r3, r3
 801380e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013812:	45c1      	cmp	r9, r8
 8013814:	f841 3b04 	str.w	r3, [r1], #4
 8013818:	ea4f 4022 	mov.w	r0, r2, asr #16
 801381c:	d2e6      	bcs.n	80137ec <quorem+0xa4>
 801381e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013822:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013826:	b922      	cbnz	r2, 8013832 <quorem+0xea>
 8013828:	3b04      	subs	r3, #4
 801382a:	429d      	cmp	r5, r3
 801382c:	461a      	mov	r2, r3
 801382e:	d30b      	bcc.n	8013848 <quorem+0x100>
 8013830:	613c      	str	r4, [r7, #16]
 8013832:	3601      	adds	r6, #1
 8013834:	4630      	mov	r0, r6
 8013836:	b003      	add	sp, #12
 8013838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801383c:	6812      	ldr	r2, [r2, #0]
 801383e:	3b04      	subs	r3, #4
 8013840:	2a00      	cmp	r2, #0
 8013842:	d1cb      	bne.n	80137dc <quorem+0x94>
 8013844:	3c01      	subs	r4, #1
 8013846:	e7c6      	b.n	80137d6 <quorem+0x8e>
 8013848:	6812      	ldr	r2, [r2, #0]
 801384a:	3b04      	subs	r3, #4
 801384c:	2a00      	cmp	r2, #0
 801384e:	d1ef      	bne.n	8013830 <quorem+0xe8>
 8013850:	3c01      	subs	r4, #1
 8013852:	e7ea      	b.n	801382a <quorem+0xe2>
 8013854:	2000      	movs	r0, #0
 8013856:	e7ee      	b.n	8013836 <quorem+0xee>

08013858 <_dtoa_r>:
 8013858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801385c:	69c7      	ldr	r7, [r0, #28]
 801385e:	b097      	sub	sp, #92	@ 0x5c
 8013860:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013864:	ec55 4b10 	vmov	r4, r5, d0
 8013868:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801386a:	9107      	str	r1, [sp, #28]
 801386c:	4681      	mov	r9, r0
 801386e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013870:	9311      	str	r3, [sp, #68]	@ 0x44
 8013872:	b97f      	cbnz	r7, 8013894 <_dtoa_r+0x3c>
 8013874:	2010      	movs	r0, #16
 8013876:	f000 fe09 	bl	801448c <malloc>
 801387a:	4602      	mov	r2, r0
 801387c:	f8c9 001c 	str.w	r0, [r9, #28]
 8013880:	b920      	cbnz	r0, 801388c <_dtoa_r+0x34>
 8013882:	4ba9      	ldr	r3, [pc, #676]	@ (8013b28 <_dtoa_r+0x2d0>)
 8013884:	21ef      	movs	r1, #239	@ 0xef
 8013886:	48a9      	ldr	r0, [pc, #676]	@ (8013b2c <_dtoa_r+0x2d4>)
 8013888:	f002 fdf2 	bl	8016470 <__assert_func>
 801388c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013890:	6007      	str	r7, [r0, #0]
 8013892:	60c7      	str	r7, [r0, #12]
 8013894:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013898:	6819      	ldr	r1, [r3, #0]
 801389a:	b159      	cbz	r1, 80138b4 <_dtoa_r+0x5c>
 801389c:	685a      	ldr	r2, [r3, #4]
 801389e:	604a      	str	r2, [r1, #4]
 80138a0:	2301      	movs	r3, #1
 80138a2:	4093      	lsls	r3, r2
 80138a4:	608b      	str	r3, [r1, #8]
 80138a6:	4648      	mov	r0, r9
 80138a8:	f000 fee6 	bl	8014678 <_Bfree>
 80138ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80138b0:	2200      	movs	r2, #0
 80138b2:	601a      	str	r2, [r3, #0]
 80138b4:	1e2b      	subs	r3, r5, #0
 80138b6:	bfb9      	ittee	lt
 80138b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80138bc:	9305      	strlt	r3, [sp, #20]
 80138be:	2300      	movge	r3, #0
 80138c0:	6033      	strge	r3, [r6, #0]
 80138c2:	9f05      	ldr	r7, [sp, #20]
 80138c4:	4b9a      	ldr	r3, [pc, #616]	@ (8013b30 <_dtoa_r+0x2d8>)
 80138c6:	bfbc      	itt	lt
 80138c8:	2201      	movlt	r2, #1
 80138ca:	6032      	strlt	r2, [r6, #0]
 80138cc:	43bb      	bics	r3, r7
 80138ce:	d112      	bne.n	80138f6 <_dtoa_r+0x9e>
 80138d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80138d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80138d6:	6013      	str	r3, [r2, #0]
 80138d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80138dc:	4323      	orrs	r3, r4
 80138de:	f000 855a 	beq.w	8014396 <_dtoa_r+0xb3e>
 80138e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80138e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013b44 <_dtoa_r+0x2ec>
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	f000 855c 	beq.w	80143a6 <_dtoa_r+0xb4e>
 80138ee:	f10a 0303 	add.w	r3, sl, #3
 80138f2:	f000 bd56 	b.w	80143a2 <_dtoa_r+0xb4a>
 80138f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80138fa:	2200      	movs	r2, #0
 80138fc:	ec51 0b17 	vmov	r0, r1, d7
 8013900:	2300      	movs	r3, #0
 8013902:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013906:	f7ed f907 	bl	8000b18 <__aeabi_dcmpeq>
 801390a:	4680      	mov	r8, r0
 801390c:	b158      	cbz	r0, 8013926 <_dtoa_r+0xce>
 801390e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013910:	2301      	movs	r3, #1
 8013912:	6013      	str	r3, [r2, #0]
 8013914:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013916:	b113      	cbz	r3, 801391e <_dtoa_r+0xc6>
 8013918:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801391a:	4b86      	ldr	r3, [pc, #536]	@ (8013b34 <_dtoa_r+0x2dc>)
 801391c:	6013      	str	r3, [r2, #0]
 801391e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013b48 <_dtoa_r+0x2f0>
 8013922:	f000 bd40 	b.w	80143a6 <_dtoa_r+0xb4e>
 8013926:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801392a:	aa14      	add	r2, sp, #80	@ 0x50
 801392c:	a915      	add	r1, sp, #84	@ 0x54
 801392e:	4648      	mov	r0, r9
 8013930:	f001 fa3e 	bl	8014db0 <__d2b>
 8013934:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013938:	9002      	str	r0, [sp, #8]
 801393a:	2e00      	cmp	r6, #0
 801393c:	d078      	beq.n	8013a30 <_dtoa_r+0x1d8>
 801393e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013940:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013948:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801394c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013950:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013954:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013958:	4619      	mov	r1, r3
 801395a:	2200      	movs	r2, #0
 801395c:	4b76      	ldr	r3, [pc, #472]	@ (8013b38 <_dtoa_r+0x2e0>)
 801395e:	f7ec fcbb 	bl	80002d8 <__aeabi_dsub>
 8013962:	a36b      	add	r3, pc, #428	@ (adr r3, 8013b10 <_dtoa_r+0x2b8>)
 8013964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013968:	f7ec fe6e 	bl	8000648 <__aeabi_dmul>
 801396c:	a36a      	add	r3, pc, #424	@ (adr r3, 8013b18 <_dtoa_r+0x2c0>)
 801396e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013972:	f7ec fcb3 	bl	80002dc <__adddf3>
 8013976:	4604      	mov	r4, r0
 8013978:	4630      	mov	r0, r6
 801397a:	460d      	mov	r5, r1
 801397c:	f7ec fdfa 	bl	8000574 <__aeabi_i2d>
 8013980:	a367      	add	r3, pc, #412	@ (adr r3, 8013b20 <_dtoa_r+0x2c8>)
 8013982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013986:	f7ec fe5f 	bl	8000648 <__aeabi_dmul>
 801398a:	4602      	mov	r2, r0
 801398c:	460b      	mov	r3, r1
 801398e:	4620      	mov	r0, r4
 8013990:	4629      	mov	r1, r5
 8013992:	f7ec fca3 	bl	80002dc <__adddf3>
 8013996:	4604      	mov	r4, r0
 8013998:	460d      	mov	r5, r1
 801399a:	f7ed f905 	bl	8000ba8 <__aeabi_d2iz>
 801399e:	2200      	movs	r2, #0
 80139a0:	4607      	mov	r7, r0
 80139a2:	2300      	movs	r3, #0
 80139a4:	4620      	mov	r0, r4
 80139a6:	4629      	mov	r1, r5
 80139a8:	f7ed f8c0 	bl	8000b2c <__aeabi_dcmplt>
 80139ac:	b140      	cbz	r0, 80139c0 <_dtoa_r+0x168>
 80139ae:	4638      	mov	r0, r7
 80139b0:	f7ec fde0 	bl	8000574 <__aeabi_i2d>
 80139b4:	4622      	mov	r2, r4
 80139b6:	462b      	mov	r3, r5
 80139b8:	f7ed f8ae 	bl	8000b18 <__aeabi_dcmpeq>
 80139bc:	b900      	cbnz	r0, 80139c0 <_dtoa_r+0x168>
 80139be:	3f01      	subs	r7, #1
 80139c0:	2f16      	cmp	r7, #22
 80139c2:	d852      	bhi.n	8013a6a <_dtoa_r+0x212>
 80139c4:	4b5d      	ldr	r3, [pc, #372]	@ (8013b3c <_dtoa_r+0x2e4>)
 80139c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80139ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80139d2:	f7ed f8ab 	bl	8000b2c <__aeabi_dcmplt>
 80139d6:	2800      	cmp	r0, #0
 80139d8:	d049      	beq.n	8013a6e <_dtoa_r+0x216>
 80139da:	3f01      	subs	r7, #1
 80139dc:	2300      	movs	r3, #0
 80139de:	9310      	str	r3, [sp, #64]	@ 0x40
 80139e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80139e2:	1b9b      	subs	r3, r3, r6
 80139e4:	1e5a      	subs	r2, r3, #1
 80139e6:	bf45      	ittet	mi
 80139e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80139ec:	9300      	strmi	r3, [sp, #0]
 80139ee:	2300      	movpl	r3, #0
 80139f0:	2300      	movmi	r3, #0
 80139f2:	9206      	str	r2, [sp, #24]
 80139f4:	bf54      	ite	pl
 80139f6:	9300      	strpl	r3, [sp, #0]
 80139f8:	9306      	strmi	r3, [sp, #24]
 80139fa:	2f00      	cmp	r7, #0
 80139fc:	db39      	blt.n	8013a72 <_dtoa_r+0x21a>
 80139fe:	9b06      	ldr	r3, [sp, #24]
 8013a00:	970d      	str	r7, [sp, #52]	@ 0x34
 8013a02:	443b      	add	r3, r7
 8013a04:	9306      	str	r3, [sp, #24]
 8013a06:	2300      	movs	r3, #0
 8013a08:	9308      	str	r3, [sp, #32]
 8013a0a:	9b07      	ldr	r3, [sp, #28]
 8013a0c:	2b09      	cmp	r3, #9
 8013a0e:	d863      	bhi.n	8013ad8 <_dtoa_r+0x280>
 8013a10:	2b05      	cmp	r3, #5
 8013a12:	bfc4      	itt	gt
 8013a14:	3b04      	subgt	r3, #4
 8013a16:	9307      	strgt	r3, [sp, #28]
 8013a18:	9b07      	ldr	r3, [sp, #28]
 8013a1a:	f1a3 0302 	sub.w	r3, r3, #2
 8013a1e:	bfcc      	ite	gt
 8013a20:	2400      	movgt	r4, #0
 8013a22:	2401      	movle	r4, #1
 8013a24:	2b03      	cmp	r3, #3
 8013a26:	d863      	bhi.n	8013af0 <_dtoa_r+0x298>
 8013a28:	e8df f003 	tbb	[pc, r3]
 8013a2c:	2b375452 	.word	0x2b375452
 8013a30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8013a34:	441e      	add	r6, r3
 8013a36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013a3a:	2b20      	cmp	r3, #32
 8013a3c:	bfc1      	itttt	gt
 8013a3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013a42:	409f      	lslgt	r7, r3
 8013a44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013a48:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013a4c:	bfd6      	itet	le
 8013a4e:	f1c3 0320 	rsble	r3, r3, #32
 8013a52:	ea47 0003 	orrgt.w	r0, r7, r3
 8013a56:	fa04 f003 	lslle.w	r0, r4, r3
 8013a5a:	f7ec fd7b 	bl	8000554 <__aeabi_ui2d>
 8013a5e:	2201      	movs	r2, #1
 8013a60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013a64:	3e01      	subs	r6, #1
 8013a66:	9212      	str	r2, [sp, #72]	@ 0x48
 8013a68:	e776      	b.n	8013958 <_dtoa_r+0x100>
 8013a6a:	2301      	movs	r3, #1
 8013a6c:	e7b7      	b.n	80139de <_dtoa_r+0x186>
 8013a6e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013a70:	e7b6      	b.n	80139e0 <_dtoa_r+0x188>
 8013a72:	9b00      	ldr	r3, [sp, #0]
 8013a74:	1bdb      	subs	r3, r3, r7
 8013a76:	9300      	str	r3, [sp, #0]
 8013a78:	427b      	negs	r3, r7
 8013a7a:	9308      	str	r3, [sp, #32]
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013a80:	e7c3      	b.n	8013a0a <_dtoa_r+0x1b2>
 8013a82:	2301      	movs	r3, #1
 8013a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8013a86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013a88:	eb07 0b03 	add.w	fp, r7, r3
 8013a8c:	f10b 0301 	add.w	r3, fp, #1
 8013a90:	2b01      	cmp	r3, #1
 8013a92:	9303      	str	r3, [sp, #12]
 8013a94:	bfb8      	it	lt
 8013a96:	2301      	movlt	r3, #1
 8013a98:	e006      	b.n	8013aa8 <_dtoa_r+0x250>
 8013a9a:	2301      	movs	r3, #1
 8013a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8013a9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	dd28      	ble.n	8013af6 <_dtoa_r+0x29e>
 8013aa4:	469b      	mov	fp, r3
 8013aa6:	9303      	str	r3, [sp, #12]
 8013aa8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013aac:	2100      	movs	r1, #0
 8013aae:	2204      	movs	r2, #4
 8013ab0:	f102 0514 	add.w	r5, r2, #20
 8013ab4:	429d      	cmp	r5, r3
 8013ab6:	d926      	bls.n	8013b06 <_dtoa_r+0x2ae>
 8013ab8:	6041      	str	r1, [r0, #4]
 8013aba:	4648      	mov	r0, r9
 8013abc:	f000 fd9c 	bl	80145f8 <_Balloc>
 8013ac0:	4682      	mov	sl, r0
 8013ac2:	2800      	cmp	r0, #0
 8013ac4:	d142      	bne.n	8013b4c <_dtoa_r+0x2f4>
 8013ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8013b40 <_dtoa_r+0x2e8>)
 8013ac8:	4602      	mov	r2, r0
 8013aca:	f240 11af 	movw	r1, #431	@ 0x1af
 8013ace:	e6da      	b.n	8013886 <_dtoa_r+0x2e>
 8013ad0:	2300      	movs	r3, #0
 8013ad2:	e7e3      	b.n	8013a9c <_dtoa_r+0x244>
 8013ad4:	2300      	movs	r3, #0
 8013ad6:	e7d5      	b.n	8013a84 <_dtoa_r+0x22c>
 8013ad8:	2401      	movs	r4, #1
 8013ada:	2300      	movs	r3, #0
 8013adc:	9307      	str	r3, [sp, #28]
 8013ade:	9409      	str	r4, [sp, #36]	@ 0x24
 8013ae0:	f04f 3bff 	mov.w	fp, #4294967295
 8013ae4:	2200      	movs	r2, #0
 8013ae6:	f8cd b00c 	str.w	fp, [sp, #12]
 8013aea:	2312      	movs	r3, #18
 8013aec:	920c      	str	r2, [sp, #48]	@ 0x30
 8013aee:	e7db      	b.n	8013aa8 <_dtoa_r+0x250>
 8013af0:	2301      	movs	r3, #1
 8013af2:	9309      	str	r3, [sp, #36]	@ 0x24
 8013af4:	e7f4      	b.n	8013ae0 <_dtoa_r+0x288>
 8013af6:	f04f 0b01 	mov.w	fp, #1
 8013afa:	f8cd b00c 	str.w	fp, [sp, #12]
 8013afe:	465b      	mov	r3, fp
 8013b00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013b04:	e7d0      	b.n	8013aa8 <_dtoa_r+0x250>
 8013b06:	3101      	adds	r1, #1
 8013b08:	0052      	lsls	r2, r2, #1
 8013b0a:	e7d1      	b.n	8013ab0 <_dtoa_r+0x258>
 8013b0c:	f3af 8000 	nop.w
 8013b10:	636f4361 	.word	0x636f4361
 8013b14:	3fd287a7 	.word	0x3fd287a7
 8013b18:	8b60c8b3 	.word	0x8b60c8b3
 8013b1c:	3fc68a28 	.word	0x3fc68a28
 8013b20:	509f79fb 	.word	0x509f79fb
 8013b24:	3fd34413 	.word	0x3fd34413
 8013b28:	080176ca 	.word	0x080176ca
 8013b2c:	080176e1 	.word	0x080176e1
 8013b30:	7ff00000 	.word	0x7ff00000
 8013b34:	08017695 	.word	0x08017695
 8013b38:	3ff80000 	.word	0x3ff80000
 8013b3c:	08017890 	.word	0x08017890
 8013b40:	08017739 	.word	0x08017739
 8013b44:	080176c6 	.word	0x080176c6
 8013b48:	08017694 	.word	0x08017694
 8013b4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013b50:	6018      	str	r0, [r3, #0]
 8013b52:	9b03      	ldr	r3, [sp, #12]
 8013b54:	2b0e      	cmp	r3, #14
 8013b56:	f200 80a1 	bhi.w	8013c9c <_dtoa_r+0x444>
 8013b5a:	2c00      	cmp	r4, #0
 8013b5c:	f000 809e 	beq.w	8013c9c <_dtoa_r+0x444>
 8013b60:	2f00      	cmp	r7, #0
 8013b62:	dd33      	ble.n	8013bcc <_dtoa_r+0x374>
 8013b64:	4b9c      	ldr	r3, [pc, #624]	@ (8013dd8 <_dtoa_r+0x580>)
 8013b66:	f007 020f 	and.w	r2, r7, #15
 8013b6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013b6e:	ed93 7b00 	vldr	d7, [r3]
 8013b72:	05f8      	lsls	r0, r7, #23
 8013b74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013b78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013b7c:	d516      	bpl.n	8013bac <_dtoa_r+0x354>
 8013b7e:	4b97      	ldr	r3, [pc, #604]	@ (8013ddc <_dtoa_r+0x584>)
 8013b80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013b84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013b88:	f7ec fe88 	bl	800089c <__aeabi_ddiv>
 8013b8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013b90:	f004 040f 	and.w	r4, r4, #15
 8013b94:	2603      	movs	r6, #3
 8013b96:	4d91      	ldr	r5, [pc, #580]	@ (8013ddc <_dtoa_r+0x584>)
 8013b98:	b954      	cbnz	r4, 8013bb0 <_dtoa_r+0x358>
 8013b9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013b9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013ba2:	f7ec fe7b 	bl	800089c <__aeabi_ddiv>
 8013ba6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013baa:	e028      	b.n	8013bfe <_dtoa_r+0x3a6>
 8013bac:	2602      	movs	r6, #2
 8013bae:	e7f2      	b.n	8013b96 <_dtoa_r+0x33e>
 8013bb0:	07e1      	lsls	r1, r4, #31
 8013bb2:	d508      	bpl.n	8013bc6 <_dtoa_r+0x36e>
 8013bb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013bb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013bbc:	f7ec fd44 	bl	8000648 <__aeabi_dmul>
 8013bc0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013bc4:	3601      	adds	r6, #1
 8013bc6:	1064      	asrs	r4, r4, #1
 8013bc8:	3508      	adds	r5, #8
 8013bca:	e7e5      	b.n	8013b98 <_dtoa_r+0x340>
 8013bcc:	f000 80af 	beq.w	8013d2e <_dtoa_r+0x4d6>
 8013bd0:	427c      	negs	r4, r7
 8013bd2:	4b81      	ldr	r3, [pc, #516]	@ (8013dd8 <_dtoa_r+0x580>)
 8013bd4:	4d81      	ldr	r5, [pc, #516]	@ (8013ddc <_dtoa_r+0x584>)
 8013bd6:	f004 020f 	and.w	r2, r4, #15
 8013bda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013be2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013be6:	f7ec fd2f 	bl	8000648 <__aeabi_dmul>
 8013bea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013bee:	1124      	asrs	r4, r4, #4
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	2602      	movs	r6, #2
 8013bf4:	2c00      	cmp	r4, #0
 8013bf6:	f040 808f 	bne.w	8013d18 <_dtoa_r+0x4c0>
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d1d3      	bne.n	8013ba6 <_dtoa_r+0x34e>
 8013bfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013c00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	f000 8094 	beq.w	8013d32 <_dtoa_r+0x4da>
 8013c0a:	4b75      	ldr	r3, [pc, #468]	@ (8013de0 <_dtoa_r+0x588>)
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	4620      	mov	r0, r4
 8013c10:	4629      	mov	r1, r5
 8013c12:	f7ec ff8b 	bl	8000b2c <__aeabi_dcmplt>
 8013c16:	2800      	cmp	r0, #0
 8013c18:	f000 808b 	beq.w	8013d32 <_dtoa_r+0x4da>
 8013c1c:	9b03      	ldr	r3, [sp, #12]
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	f000 8087 	beq.w	8013d32 <_dtoa_r+0x4da>
 8013c24:	f1bb 0f00 	cmp.w	fp, #0
 8013c28:	dd34      	ble.n	8013c94 <_dtoa_r+0x43c>
 8013c2a:	4620      	mov	r0, r4
 8013c2c:	4b6d      	ldr	r3, [pc, #436]	@ (8013de4 <_dtoa_r+0x58c>)
 8013c2e:	2200      	movs	r2, #0
 8013c30:	4629      	mov	r1, r5
 8013c32:	f7ec fd09 	bl	8000648 <__aeabi_dmul>
 8013c36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013c3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8013c3e:	3601      	adds	r6, #1
 8013c40:	465c      	mov	r4, fp
 8013c42:	4630      	mov	r0, r6
 8013c44:	f7ec fc96 	bl	8000574 <__aeabi_i2d>
 8013c48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013c4c:	f7ec fcfc 	bl	8000648 <__aeabi_dmul>
 8013c50:	4b65      	ldr	r3, [pc, #404]	@ (8013de8 <_dtoa_r+0x590>)
 8013c52:	2200      	movs	r2, #0
 8013c54:	f7ec fb42 	bl	80002dc <__adddf3>
 8013c58:	4605      	mov	r5, r0
 8013c5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013c5e:	2c00      	cmp	r4, #0
 8013c60:	d16a      	bne.n	8013d38 <_dtoa_r+0x4e0>
 8013c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013c66:	4b61      	ldr	r3, [pc, #388]	@ (8013dec <_dtoa_r+0x594>)
 8013c68:	2200      	movs	r2, #0
 8013c6a:	f7ec fb35 	bl	80002d8 <__aeabi_dsub>
 8013c6e:	4602      	mov	r2, r0
 8013c70:	460b      	mov	r3, r1
 8013c72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013c76:	462a      	mov	r2, r5
 8013c78:	4633      	mov	r3, r6
 8013c7a:	f7ec ff75 	bl	8000b68 <__aeabi_dcmpgt>
 8013c7e:	2800      	cmp	r0, #0
 8013c80:	f040 8298 	bne.w	80141b4 <_dtoa_r+0x95c>
 8013c84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013c88:	462a      	mov	r2, r5
 8013c8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013c8e:	f7ec ff4d 	bl	8000b2c <__aeabi_dcmplt>
 8013c92:	bb38      	cbnz	r0, 8013ce4 <_dtoa_r+0x48c>
 8013c94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013c98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013c9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	f2c0 8157 	blt.w	8013f52 <_dtoa_r+0x6fa>
 8013ca4:	2f0e      	cmp	r7, #14
 8013ca6:	f300 8154 	bgt.w	8013f52 <_dtoa_r+0x6fa>
 8013caa:	4b4b      	ldr	r3, [pc, #300]	@ (8013dd8 <_dtoa_r+0x580>)
 8013cac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013cb0:	ed93 7b00 	vldr	d7, [r3]
 8013cb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	ed8d 7b00 	vstr	d7, [sp]
 8013cbc:	f280 80e5 	bge.w	8013e8a <_dtoa_r+0x632>
 8013cc0:	9b03      	ldr	r3, [sp, #12]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	f300 80e1 	bgt.w	8013e8a <_dtoa_r+0x632>
 8013cc8:	d10c      	bne.n	8013ce4 <_dtoa_r+0x48c>
 8013cca:	4b48      	ldr	r3, [pc, #288]	@ (8013dec <_dtoa_r+0x594>)
 8013ccc:	2200      	movs	r2, #0
 8013cce:	ec51 0b17 	vmov	r0, r1, d7
 8013cd2:	f7ec fcb9 	bl	8000648 <__aeabi_dmul>
 8013cd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cda:	f7ec ff3b 	bl	8000b54 <__aeabi_dcmpge>
 8013cde:	2800      	cmp	r0, #0
 8013ce0:	f000 8266 	beq.w	80141b0 <_dtoa_r+0x958>
 8013ce4:	2400      	movs	r4, #0
 8013ce6:	4625      	mov	r5, r4
 8013ce8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013cea:	4656      	mov	r6, sl
 8013cec:	ea6f 0803 	mvn.w	r8, r3
 8013cf0:	2700      	movs	r7, #0
 8013cf2:	4621      	mov	r1, r4
 8013cf4:	4648      	mov	r0, r9
 8013cf6:	f000 fcbf 	bl	8014678 <_Bfree>
 8013cfa:	2d00      	cmp	r5, #0
 8013cfc:	f000 80bd 	beq.w	8013e7a <_dtoa_r+0x622>
 8013d00:	b12f      	cbz	r7, 8013d0e <_dtoa_r+0x4b6>
 8013d02:	42af      	cmp	r7, r5
 8013d04:	d003      	beq.n	8013d0e <_dtoa_r+0x4b6>
 8013d06:	4639      	mov	r1, r7
 8013d08:	4648      	mov	r0, r9
 8013d0a:	f000 fcb5 	bl	8014678 <_Bfree>
 8013d0e:	4629      	mov	r1, r5
 8013d10:	4648      	mov	r0, r9
 8013d12:	f000 fcb1 	bl	8014678 <_Bfree>
 8013d16:	e0b0      	b.n	8013e7a <_dtoa_r+0x622>
 8013d18:	07e2      	lsls	r2, r4, #31
 8013d1a:	d505      	bpl.n	8013d28 <_dtoa_r+0x4d0>
 8013d1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013d20:	f7ec fc92 	bl	8000648 <__aeabi_dmul>
 8013d24:	3601      	adds	r6, #1
 8013d26:	2301      	movs	r3, #1
 8013d28:	1064      	asrs	r4, r4, #1
 8013d2a:	3508      	adds	r5, #8
 8013d2c:	e762      	b.n	8013bf4 <_dtoa_r+0x39c>
 8013d2e:	2602      	movs	r6, #2
 8013d30:	e765      	b.n	8013bfe <_dtoa_r+0x3a6>
 8013d32:	9c03      	ldr	r4, [sp, #12]
 8013d34:	46b8      	mov	r8, r7
 8013d36:	e784      	b.n	8013c42 <_dtoa_r+0x3ea>
 8013d38:	4b27      	ldr	r3, [pc, #156]	@ (8013dd8 <_dtoa_r+0x580>)
 8013d3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013d3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013d40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013d44:	4454      	add	r4, sl
 8013d46:	2900      	cmp	r1, #0
 8013d48:	d054      	beq.n	8013df4 <_dtoa_r+0x59c>
 8013d4a:	4929      	ldr	r1, [pc, #164]	@ (8013df0 <_dtoa_r+0x598>)
 8013d4c:	2000      	movs	r0, #0
 8013d4e:	f7ec fda5 	bl	800089c <__aeabi_ddiv>
 8013d52:	4633      	mov	r3, r6
 8013d54:	462a      	mov	r2, r5
 8013d56:	f7ec fabf 	bl	80002d8 <__aeabi_dsub>
 8013d5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013d5e:	4656      	mov	r6, sl
 8013d60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013d64:	f7ec ff20 	bl	8000ba8 <__aeabi_d2iz>
 8013d68:	4605      	mov	r5, r0
 8013d6a:	f7ec fc03 	bl	8000574 <__aeabi_i2d>
 8013d6e:	4602      	mov	r2, r0
 8013d70:	460b      	mov	r3, r1
 8013d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013d76:	f7ec faaf 	bl	80002d8 <__aeabi_dsub>
 8013d7a:	3530      	adds	r5, #48	@ 0x30
 8013d7c:	4602      	mov	r2, r0
 8013d7e:	460b      	mov	r3, r1
 8013d80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013d84:	f806 5b01 	strb.w	r5, [r6], #1
 8013d88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013d8c:	f7ec fece 	bl	8000b2c <__aeabi_dcmplt>
 8013d90:	2800      	cmp	r0, #0
 8013d92:	d172      	bne.n	8013e7a <_dtoa_r+0x622>
 8013d94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013d98:	4911      	ldr	r1, [pc, #68]	@ (8013de0 <_dtoa_r+0x588>)
 8013d9a:	2000      	movs	r0, #0
 8013d9c:	f7ec fa9c 	bl	80002d8 <__aeabi_dsub>
 8013da0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013da4:	f7ec fec2 	bl	8000b2c <__aeabi_dcmplt>
 8013da8:	2800      	cmp	r0, #0
 8013daa:	f040 80b4 	bne.w	8013f16 <_dtoa_r+0x6be>
 8013dae:	42a6      	cmp	r6, r4
 8013db0:	f43f af70 	beq.w	8013c94 <_dtoa_r+0x43c>
 8013db4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013db8:	4b0a      	ldr	r3, [pc, #40]	@ (8013de4 <_dtoa_r+0x58c>)
 8013dba:	2200      	movs	r2, #0
 8013dbc:	f7ec fc44 	bl	8000648 <__aeabi_dmul>
 8013dc0:	4b08      	ldr	r3, [pc, #32]	@ (8013de4 <_dtoa_r+0x58c>)
 8013dc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013dcc:	f7ec fc3c 	bl	8000648 <__aeabi_dmul>
 8013dd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013dd4:	e7c4      	b.n	8013d60 <_dtoa_r+0x508>
 8013dd6:	bf00      	nop
 8013dd8:	08017890 	.word	0x08017890
 8013ddc:	08017868 	.word	0x08017868
 8013de0:	3ff00000 	.word	0x3ff00000
 8013de4:	40240000 	.word	0x40240000
 8013de8:	401c0000 	.word	0x401c0000
 8013dec:	40140000 	.word	0x40140000
 8013df0:	3fe00000 	.word	0x3fe00000
 8013df4:	4631      	mov	r1, r6
 8013df6:	4628      	mov	r0, r5
 8013df8:	f7ec fc26 	bl	8000648 <__aeabi_dmul>
 8013dfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013e00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8013e02:	4656      	mov	r6, sl
 8013e04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e08:	f7ec fece 	bl	8000ba8 <__aeabi_d2iz>
 8013e0c:	4605      	mov	r5, r0
 8013e0e:	f7ec fbb1 	bl	8000574 <__aeabi_i2d>
 8013e12:	4602      	mov	r2, r0
 8013e14:	460b      	mov	r3, r1
 8013e16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e1a:	f7ec fa5d 	bl	80002d8 <__aeabi_dsub>
 8013e1e:	3530      	adds	r5, #48	@ 0x30
 8013e20:	f806 5b01 	strb.w	r5, [r6], #1
 8013e24:	4602      	mov	r2, r0
 8013e26:	460b      	mov	r3, r1
 8013e28:	42a6      	cmp	r6, r4
 8013e2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013e2e:	f04f 0200 	mov.w	r2, #0
 8013e32:	d124      	bne.n	8013e7e <_dtoa_r+0x626>
 8013e34:	4baf      	ldr	r3, [pc, #700]	@ (80140f4 <_dtoa_r+0x89c>)
 8013e36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013e3a:	f7ec fa4f 	bl	80002dc <__adddf3>
 8013e3e:	4602      	mov	r2, r0
 8013e40:	460b      	mov	r3, r1
 8013e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e46:	f7ec fe8f 	bl	8000b68 <__aeabi_dcmpgt>
 8013e4a:	2800      	cmp	r0, #0
 8013e4c:	d163      	bne.n	8013f16 <_dtoa_r+0x6be>
 8013e4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013e52:	49a8      	ldr	r1, [pc, #672]	@ (80140f4 <_dtoa_r+0x89c>)
 8013e54:	2000      	movs	r0, #0
 8013e56:	f7ec fa3f 	bl	80002d8 <__aeabi_dsub>
 8013e5a:	4602      	mov	r2, r0
 8013e5c:	460b      	mov	r3, r1
 8013e5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e62:	f7ec fe63 	bl	8000b2c <__aeabi_dcmplt>
 8013e66:	2800      	cmp	r0, #0
 8013e68:	f43f af14 	beq.w	8013c94 <_dtoa_r+0x43c>
 8013e6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8013e6e:	1e73      	subs	r3, r6, #1
 8013e70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013e72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013e76:	2b30      	cmp	r3, #48	@ 0x30
 8013e78:	d0f8      	beq.n	8013e6c <_dtoa_r+0x614>
 8013e7a:	4647      	mov	r7, r8
 8013e7c:	e03b      	b.n	8013ef6 <_dtoa_r+0x69e>
 8013e7e:	4b9e      	ldr	r3, [pc, #632]	@ (80140f8 <_dtoa_r+0x8a0>)
 8013e80:	f7ec fbe2 	bl	8000648 <__aeabi_dmul>
 8013e84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013e88:	e7bc      	b.n	8013e04 <_dtoa_r+0x5ac>
 8013e8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013e8e:	4656      	mov	r6, sl
 8013e90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013e94:	4620      	mov	r0, r4
 8013e96:	4629      	mov	r1, r5
 8013e98:	f7ec fd00 	bl	800089c <__aeabi_ddiv>
 8013e9c:	f7ec fe84 	bl	8000ba8 <__aeabi_d2iz>
 8013ea0:	4680      	mov	r8, r0
 8013ea2:	f7ec fb67 	bl	8000574 <__aeabi_i2d>
 8013ea6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013eaa:	f7ec fbcd 	bl	8000648 <__aeabi_dmul>
 8013eae:	4602      	mov	r2, r0
 8013eb0:	460b      	mov	r3, r1
 8013eb2:	4620      	mov	r0, r4
 8013eb4:	4629      	mov	r1, r5
 8013eb6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013eba:	f7ec fa0d 	bl	80002d8 <__aeabi_dsub>
 8013ebe:	f806 4b01 	strb.w	r4, [r6], #1
 8013ec2:	9d03      	ldr	r5, [sp, #12]
 8013ec4:	eba6 040a 	sub.w	r4, r6, sl
 8013ec8:	42a5      	cmp	r5, r4
 8013eca:	4602      	mov	r2, r0
 8013ecc:	460b      	mov	r3, r1
 8013ece:	d133      	bne.n	8013f38 <_dtoa_r+0x6e0>
 8013ed0:	f7ec fa04 	bl	80002dc <__adddf3>
 8013ed4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013ed8:	4604      	mov	r4, r0
 8013eda:	460d      	mov	r5, r1
 8013edc:	f7ec fe44 	bl	8000b68 <__aeabi_dcmpgt>
 8013ee0:	b9c0      	cbnz	r0, 8013f14 <_dtoa_r+0x6bc>
 8013ee2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013ee6:	4620      	mov	r0, r4
 8013ee8:	4629      	mov	r1, r5
 8013eea:	f7ec fe15 	bl	8000b18 <__aeabi_dcmpeq>
 8013eee:	b110      	cbz	r0, 8013ef6 <_dtoa_r+0x69e>
 8013ef0:	f018 0f01 	tst.w	r8, #1
 8013ef4:	d10e      	bne.n	8013f14 <_dtoa_r+0x6bc>
 8013ef6:	9902      	ldr	r1, [sp, #8]
 8013ef8:	4648      	mov	r0, r9
 8013efa:	f000 fbbd 	bl	8014678 <_Bfree>
 8013efe:	2300      	movs	r3, #0
 8013f00:	7033      	strb	r3, [r6, #0]
 8013f02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013f04:	3701      	adds	r7, #1
 8013f06:	601f      	str	r7, [r3, #0]
 8013f08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	f000 824b 	beq.w	80143a6 <_dtoa_r+0xb4e>
 8013f10:	601e      	str	r6, [r3, #0]
 8013f12:	e248      	b.n	80143a6 <_dtoa_r+0xb4e>
 8013f14:	46b8      	mov	r8, r7
 8013f16:	4633      	mov	r3, r6
 8013f18:	461e      	mov	r6, r3
 8013f1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013f1e:	2a39      	cmp	r2, #57	@ 0x39
 8013f20:	d106      	bne.n	8013f30 <_dtoa_r+0x6d8>
 8013f22:	459a      	cmp	sl, r3
 8013f24:	d1f8      	bne.n	8013f18 <_dtoa_r+0x6c0>
 8013f26:	2230      	movs	r2, #48	@ 0x30
 8013f28:	f108 0801 	add.w	r8, r8, #1
 8013f2c:	f88a 2000 	strb.w	r2, [sl]
 8013f30:	781a      	ldrb	r2, [r3, #0]
 8013f32:	3201      	adds	r2, #1
 8013f34:	701a      	strb	r2, [r3, #0]
 8013f36:	e7a0      	b.n	8013e7a <_dtoa_r+0x622>
 8013f38:	4b6f      	ldr	r3, [pc, #444]	@ (80140f8 <_dtoa_r+0x8a0>)
 8013f3a:	2200      	movs	r2, #0
 8013f3c:	f7ec fb84 	bl	8000648 <__aeabi_dmul>
 8013f40:	2200      	movs	r2, #0
 8013f42:	2300      	movs	r3, #0
 8013f44:	4604      	mov	r4, r0
 8013f46:	460d      	mov	r5, r1
 8013f48:	f7ec fde6 	bl	8000b18 <__aeabi_dcmpeq>
 8013f4c:	2800      	cmp	r0, #0
 8013f4e:	d09f      	beq.n	8013e90 <_dtoa_r+0x638>
 8013f50:	e7d1      	b.n	8013ef6 <_dtoa_r+0x69e>
 8013f52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013f54:	2a00      	cmp	r2, #0
 8013f56:	f000 80ea 	beq.w	801412e <_dtoa_r+0x8d6>
 8013f5a:	9a07      	ldr	r2, [sp, #28]
 8013f5c:	2a01      	cmp	r2, #1
 8013f5e:	f300 80cd 	bgt.w	80140fc <_dtoa_r+0x8a4>
 8013f62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013f64:	2a00      	cmp	r2, #0
 8013f66:	f000 80c1 	beq.w	80140ec <_dtoa_r+0x894>
 8013f6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013f6e:	9c08      	ldr	r4, [sp, #32]
 8013f70:	9e00      	ldr	r6, [sp, #0]
 8013f72:	9a00      	ldr	r2, [sp, #0]
 8013f74:	441a      	add	r2, r3
 8013f76:	9200      	str	r2, [sp, #0]
 8013f78:	9a06      	ldr	r2, [sp, #24]
 8013f7a:	2101      	movs	r1, #1
 8013f7c:	441a      	add	r2, r3
 8013f7e:	4648      	mov	r0, r9
 8013f80:	9206      	str	r2, [sp, #24]
 8013f82:	f000 fc77 	bl	8014874 <__i2b>
 8013f86:	4605      	mov	r5, r0
 8013f88:	b166      	cbz	r6, 8013fa4 <_dtoa_r+0x74c>
 8013f8a:	9b06      	ldr	r3, [sp, #24]
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	dd09      	ble.n	8013fa4 <_dtoa_r+0x74c>
 8013f90:	42b3      	cmp	r3, r6
 8013f92:	9a00      	ldr	r2, [sp, #0]
 8013f94:	bfa8      	it	ge
 8013f96:	4633      	movge	r3, r6
 8013f98:	1ad2      	subs	r2, r2, r3
 8013f9a:	9200      	str	r2, [sp, #0]
 8013f9c:	9a06      	ldr	r2, [sp, #24]
 8013f9e:	1af6      	subs	r6, r6, r3
 8013fa0:	1ad3      	subs	r3, r2, r3
 8013fa2:	9306      	str	r3, [sp, #24]
 8013fa4:	9b08      	ldr	r3, [sp, #32]
 8013fa6:	b30b      	cbz	r3, 8013fec <_dtoa_r+0x794>
 8013fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	f000 80c6 	beq.w	801413c <_dtoa_r+0x8e4>
 8013fb0:	2c00      	cmp	r4, #0
 8013fb2:	f000 80c0 	beq.w	8014136 <_dtoa_r+0x8de>
 8013fb6:	4629      	mov	r1, r5
 8013fb8:	4622      	mov	r2, r4
 8013fba:	4648      	mov	r0, r9
 8013fbc:	f000 fd12 	bl	80149e4 <__pow5mult>
 8013fc0:	9a02      	ldr	r2, [sp, #8]
 8013fc2:	4601      	mov	r1, r0
 8013fc4:	4605      	mov	r5, r0
 8013fc6:	4648      	mov	r0, r9
 8013fc8:	f000 fc6a 	bl	80148a0 <__multiply>
 8013fcc:	9902      	ldr	r1, [sp, #8]
 8013fce:	4680      	mov	r8, r0
 8013fd0:	4648      	mov	r0, r9
 8013fd2:	f000 fb51 	bl	8014678 <_Bfree>
 8013fd6:	9b08      	ldr	r3, [sp, #32]
 8013fd8:	1b1b      	subs	r3, r3, r4
 8013fda:	9308      	str	r3, [sp, #32]
 8013fdc:	f000 80b1 	beq.w	8014142 <_dtoa_r+0x8ea>
 8013fe0:	9a08      	ldr	r2, [sp, #32]
 8013fe2:	4641      	mov	r1, r8
 8013fe4:	4648      	mov	r0, r9
 8013fe6:	f000 fcfd 	bl	80149e4 <__pow5mult>
 8013fea:	9002      	str	r0, [sp, #8]
 8013fec:	2101      	movs	r1, #1
 8013fee:	4648      	mov	r0, r9
 8013ff0:	f000 fc40 	bl	8014874 <__i2b>
 8013ff4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013ff6:	4604      	mov	r4, r0
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	f000 81d8 	beq.w	80143ae <_dtoa_r+0xb56>
 8013ffe:	461a      	mov	r2, r3
 8014000:	4601      	mov	r1, r0
 8014002:	4648      	mov	r0, r9
 8014004:	f000 fcee 	bl	80149e4 <__pow5mult>
 8014008:	9b07      	ldr	r3, [sp, #28]
 801400a:	2b01      	cmp	r3, #1
 801400c:	4604      	mov	r4, r0
 801400e:	f300 809f 	bgt.w	8014150 <_dtoa_r+0x8f8>
 8014012:	9b04      	ldr	r3, [sp, #16]
 8014014:	2b00      	cmp	r3, #0
 8014016:	f040 8097 	bne.w	8014148 <_dtoa_r+0x8f0>
 801401a:	9b05      	ldr	r3, [sp, #20]
 801401c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014020:	2b00      	cmp	r3, #0
 8014022:	f040 8093 	bne.w	801414c <_dtoa_r+0x8f4>
 8014026:	9b05      	ldr	r3, [sp, #20]
 8014028:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801402c:	0d1b      	lsrs	r3, r3, #20
 801402e:	051b      	lsls	r3, r3, #20
 8014030:	b133      	cbz	r3, 8014040 <_dtoa_r+0x7e8>
 8014032:	9b00      	ldr	r3, [sp, #0]
 8014034:	3301      	adds	r3, #1
 8014036:	9300      	str	r3, [sp, #0]
 8014038:	9b06      	ldr	r3, [sp, #24]
 801403a:	3301      	adds	r3, #1
 801403c:	9306      	str	r3, [sp, #24]
 801403e:	2301      	movs	r3, #1
 8014040:	9308      	str	r3, [sp, #32]
 8014042:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014044:	2b00      	cmp	r3, #0
 8014046:	f000 81b8 	beq.w	80143ba <_dtoa_r+0xb62>
 801404a:	6923      	ldr	r3, [r4, #16]
 801404c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014050:	6918      	ldr	r0, [r3, #16]
 8014052:	f000 fbc3 	bl	80147dc <__hi0bits>
 8014056:	f1c0 0020 	rsb	r0, r0, #32
 801405a:	9b06      	ldr	r3, [sp, #24]
 801405c:	4418      	add	r0, r3
 801405e:	f010 001f 	ands.w	r0, r0, #31
 8014062:	f000 8082 	beq.w	801416a <_dtoa_r+0x912>
 8014066:	f1c0 0320 	rsb	r3, r0, #32
 801406a:	2b04      	cmp	r3, #4
 801406c:	dd73      	ble.n	8014156 <_dtoa_r+0x8fe>
 801406e:	9b00      	ldr	r3, [sp, #0]
 8014070:	f1c0 001c 	rsb	r0, r0, #28
 8014074:	4403      	add	r3, r0
 8014076:	9300      	str	r3, [sp, #0]
 8014078:	9b06      	ldr	r3, [sp, #24]
 801407a:	4403      	add	r3, r0
 801407c:	4406      	add	r6, r0
 801407e:	9306      	str	r3, [sp, #24]
 8014080:	9b00      	ldr	r3, [sp, #0]
 8014082:	2b00      	cmp	r3, #0
 8014084:	dd05      	ble.n	8014092 <_dtoa_r+0x83a>
 8014086:	9902      	ldr	r1, [sp, #8]
 8014088:	461a      	mov	r2, r3
 801408a:	4648      	mov	r0, r9
 801408c:	f000 fd04 	bl	8014a98 <__lshift>
 8014090:	9002      	str	r0, [sp, #8]
 8014092:	9b06      	ldr	r3, [sp, #24]
 8014094:	2b00      	cmp	r3, #0
 8014096:	dd05      	ble.n	80140a4 <_dtoa_r+0x84c>
 8014098:	4621      	mov	r1, r4
 801409a:	461a      	mov	r2, r3
 801409c:	4648      	mov	r0, r9
 801409e:	f000 fcfb 	bl	8014a98 <__lshift>
 80140a2:	4604      	mov	r4, r0
 80140a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d061      	beq.n	801416e <_dtoa_r+0x916>
 80140aa:	9802      	ldr	r0, [sp, #8]
 80140ac:	4621      	mov	r1, r4
 80140ae:	f000 fd5f 	bl	8014b70 <__mcmp>
 80140b2:	2800      	cmp	r0, #0
 80140b4:	da5b      	bge.n	801416e <_dtoa_r+0x916>
 80140b6:	2300      	movs	r3, #0
 80140b8:	9902      	ldr	r1, [sp, #8]
 80140ba:	220a      	movs	r2, #10
 80140bc:	4648      	mov	r0, r9
 80140be:	f000 fafd 	bl	80146bc <__multadd>
 80140c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80140c4:	9002      	str	r0, [sp, #8]
 80140c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	f000 8177 	beq.w	80143be <_dtoa_r+0xb66>
 80140d0:	4629      	mov	r1, r5
 80140d2:	2300      	movs	r3, #0
 80140d4:	220a      	movs	r2, #10
 80140d6:	4648      	mov	r0, r9
 80140d8:	f000 faf0 	bl	80146bc <__multadd>
 80140dc:	f1bb 0f00 	cmp.w	fp, #0
 80140e0:	4605      	mov	r5, r0
 80140e2:	dc6f      	bgt.n	80141c4 <_dtoa_r+0x96c>
 80140e4:	9b07      	ldr	r3, [sp, #28]
 80140e6:	2b02      	cmp	r3, #2
 80140e8:	dc49      	bgt.n	801417e <_dtoa_r+0x926>
 80140ea:	e06b      	b.n	80141c4 <_dtoa_r+0x96c>
 80140ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80140ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80140f2:	e73c      	b.n	8013f6e <_dtoa_r+0x716>
 80140f4:	3fe00000 	.word	0x3fe00000
 80140f8:	40240000 	.word	0x40240000
 80140fc:	9b03      	ldr	r3, [sp, #12]
 80140fe:	1e5c      	subs	r4, r3, #1
 8014100:	9b08      	ldr	r3, [sp, #32]
 8014102:	42a3      	cmp	r3, r4
 8014104:	db09      	blt.n	801411a <_dtoa_r+0x8c2>
 8014106:	1b1c      	subs	r4, r3, r4
 8014108:	9b03      	ldr	r3, [sp, #12]
 801410a:	2b00      	cmp	r3, #0
 801410c:	f6bf af30 	bge.w	8013f70 <_dtoa_r+0x718>
 8014110:	9b00      	ldr	r3, [sp, #0]
 8014112:	9a03      	ldr	r2, [sp, #12]
 8014114:	1a9e      	subs	r6, r3, r2
 8014116:	2300      	movs	r3, #0
 8014118:	e72b      	b.n	8013f72 <_dtoa_r+0x71a>
 801411a:	9b08      	ldr	r3, [sp, #32]
 801411c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801411e:	9408      	str	r4, [sp, #32]
 8014120:	1ae3      	subs	r3, r4, r3
 8014122:	441a      	add	r2, r3
 8014124:	9e00      	ldr	r6, [sp, #0]
 8014126:	9b03      	ldr	r3, [sp, #12]
 8014128:	920d      	str	r2, [sp, #52]	@ 0x34
 801412a:	2400      	movs	r4, #0
 801412c:	e721      	b.n	8013f72 <_dtoa_r+0x71a>
 801412e:	9c08      	ldr	r4, [sp, #32]
 8014130:	9e00      	ldr	r6, [sp, #0]
 8014132:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014134:	e728      	b.n	8013f88 <_dtoa_r+0x730>
 8014136:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801413a:	e751      	b.n	8013fe0 <_dtoa_r+0x788>
 801413c:	9a08      	ldr	r2, [sp, #32]
 801413e:	9902      	ldr	r1, [sp, #8]
 8014140:	e750      	b.n	8013fe4 <_dtoa_r+0x78c>
 8014142:	f8cd 8008 	str.w	r8, [sp, #8]
 8014146:	e751      	b.n	8013fec <_dtoa_r+0x794>
 8014148:	2300      	movs	r3, #0
 801414a:	e779      	b.n	8014040 <_dtoa_r+0x7e8>
 801414c:	9b04      	ldr	r3, [sp, #16]
 801414e:	e777      	b.n	8014040 <_dtoa_r+0x7e8>
 8014150:	2300      	movs	r3, #0
 8014152:	9308      	str	r3, [sp, #32]
 8014154:	e779      	b.n	801404a <_dtoa_r+0x7f2>
 8014156:	d093      	beq.n	8014080 <_dtoa_r+0x828>
 8014158:	9a00      	ldr	r2, [sp, #0]
 801415a:	331c      	adds	r3, #28
 801415c:	441a      	add	r2, r3
 801415e:	9200      	str	r2, [sp, #0]
 8014160:	9a06      	ldr	r2, [sp, #24]
 8014162:	441a      	add	r2, r3
 8014164:	441e      	add	r6, r3
 8014166:	9206      	str	r2, [sp, #24]
 8014168:	e78a      	b.n	8014080 <_dtoa_r+0x828>
 801416a:	4603      	mov	r3, r0
 801416c:	e7f4      	b.n	8014158 <_dtoa_r+0x900>
 801416e:	9b03      	ldr	r3, [sp, #12]
 8014170:	2b00      	cmp	r3, #0
 8014172:	46b8      	mov	r8, r7
 8014174:	dc20      	bgt.n	80141b8 <_dtoa_r+0x960>
 8014176:	469b      	mov	fp, r3
 8014178:	9b07      	ldr	r3, [sp, #28]
 801417a:	2b02      	cmp	r3, #2
 801417c:	dd1e      	ble.n	80141bc <_dtoa_r+0x964>
 801417e:	f1bb 0f00 	cmp.w	fp, #0
 8014182:	f47f adb1 	bne.w	8013ce8 <_dtoa_r+0x490>
 8014186:	4621      	mov	r1, r4
 8014188:	465b      	mov	r3, fp
 801418a:	2205      	movs	r2, #5
 801418c:	4648      	mov	r0, r9
 801418e:	f000 fa95 	bl	80146bc <__multadd>
 8014192:	4601      	mov	r1, r0
 8014194:	4604      	mov	r4, r0
 8014196:	9802      	ldr	r0, [sp, #8]
 8014198:	f000 fcea 	bl	8014b70 <__mcmp>
 801419c:	2800      	cmp	r0, #0
 801419e:	f77f ada3 	ble.w	8013ce8 <_dtoa_r+0x490>
 80141a2:	4656      	mov	r6, sl
 80141a4:	2331      	movs	r3, #49	@ 0x31
 80141a6:	f806 3b01 	strb.w	r3, [r6], #1
 80141aa:	f108 0801 	add.w	r8, r8, #1
 80141ae:	e59f      	b.n	8013cf0 <_dtoa_r+0x498>
 80141b0:	9c03      	ldr	r4, [sp, #12]
 80141b2:	46b8      	mov	r8, r7
 80141b4:	4625      	mov	r5, r4
 80141b6:	e7f4      	b.n	80141a2 <_dtoa_r+0x94a>
 80141b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80141bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80141be:	2b00      	cmp	r3, #0
 80141c0:	f000 8101 	beq.w	80143c6 <_dtoa_r+0xb6e>
 80141c4:	2e00      	cmp	r6, #0
 80141c6:	dd05      	ble.n	80141d4 <_dtoa_r+0x97c>
 80141c8:	4629      	mov	r1, r5
 80141ca:	4632      	mov	r2, r6
 80141cc:	4648      	mov	r0, r9
 80141ce:	f000 fc63 	bl	8014a98 <__lshift>
 80141d2:	4605      	mov	r5, r0
 80141d4:	9b08      	ldr	r3, [sp, #32]
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d05c      	beq.n	8014294 <_dtoa_r+0xa3c>
 80141da:	6869      	ldr	r1, [r5, #4]
 80141dc:	4648      	mov	r0, r9
 80141de:	f000 fa0b 	bl	80145f8 <_Balloc>
 80141e2:	4606      	mov	r6, r0
 80141e4:	b928      	cbnz	r0, 80141f2 <_dtoa_r+0x99a>
 80141e6:	4b82      	ldr	r3, [pc, #520]	@ (80143f0 <_dtoa_r+0xb98>)
 80141e8:	4602      	mov	r2, r0
 80141ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80141ee:	f7ff bb4a 	b.w	8013886 <_dtoa_r+0x2e>
 80141f2:	692a      	ldr	r2, [r5, #16]
 80141f4:	3202      	adds	r2, #2
 80141f6:	0092      	lsls	r2, r2, #2
 80141f8:	f105 010c 	add.w	r1, r5, #12
 80141fc:	300c      	adds	r0, #12
 80141fe:	f7ff fa8e 	bl	801371e <memcpy>
 8014202:	2201      	movs	r2, #1
 8014204:	4631      	mov	r1, r6
 8014206:	4648      	mov	r0, r9
 8014208:	f000 fc46 	bl	8014a98 <__lshift>
 801420c:	f10a 0301 	add.w	r3, sl, #1
 8014210:	9300      	str	r3, [sp, #0]
 8014212:	eb0a 030b 	add.w	r3, sl, fp
 8014216:	9308      	str	r3, [sp, #32]
 8014218:	9b04      	ldr	r3, [sp, #16]
 801421a:	f003 0301 	and.w	r3, r3, #1
 801421e:	462f      	mov	r7, r5
 8014220:	9306      	str	r3, [sp, #24]
 8014222:	4605      	mov	r5, r0
 8014224:	9b00      	ldr	r3, [sp, #0]
 8014226:	9802      	ldr	r0, [sp, #8]
 8014228:	4621      	mov	r1, r4
 801422a:	f103 3bff 	add.w	fp, r3, #4294967295
 801422e:	f7ff fa8b 	bl	8013748 <quorem>
 8014232:	4603      	mov	r3, r0
 8014234:	3330      	adds	r3, #48	@ 0x30
 8014236:	9003      	str	r0, [sp, #12]
 8014238:	4639      	mov	r1, r7
 801423a:	9802      	ldr	r0, [sp, #8]
 801423c:	9309      	str	r3, [sp, #36]	@ 0x24
 801423e:	f000 fc97 	bl	8014b70 <__mcmp>
 8014242:	462a      	mov	r2, r5
 8014244:	9004      	str	r0, [sp, #16]
 8014246:	4621      	mov	r1, r4
 8014248:	4648      	mov	r0, r9
 801424a:	f000 fcad 	bl	8014ba8 <__mdiff>
 801424e:	68c2      	ldr	r2, [r0, #12]
 8014250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014252:	4606      	mov	r6, r0
 8014254:	bb02      	cbnz	r2, 8014298 <_dtoa_r+0xa40>
 8014256:	4601      	mov	r1, r0
 8014258:	9802      	ldr	r0, [sp, #8]
 801425a:	f000 fc89 	bl	8014b70 <__mcmp>
 801425e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014260:	4602      	mov	r2, r0
 8014262:	4631      	mov	r1, r6
 8014264:	4648      	mov	r0, r9
 8014266:	920c      	str	r2, [sp, #48]	@ 0x30
 8014268:	9309      	str	r3, [sp, #36]	@ 0x24
 801426a:	f000 fa05 	bl	8014678 <_Bfree>
 801426e:	9b07      	ldr	r3, [sp, #28]
 8014270:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014272:	9e00      	ldr	r6, [sp, #0]
 8014274:	ea42 0103 	orr.w	r1, r2, r3
 8014278:	9b06      	ldr	r3, [sp, #24]
 801427a:	4319      	orrs	r1, r3
 801427c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801427e:	d10d      	bne.n	801429c <_dtoa_r+0xa44>
 8014280:	2b39      	cmp	r3, #57	@ 0x39
 8014282:	d027      	beq.n	80142d4 <_dtoa_r+0xa7c>
 8014284:	9a04      	ldr	r2, [sp, #16]
 8014286:	2a00      	cmp	r2, #0
 8014288:	dd01      	ble.n	801428e <_dtoa_r+0xa36>
 801428a:	9b03      	ldr	r3, [sp, #12]
 801428c:	3331      	adds	r3, #49	@ 0x31
 801428e:	f88b 3000 	strb.w	r3, [fp]
 8014292:	e52e      	b.n	8013cf2 <_dtoa_r+0x49a>
 8014294:	4628      	mov	r0, r5
 8014296:	e7b9      	b.n	801420c <_dtoa_r+0x9b4>
 8014298:	2201      	movs	r2, #1
 801429a:	e7e2      	b.n	8014262 <_dtoa_r+0xa0a>
 801429c:	9904      	ldr	r1, [sp, #16]
 801429e:	2900      	cmp	r1, #0
 80142a0:	db04      	blt.n	80142ac <_dtoa_r+0xa54>
 80142a2:	9807      	ldr	r0, [sp, #28]
 80142a4:	4301      	orrs	r1, r0
 80142a6:	9806      	ldr	r0, [sp, #24]
 80142a8:	4301      	orrs	r1, r0
 80142aa:	d120      	bne.n	80142ee <_dtoa_r+0xa96>
 80142ac:	2a00      	cmp	r2, #0
 80142ae:	ddee      	ble.n	801428e <_dtoa_r+0xa36>
 80142b0:	9902      	ldr	r1, [sp, #8]
 80142b2:	9300      	str	r3, [sp, #0]
 80142b4:	2201      	movs	r2, #1
 80142b6:	4648      	mov	r0, r9
 80142b8:	f000 fbee 	bl	8014a98 <__lshift>
 80142bc:	4621      	mov	r1, r4
 80142be:	9002      	str	r0, [sp, #8]
 80142c0:	f000 fc56 	bl	8014b70 <__mcmp>
 80142c4:	2800      	cmp	r0, #0
 80142c6:	9b00      	ldr	r3, [sp, #0]
 80142c8:	dc02      	bgt.n	80142d0 <_dtoa_r+0xa78>
 80142ca:	d1e0      	bne.n	801428e <_dtoa_r+0xa36>
 80142cc:	07da      	lsls	r2, r3, #31
 80142ce:	d5de      	bpl.n	801428e <_dtoa_r+0xa36>
 80142d0:	2b39      	cmp	r3, #57	@ 0x39
 80142d2:	d1da      	bne.n	801428a <_dtoa_r+0xa32>
 80142d4:	2339      	movs	r3, #57	@ 0x39
 80142d6:	f88b 3000 	strb.w	r3, [fp]
 80142da:	4633      	mov	r3, r6
 80142dc:	461e      	mov	r6, r3
 80142de:	3b01      	subs	r3, #1
 80142e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80142e4:	2a39      	cmp	r2, #57	@ 0x39
 80142e6:	d04e      	beq.n	8014386 <_dtoa_r+0xb2e>
 80142e8:	3201      	adds	r2, #1
 80142ea:	701a      	strb	r2, [r3, #0]
 80142ec:	e501      	b.n	8013cf2 <_dtoa_r+0x49a>
 80142ee:	2a00      	cmp	r2, #0
 80142f0:	dd03      	ble.n	80142fa <_dtoa_r+0xaa2>
 80142f2:	2b39      	cmp	r3, #57	@ 0x39
 80142f4:	d0ee      	beq.n	80142d4 <_dtoa_r+0xa7c>
 80142f6:	3301      	adds	r3, #1
 80142f8:	e7c9      	b.n	801428e <_dtoa_r+0xa36>
 80142fa:	9a00      	ldr	r2, [sp, #0]
 80142fc:	9908      	ldr	r1, [sp, #32]
 80142fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014302:	428a      	cmp	r2, r1
 8014304:	d028      	beq.n	8014358 <_dtoa_r+0xb00>
 8014306:	9902      	ldr	r1, [sp, #8]
 8014308:	2300      	movs	r3, #0
 801430a:	220a      	movs	r2, #10
 801430c:	4648      	mov	r0, r9
 801430e:	f000 f9d5 	bl	80146bc <__multadd>
 8014312:	42af      	cmp	r7, r5
 8014314:	9002      	str	r0, [sp, #8]
 8014316:	f04f 0300 	mov.w	r3, #0
 801431a:	f04f 020a 	mov.w	r2, #10
 801431e:	4639      	mov	r1, r7
 8014320:	4648      	mov	r0, r9
 8014322:	d107      	bne.n	8014334 <_dtoa_r+0xadc>
 8014324:	f000 f9ca 	bl	80146bc <__multadd>
 8014328:	4607      	mov	r7, r0
 801432a:	4605      	mov	r5, r0
 801432c:	9b00      	ldr	r3, [sp, #0]
 801432e:	3301      	adds	r3, #1
 8014330:	9300      	str	r3, [sp, #0]
 8014332:	e777      	b.n	8014224 <_dtoa_r+0x9cc>
 8014334:	f000 f9c2 	bl	80146bc <__multadd>
 8014338:	4629      	mov	r1, r5
 801433a:	4607      	mov	r7, r0
 801433c:	2300      	movs	r3, #0
 801433e:	220a      	movs	r2, #10
 8014340:	4648      	mov	r0, r9
 8014342:	f000 f9bb 	bl	80146bc <__multadd>
 8014346:	4605      	mov	r5, r0
 8014348:	e7f0      	b.n	801432c <_dtoa_r+0xad4>
 801434a:	f1bb 0f00 	cmp.w	fp, #0
 801434e:	bfcc      	ite	gt
 8014350:	465e      	movgt	r6, fp
 8014352:	2601      	movle	r6, #1
 8014354:	4456      	add	r6, sl
 8014356:	2700      	movs	r7, #0
 8014358:	9902      	ldr	r1, [sp, #8]
 801435a:	9300      	str	r3, [sp, #0]
 801435c:	2201      	movs	r2, #1
 801435e:	4648      	mov	r0, r9
 8014360:	f000 fb9a 	bl	8014a98 <__lshift>
 8014364:	4621      	mov	r1, r4
 8014366:	9002      	str	r0, [sp, #8]
 8014368:	f000 fc02 	bl	8014b70 <__mcmp>
 801436c:	2800      	cmp	r0, #0
 801436e:	dcb4      	bgt.n	80142da <_dtoa_r+0xa82>
 8014370:	d102      	bne.n	8014378 <_dtoa_r+0xb20>
 8014372:	9b00      	ldr	r3, [sp, #0]
 8014374:	07db      	lsls	r3, r3, #31
 8014376:	d4b0      	bmi.n	80142da <_dtoa_r+0xa82>
 8014378:	4633      	mov	r3, r6
 801437a:	461e      	mov	r6, r3
 801437c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014380:	2a30      	cmp	r2, #48	@ 0x30
 8014382:	d0fa      	beq.n	801437a <_dtoa_r+0xb22>
 8014384:	e4b5      	b.n	8013cf2 <_dtoa_r+0x49a>
 8014386:	459a      	cmp	sl, r3
 8014388:	d1a8      	bne.n	80142dc <_dtoa_r+0xa84>
 801438a:	2331      	movs	r3, #49	@ 0x31
 801438c:	f108 0801 	add.w	r8, r8, #1
 8014390:	f88a 3000 	strb.w	r3, [sl]
 8014394:	e4ad      	b.n	8013cf2 <_dtoa_r+0x49a>
 8014396:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014398:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80143f4 <_dtoa_r+0xb9c>
 801439c:	b11b      	cbz	r3, 80143a6 <_dtoa_r+0xb4e>
 801439e:	f10a 0308 	add.w	r3, sl, #8
 80143a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80143a4:	6013      	str	r3, [r2, #0]
 80143a6:	4650      	mov	r0, sl
 80143a8:	b017      	add	sp, #92	@ 0x5c
 80143aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143ae:	9b07      	ldr	r3, [sp, #28]
 80143b0:	2b01      	cmp	r3, #1
 80143b2:	f77f ae2e 	ble.w	8014012 <_dtoa_r+0x7ba>
 80143b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80143b8:	9308      	str	r3, [sp, #32]
 80143ba:	2001      	movs	r0, #1
 80143bc:	e64d      	b.n	801405a <_dtoa_r+0x802>
 80143be:	f1bb 0f00 	cmp.w	fp, #0
 80143c2:	f77f aed9 	ble.w	8014178 <_dtoa_r+0x920>
 80143c6:	4656      	mov	r6, sl
 80143c8:	9802      	ldr	r0, [sp, #8]
 80143ca:	4621      	mov	r1, r4
 80143cc:	f7ff f9bc 	bl	8013748 <quorem>
 80143d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80143d4:	f806 3b01 	strb.w	r3, [r6], #1
 80143d8:	eba6 020a 	sub.w	r2, r6, sl
 80143dc:	4593      	cmp	fp, r2
 80143de:	ddb4      	ble.n	801434a <_dtoa_r+0xaf2>
 80143e0:	9902      	ldr	r1, [sp, #8]
 80143e2:	2300      	movs	r3, #0
 80143e4:	220a      	movs	r2, #10
 80143e6:	4648      	mov	r0, r9
 80143e8:	f000 f968 	bl	80146bc <__multadd>
 80143ec:	9002      	str	r0, [sp, #8]
 80143ee:	e7eb      	b.n	80143c8 <_dtoa_r+0xb70>
 80143f0:	08017739 	.word	0x08017739
 80143f4:	080176bd 	.word	0x080176bd

080143f8 <_free_r>:
 80143f8:	b538      	push	{r3, r4, r5, lr}
 80143fa:	4605      	mov	r5, r0
 80143fc:	2900      	cmp	r1, #0
 80143fe:	d041      	beq.n	8014484 <_free_r+0x8c>
 8014400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014404:	1f0c      	subs	r4, r1, #4
 8014406:	2b00      	cmp	r3, #0
 8014408:	bfb8      	it	lt
 801440a:	18e4      	addlt	r4, r4, r3
 801440c:	f000 f8e8 	bl	80145e0 <__malloc_lock>
 8014410:	4a1d      	ldr	r2, [pc, #116]	@ (8014488 <_free_r+0x90>)
 8014412:	6813      	ldr	r3, [r2, #0]
 8014414:	b933      	cbnz	r3, 8014424 <_free_r+0x2c>
 8014416:	6063      	str	r3, [r4, #4]
 8014418:	6014      	str	r4, [r2, #0]
 801441a:	4628      	mov	r0, r5
 801441c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014420:	f000 b8e4 	b.w	80145ec <__malloc_unlock>
 8014424:	42a3      	cmp	r3, r4
 8014426:	d908      	bls.n	801443a <_free_r+0x42>
 8014428:	6820      	ldr	r0, [r4, #0]
 801442a:	1821      	adds	r1, r4, r0
 801442c:	428b      	cmp	r3, r1
 801442e:	bf01      	itttt	eq
 8014430:	6819      	ldreq	r1, [r3, #0]
 8014432:	685b      	ldreq	r3, [r3, #4]
 8014434:	1809      	addeq	r1, r1, r0
 8014436:	6021      	streq	r1, [r4, #0]
 8014438:	e7ed      	b.n	8014416 <_free_r+0x1e>
 801443a:	461a      	mov	r2, r3
 801443c:	685b      	ldr	r3, [r3, #4]
 801443e:	b10b      	cbz	r3, 8014444 <_free_r+0x4c>
 8014440:	42a3      	cmp	r3, r4
 8014442:	d9fa      	bls.n	801443a <_free_r+0x42>
 8014444:	6811      	ldr	r1, [r2, #0]
 8014446:	1850      	adds	r0, r2, r1
 8014448:	42a0      	cmp	r0, r4
 801444a:	d10b      	bne.n	8014464 <_free_r+0x6c>
 801444c:	6820      	ldr	r0, [r4, #0]
 801444e:	4401      	add	r1, r0
 8014450:	1850      	adds	r0, r2, r1
 8014452:	4283      	cmp	r3, r0
 8014454:	6011      	str	r1, [r2, #0]
 8014456:	d1e0      	bne.n	801441a <_free_r+0x22>
 8014458:	6818      	ldr	r0, [r3, #0]
 801445a:	685b      	ldr	r3, [r3, #4]
 801445c:	6053      	str	r3, [r2, #4]
 801445e:	4408      	add	r0, r1
 8014460:	6010      	str	r0, [r2, #0]
 8014462:	e7da      	b.n	801441a <_free_r+0x22>
 8014464:	d902      	bls.n	801446c <_free_r+0x74>
 8014466:	230c      	movs	r3, #12
 8014468:	602b      	str	r3, [r5, #0]
 801446a:	e7d6      	b.n	801441a <_free_r+0x22>
 801446c:	6820      	ldr	r0, [r4, #0]
 801446e:	1821      	adds	r1, r4, r0
 8014470:	428b      	cmp	r3, r1
 8014472:	bf04      	itt	eq
 8014474:	6819      	ldreq	r1, [r3, #0]
 8014476:	685b      	ldreq	r3, [r3, #4]
 8014478:	6063      	str	r3, [r4, #4]
 801447a:	bf04      	itt	eq
 801447c:	1809      	addeq	r1, r1, r0
 801447e:	6021      	streq	r1, [r4, #0]
 8014480:	6054      	str	r4, [r2, #4]
 8014482:	e7ca      	b.n	801441a <_free_r+0x22>
 8014484:	bd38      	pop	{r3, r4, r5, pc}
 8014486:	bf00      	nop
 8014488:	20004f5c 	.word	0x20004f5c

0801448c <malloc>:
 801448c:	4b02      	ldr	r3, [pc, #8]	@ (8014498 <malloc+0xc>)
 801448e:	4601      	mov	r1, r0
 8014490:	6818      	ldr	r0, [r3, #0]
 8014492:	f000 b825 	b.w	80144e0 <_malloc_r>
 8014496:	bf00      	nop
 8014498:	20000020 	.word	0x20000020

0801449c <sbrk_aligned>:
 801449c:	b570      	push	{r4, r5, r6, lr}
 801449e:	4e0f      	ldr	r6, [pc, #60]	@ (80144dc <sbrk_aligned+0x40>)
 80144a0:	460c      	mov	r4, r1
 80144a2:	6831      	ldr	r1, [r6, #0]
 80144a4:	4605      	mov	r5, r0
 80144a6:	b911      	cbnz	r1, 80144ae <sbrk_aligned+0x12>
 80144a8:	f001 ffca 	bl	8016440 <_sbrk_r>
 80144ac:	6030      	str	r0, [r6, #0]
 80144ae:	4621      	mov	r1, r4
 80144b0:	4628      	mov	r0, r5
 80144b2:	f001 ffc5 	bl	8016440 <_sbrk_r>
 80144b6:	1c43      	adds	r3, r0, #1
 80144b8:	d103      	bne.n	80144c2 <sbrk_aligned+0x26>
 80144ba:	f04f 34ff 	mov.w	r4, #4294967295
 80144be:	4620      	mov	r0, r4
 80144c0:	bd70      	pop	{r4, r5, r6, pc}
 80144c2:	1cc4      	adds	r4, r0, #3
 80144c4:	f024 0403 	bic.w	r4, r4, #3
 80144c8:	42a0      	cmp	r0, r4
 80144ca:	d0f8      	beq.n	80144be <sbrk_aligned+0x22>
 80144cc:	1a21      	subs	r1, r4, r0
 80144ce:	4628      	mov	r0, r5
 80144d0:	f001 ffb6 	bl	8016440 <_sbrk_r>
 80144d4:	3001      	adds	r0, #1
 80144d6:	d1f2      	bne.n	80144be <sbrk_aligned+0x22>
 80144d8:	e7ef      	b.n	80144ba <sbrk_aligned+0x1e>
 80144da:	bf00      	nop
 80144dc:	20004f58 	.word	0x20004f58

080144e0 <_malloc_r>:
 80144e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80144e4:	1ccd      	adds	r5, r1, #3
 80144e6:	f025 0503 	bic.w	r5, r5, #3
 80144ea:	3508      	adds	r5, #8
 80144ec:	2d0c      	cmp	r5, #12
 80144ee:	bf38      	it	cc
 80144f0:	250c      	movcc	r5, #12
 80144f2:	2d00      	cmp	r5, #0
 80144f4:	4606      	mov	r6, r0
 80144f6:	db01      	blt.n	80144fc <_malloc_r+0x1c>
 80144f8:	42a9      	cmp	r1, r5
 80144fa:	d904      	bls.n	8014506 <_malloc_r+0x26>
 80144fc:	230c      	movs	r3, #12
 80144fe:	6033      	str	r3, [r6, #0]
 8014500:	2000      	movs	r0, #0
 8014502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014506:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80145dc <_malloc_r+0xfc>
 801450a:	f000 f869 	bl	80145e0 <__malloc_lock>
 801450e:	f8d8 3000 	ldr.w	r3, [r8]
 8014512:	461c      	mov	r4, r3
 8014514:	bb44      	cbnz	r4, 8014568 <_malloc_r+0x88>
 8014516:	4629      	mov	r1, r5
 8014518:	4630      	mov	r0, r6
 801451a:	f7ff ffbf 	bl	801449c <sbrk_aligned>
 801451e:	1c43      	adds	r3, r0, #1
 8014520:	4604      	mov	r4, r0
 8014522:	d158      	bne.n	80145d6 <_malloc_r+0xf6>
 8014524:	f8d8 4000 	ldr.w	r4, [r8]
 8014528:	4627      	mov	r7, r4
 801452a:	2f00      	cmp	r7, #0
 801452c:	d143      	bne.n	80145b6 <_malloc_r+0xd6>
 801452e:	2c00      	cmp	r4, #0
 8014530:	d04b      	beq.n	80145ca <_malloc_r+0xea>
 8014532:	6823      	ldr	r3, [r4, #0]
 8014534:	4639      	mov	r1, r7
 8014536:	4630      	mov	r0, r6
 8014538:	eb04 0903 	add.w	r9, r4, r3
 801453c:	f001 ff80 	bl	8016440 <_sbrk_r>
 8014540:	4581      	cmp	r9, r0
 8014542:	d142      	bne.n	80145ca <_malloc_r+0xea>
 8014544:	6821      	ldr	r1, [r4, #0]
 8014546:	1a6d      	subs	r5, r5, r1
 8014548:	4629      	mov	r1, r5
 801454a:	4630      	mov	r0, r6
 801454c:	f7ff ffa6 	bl	801449c <sbrk_aligned>
 8014550:	3001      	adds	r0, #1
 8014552:	d03a      	beq.n	80145ca <_malloc_r+0xea>
 8014554:	6823      	ldr	r3, [r4, #0]
 8014556:	442b      	add	r3, r5
 8014558:	6023      	str	r3, [r4, #0]
 801455a:	f8d8 3000 	ldr.w	r3, [r8]
 801455e:	685a      	ldr	r2, [r3, #4]
 8014560:	bb62      	cbnz	r2, 80145bc <_malloc_r+0xdc>
 8014562:	f8c8 7000 	str.w	r7, [r8]
 8014566:	e00f      	b.n	8014588 <_malloc_r+0xa8>
 8014568:	6822      	ldr	r2, [r4, #0]
 801456a:	1b52      	subs	r2, r2, r5
 801456c:	d420      	bmi.n	80145b0 <_malloc_r+0xd0>
 801456e:	2a0b      	cmp	r2, #11
 8014570:	d917      	bls.n	80145a2 <_malloc_r+0xc2>
 8014572:	1961      	adds	r1, r4, r5
 8014574:	42a3      	cmp	r3, r4
 8014576:	6025      	str	r5, [r4, #0]
 8014578:	bf18      	it	ne
 801457a:	6059      	strne	r1, [r3, #4]
 801457c:	6863      	ldr	r3, [r4, #4]
 801457e:	bf08      	it	eq
 8014580:	f8c8 1000 	streq.w	r1, [r8]
 8014584:	5162      	str	r2, [r4, r5]
 8014586:	604b      	str	r3, [r1, #4]
 8014588:	4630      	mov	r0, r6
 801458a:	f000 f82f 	bl	80145ec <__malloc_unlock>
 801458e:	f104 000b 	add.w	r0, r4, #11
 8014592:	1d23      	adds	r3, r4, #4
 8014594:	f020 0007 	bic.w	r0, r0, #7
 8014598:	1ac2      	subs	r2, r0, r3
 801459a:	bf1c      	itt	ne
 801459c:	1a1b      	subne	r3, r3, r0
 801459e:	50a3      	strne	r3, [r4, r2]
 80145a0:	e7af      	b.n	8014502 <_malloc_r+0x22>
 80145a2:	6862      	ldr	r2, [r4, #4]
 80145a4:	42a3      	cmp	r3, r4
 80145a6:	bf0c      	ite	eq
 80145a8:	f8c8 2000 	streq.w	r2, [r8]
 80145ac:	605a      	strne	r2, [r3, #4]
 80145ae:	e7eb      	b.n	8014588 <_malloc_r+0xa8>
 80145b0:	4623      	mov	r3, r4
 80145b2:	6864      	ldr	r4, [r4, #4]
 80145b4:	e7ae      	b.n	8014514 <_malloc_r+0x34>
 80145b6:	463c      	mov	r4, r7
 80145b8:	687f      	ldr	r7, [r7, #4]
 80145ba:	e7b6      	b.n	801452a <_malloc_r+0x4a>
 80145bc:	461a      	mov	r2, r3
 80145be:	685b      	ldr	r3, [r3, #4]
 80145c0:	42a3      	cmp	r3, r4
 80145c2:	d1fb      	bne.n	80145bc <_malloc_r+0xdc>
 80145c4:	2300      	movs	r3, #0
 80145c6:	6053      	str	r3, [r2, #4]
 80145c8:	e7de      	b.n	8014588 <_malloc_r+0xa8>
 80145ca:	230c      	movs	r3, #12
 80145cc:	6033      	str	r3, [r6, #0]
 80145ce:	4630      	mov	r0, r6
 80145d0:	f000 f80c 	bl	80145ec <__malloc_unlock>
 80145d4:	e794      	b.n	8014500 <_malloc_r+0x20>
 80145d6:	6005      	str	r5, [r0, #0]
 80145d8:	e7d6      	b.n	8014588 <_malloc_r+0xa8>
 80145da:	bf00      	nop
 80145dc:	20004f5c 	.word	0x20004f5c

080145e0 <__malloc_lock>:
 80145e0:	4801      	ldr	r0, [pc, #4]	@ (80145e8 <__malloc_lock+0x8>)
 80145e2:	f7ff b89a 	b.w	801371a <__retarget_lock_acquire_recursive>
 80145e6:	bf00      	nop
 80145e8:	20004f54 	.word	0x20004f54

080145ec <__malloc_unlock>:
 80145ec:	4801      	ldr	r0, [pc, #4]	@ (80145f4 <__malloc_unlock+0x8>)
 80145ee:	f7ff b895 	b.w	801371c <__retarget_lock_release_recursive>
 80145f2:	bf00      	nop
 80145f4:	20004f54 	.word	0x20004f54

080145f8 <_Balloc>:
 80145f8:	b570      	push	{r4, r5, r6, lr}
 80145fa:	69c6      	ldr	r6, [r0, #28]
 80145fc:	4604      	mov	r4, r0
 80145fe:	460d      	mov	r5, r1
 8014600:	b976      	cbnz	r6, 8014620 <_Balloc+0x28>
 8014602:	2010      	movs	r0, #16
 8014604:	f7ff ff42 	bl	801448c <malloc>
 8014608:	4602      	mov	r2, r0
 801460a:	61e0      	str	r0, [r4, #28]
 801460c:	b920      	cbnz	r0, 8014618 <_Balloc+0x20>
 801460e:	4b18      	ldr	r3, [pc, #96]	@ (8014670 <_Balloc+0x78>)
 8014610:	4818      	ldr	r0, [pc, #96]	@ (8014674 <_Balloc+0x7c>)
 8014612:	216b      	movs	r1, #107	@ 0x6b
 8014614:	f001 ff2c 	bl	8016470 <__assert_func>
 8014618:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801461c:	6006      	str	r6, [r0, #0]
 801461e:	60c6      	str	r6, [r0, #12]
 8014620:	69e6      	ldr	r6, [r4, #28]
 8014622:	68f3      	ldr	r3, [r6, #12]
 8014624:	b183      	cbz	r3, 8014648 <_Balloc+0x50>
 8014626:	69e3      	ldr	r3, [r4, #28]
 8014628:	68db      	ldr	r3, [r3, #12]
 801462a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801462e:	b9b8      	cbnz	r0, 8014660 <_Balloc+0x68>
 8014630:	2101      	movs	r1, #1
 8014632:	fa01 f605 	lsl.w	r6, r1, r5
 8014636:	1d72      	adds	r2, r6, #5
 8014638:	0092      	lsls	r2, r2, #2
 801463a:	4620      	mov	r0, r4
 801463c:	f001 ff36 	bl	80164ac <_calloc_r>
 8014640:	b160      	cbz	r0, 801465c <_Balloc+0x64>
 8014642:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014646:	e00e      	b.n	8014666 <_Balloc+0x6e>
 8014648:	2221      	movs	r2, #33	@ 0x21
 801464a:	2104      	movs	r1, #4
 801464c:	4620      	mov	r0, r4
 801464e:	f001 ff2d 	bl	80164ac <_calloc_r>
 8014652:	69e3      	ldr	r3, [r4, #28]
 8014654:	60f0      	str	r0, [r6, #12]
 8014656:	68db      	ldr	r3, [r3, #12]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d1e4      	bne.n	8014626 <_Balloc+0x2e>
 801465c:	2000      	movs	r0, #0
 801465e:	bd70      	pop	{r4, r5, r6, pc}
 8014660:	6802      	ldr	r2, [r0, #0]
 8014662:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014666:	2300      	movs	r3, #0
 8014668:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801466c:	e7f7      	b.n	801465e <_Balloc+0x66>
 801466e:	bf00      	nop
 8014670:	080176ca 	.word	0x080176ca
 8014674:	0801774a 	.word	0x0801774a

08014678 <_Bfree>:
 8014678:	b570      	push	{r4, r5, r6, lr}
 801467a:	69c6      	ldr	r6, [r0, #28]
 801467c:	4605      	mov	r5, r0
 801467e:	460c      	mov	r4, r1
 8014680:	b976      	cbnz	r6, 80146a0 <_Bfree+0x28>
 8014682:	2010      	movs	r0, #16
 8014684:	f7ff ff02 	bl	801448c <malloc>
 8014688:	4602      	mov	r2, r0
 801468a:	61e8      	str	r0, [r5, #28]
 801468c:	b920      	cbnz	r0, 8014698 <_Bfree+0x20>
 801468e:	4b09      	ldr	r3, [pc, #36]	@ (80146b4 <_Bfree+0x3c>)
 8014690:	4809      	ldr	r0, [pc, #36]	@ (80146b8 <_Bfree+0x40>)
 8014692:	218f      	movs	r1, #143	@ 0x8f
 8014694:	f001 feec 	bl	8016470 <__assert_func>
 8014698:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801469c:	6006      	str	r6, [r0, #0]
 801469e:	60c6      	str	r6, [r0, #12]
 80146a0:	b13c      	cbz	r4, 80146b2 <_Bfree+0x3a>
 80146a2:	69eb      	ldr	r3, [r5, #28]
 80146a4:	6862      	ldr	r2, [r4, #4]
 80146a6:	68db      	ldr	r3, [r3, #12]
 80146a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80146ac:	6021      	str	r1, [r4, #0]
 80146ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80146b2:	bd70      	pop	{r4, r5, r6, pc}
 80146b4:	080176ca 	.word	0x080176ca
 80146b8:	0801774a 	.word	0x0801774a

080146bc <__multadd>:
 80146bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146c0:	690d      	ldr	r5, [r1, #16]
 80146c2:	4607      	mov	r7, r0
 80146c4:	460c      	mov	r4, r1
 80146c6:	461e      	mov	r6, r3
 80146c8:	f101 0c14 	add.w	ip, r1, #20
 80146cc:	2000      	movs	r0, #0
 80146ce:	f8dc 3000 	ldr.w	r3, [ip]
 80146d2:	b299      	uxth	r1, r3
 80146d4:	fb02 6101 	mla	r1, r2, r1, r6
 80146d8:	0c1e      	lsrs	r6, r3, #16
 80146da:	0c0b      	lsrs	r3, r1, #16
 80146dc:	fb02 3306 	mla	r3, r2, r6, r3
 80146e0:	b289      	uxth	r1, r1
 80146e2:	3001      	adds	r0, #1
 80146e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80146e8:	4285      	cmp	r5, r0
 80146ea:	f84c 1b04 	str.w	r1, [ip], #4
 80146ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80146f2:	dcec      	bgt.n	80146ce <__multadd+0x12>
 80146f4:	b30e      	cbz	r6, 801473a <__multadd+0x7e>
 80146f6:	68a3      	ldr	r3, [r4, #8]
 80146f8:	42ab      	cmp	r3, r5
 80146fa:	dc19      	bgt.n	8014730 <__multadd+0x74>
 80146fc:	6861      	ldr	r1, [r4, #4]
 80146fe:	4638      	mov	r0, r7
 8014700:	3101      	adds	r1, #1
 8014702:	f7ff ff79 	bl	80145f8 <_Balloc>
 8014706:	4680      	mov	r8, r0
 8014708:	b928      	cbnz	r0, 8014716 <__multadd+0x5a>
 801470a:	4602      	mov	r2, r0
 801470c:	4b0c      	ldr	r3, [pc, #48]	@ (8014740 <__multadd+0x84>)
 801470e:	480d      	ldr	r0, [pc, #52]	@ (8014744 <__multadd+0x88>)
 8014710:	21ba      	movs	r1, #186	@ 0xba
 8014712:	f001 fead 	bl	8016470 <__assert_func>
 8014716:	6922      	ldr	r2, [r4, #16]
 8014718:	3202      	adds	r2, #2
 801471a:	f104 010c 	add.w	r1, r4, #12
 801471e:	0092      	lsls	r2, r2, #2
 8014720:	300c      	adds	r0, #12
 8014722:	f7fe fffc 	bl	801371e <memcpy>
 8014726:	4621      	mov	r1, r4
 8014728:	4638      	mov	r0, r7
 801472a:	f7ff ffa5 	bl	8014678 <_Bfree>
 801472e:	4644      	mov	r4, r8
 8014730:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014734:	3501      	adds	r5, #1
 8014736:	615e      	str	r6, [r3, #20]
 8014738:	6125      	str	r5, [r4, #16]
 801473a:	4620      	mov	r0, r4
 801473c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014740:	08017739 	.word	0x08017739
 8014744:	0801774a 	.word	0x0801774a

08014748 <__s2b>:
 8014748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801474c:	460c      	mov	r4, r1
 801474e:	4615      	mov	r5, r2
 8014750:	461f      	mov	r7, r3
 8014752:	2209      	movs	r2, #9
 8014754:	3308      	adds	r3, #8
 8014756:	4606      	mov	r6, r0
 8014758:	fb93 f3f2 	sdiv	r3, r3, r2
 801475c:	2100      	movs	r1, #0
 801475e:	2201      	movs	r2, #1
 8014760:	429a      	cmp	r2, r3
 8014762:	db09      	blt.n	8014778 <__s2b+0x30>
 8014764:	4630      	mov	r0, r6
 8014766:	f7ff ff47 	bl	80145f8 <_Balloc>
 801476a:	b940      	cbnz	r0, 801477e <__s2b+0x36>
 801476c:	4602      	mov	r2, r0
 801476e:	4b19      	ldr	r3, [pc, #100]	@ (80147d4 <__s2b+0x8c>)
 8014770:	4819      	ldr	r0, [pc, #100]	@ (80147d8 <__s2b+0x90>)
 8014772:	21d3      	movs	r1, #211	@ 0xd3
 8014774:	f001 fe7c 	bl	8016470 <__assert_func>
 8014778:	0052      	lsls	r2, r2, #1
 801477a:	3101      	adds	r1, #1
 801477c:	e7f0      	b.n	8014760 <__s2b+0x18>
 801477e:	9b08      	ldr	r3, [sp, #32]
 8014780:	6143      	str	r3, [r0, #20]
 8014782:	2d09      	cmp	r5, #9
 8014784:	f04f 0301 	mov.w	r3, #1
 8014788:	6103      	str	r3, [r0, #16]
 801478a:	dd16      	ble.n	80147ba <__s2b+0x72>
 801478c:	f104 0909 	add.w	r9, r4, #9
 8014790:	46c8      	mov	r8, r9
 8014792:	442c      	add	r4, r5
 8014794:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014798:	4601      	mov	r1, r0
 801479a:	3b30      	subs	r3, #48	@ 0x30
 801479c:	220a      	movs	r2, #10
 801479e:	4630      	mov	r0, r6
 80147a0:	f7ff ff8c 	bl	80146bc <__multadd>
 80147a4:	45a0      	cmp	r8, r4
 80147a6:	d1f5      	bne.n	8014794 <__s2b+0x4c>
 80147a8:	f1a5 0408 	sub.w	r4, r5, #8
 80147ac:	444c      	add	r4, r9
 80147ae:	1b2d      	subs	r5, r5, r4
 80147b0:	1963      	adds	r3, r4, r5
 80147b2:	42bb      	cmp	r3, r7
 80147b4:	db04      	blt.n	80147c0 <__s2b+0x78>
 80147b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80147ba:	340a      	adds	r4, #10
 80147bc:	2509      	movs	r5, #9
 80147be:	e7f6      	b.n	80147ae <__s2b+0x66>
 80147c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80147c4:	4601      	mov	r1, r0
 80147c6:	3b30      	subs	r3, #48	@ 0x30
 80147c8:	220a      	movs	r2, #10
 80147ca:	4630      	mov	r0, r6
 80147cc:	f7ff ff76 	bl	80146bc <__multadd>
 80147d0:	e7ee      	b.n	80147b0 <__s2b+0x68>
 80147d2:	bf00      	nop
 80147d4:	08017739 	.word	0x08017739
 80147d8:	0801774a 	.word	0x0801774a

080147dc <__hi0bits>:
 80147dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80147e0:	4603      	mov	r3, r0
 80147e2:	bf36      	itet	cc
 80147e4:	0403      	lslcc	r3, r0, #16
 80147e6:	2000      	movcs	r0, #0
 80147e8:	2010      	movcc	r0, #16
 80147ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80147ee:	bf3c      	itt	cc
 80147f0:	021b      	lslcc	r3, r3, #8
 80147f2:	3008      	addcc	r0, #8
 80147f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80147f8:	bf3c      	itt	cc
 80147fa:	011b      	lslcc	r3, r3, #4
 80147fc:	3004      	addcc	r0, #4
 80147fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014802:	bf3c      	itt	cc
 8014804:	009b      	lslcc	r3, r3, #2
 8014806:	3002      	addcc	r0, #2
 8014808:	2b00      	cmp	r3, #0
 801480a:	db05      	blt.n	8014818 <__hi0bits+0x3c>
 801480c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014810:	f100 0001 	add.w	r0, r0, #1
 8014814:	bf08      	it	eq
 8014816:	2020      	moveq	r0, #32
 8014818:	4770      	bx	lr

0801481a <__lo0bits>:
 801481a:	6803      	ldr	r3, [r0, #0]
 801481c:	4602      	mov	r2, r0
 801481e:	f013 0007 	ands.w	r0, r3, #7
 8014822:	d00b      	beq.n	801483c <__lo0bits+0x22>
 8014824:	07d9      	lsls	r1, r3, #31
 8014826:	d421      	bmi.n	801486c <__lo0bits+0x52>
 8014828:	0798      	lsls	r0, r3, #30
 801482a:	bf49      	itett	mi
 801482c:	085b      	lsrmi	r3, r3, #1
 801482e:	089b      	lsrpl	r3, r3, #2
 8014830:	2001      	movmi	r0, #1
 8014832:	6013      	strmi	r3, [r2, #0]
 8014834:	bf5c      	itt	pl
 8014836:	6013      	strpl	r3, [r2, #0]
 8014838:	2002      	movpl	r0, #2
 801483a:	4770      	bx	lr
 801483c:	b299      	uxth	r1, r3
 801483e:	b909      	cbnz	r1, 8014844 <__lo0bits+0x2a>
 8014840:	0c1b      	lsrs	r3, r3, #16
 8014842:	2010      	movs	r0, #16
 8014844:	b2d9      	uxtb	r1, r3
 8014846:	b909      	cbnz	r1, 801484c <__lo0bits+0x32>
 8014848:	3008      	adds	r0, #8
 801484a:	0a1b      	lsrs	r3, r3, #8
 801484c:	0719      	lsls	r1, r3, #28
 801484e:	bf04      	itt	eq
 8014850:	091b      	lsreq	r3, r3, #4
 8014852:	3004      	addeq	r0, #4
 8014854:	0799      	lsls	r1, r3, #30
 8014856:	bf04      	itt	eq
 8014858:	089b      	lsreq	r3, r3, #2
 801485a:	3002      	addeq	r0, #2
 801485c:	07d9      	lsls	r1, r3, #31
 801485e:	d403      	bmi.n	8014868 <__lo0bits+0x4e>
 8014860:	085b      	lsrs	r3, r3, #1
 8014862:	f100 0001 	add.w	r0, r0, #1
 8014866:	d003      	beq.n	8014870 <__lo0bits+0x56>
 8014868:	6013      	str	r3, [r2, #0]
 801486a:	4770      	bx	lr
 801486c:	2000      	movs	r0, #0
 801486e:	4770      	bx	lr
 8014870:	2020      	movs	r0, #32
 8014872:	4770      	bx	lr

08014874 <__i2b>:
 8014874:	b510      	push	{r4, lr}
 8014876:	460c      	mov	r4, r1
 8014878:	2101      	movs	r1, #1
 801487a:	f7ff febd 	bl	80145f8 <_Balloc>
 801487e:	4602      	mov	r2, r0
 8014880:	b928      	cbnz	r0, 801488e <__i2b+0x1a>
 8014882:	4b05      	ldr	r3, [pc, #20]	@ (8014898 <__i2b+0x24>)
 8014884:	4805      	ldr	r0, [pc, #20]	@ (801489c <__i2b+0x28>)
 8014886:	f240 1145 	movw	r1, #325	@ 0x145
 801488a:	f001 fdf1 	bl	8016470 <__assert_func>
 801488e:	2301      	movs	r3, #1
 8014890:	6144      	str	r4, [r0, #20]
 8014892:	6103      	str	r3, [r0, #16]
 8014894:	bd10      	pop	{r4, pc}
 8014896:	bf00      	nop
 8014898:	08017739 	.word	0x08017739
 801489c:	0801774a 	.word	0x0801774a

080148a0 <__multiply>:
 80148a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148a4:	4617      	mov	r7, r2
 80148a6:	690a      	ldr	r2, [r1, #16]
 80148a8:	693b      	ldr	r3, [r7, #16]
 80148aa:	429a      	cmp	r2, r3
 80148ac:	bfa8      	it	ge
 80148ae:	463b      	movge	r3, r7
 80148b0:	4689      	mov	r9, r1
 80148b2:	bfa4      	itt	ge
 80148b4:	460f      	movge	r7, r1
 80148b6:	4699      	movge	r9, r3
 80148b8:	693d      	ldr	r5, [r7, #16]
 80148ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80148be:	68bb      	ldr	r3, [r7, #8]
 80148c0:	6879      	ldr	r1, [r7, #4]
 80148c2:	eb05 060a 	add.w	r6, r5, sl
 80148c6:	42b3      	cmp	r3, r6
 80148c8:	b085      	sub	sp, #20
 80148ca:	bfb8      	it	lt
 80148cc:	3101      	addlt	r1, #1
 80148ce:	f7ff fe93 	bl	80145f8 <_Balloc>
 80148d2:	b930      	cbnz	r0, 80148e2 <__multiply+0x42>
 80148d4:	4602      	mov	r2, r0
 80148d6:	4b41      	ldr	r3, [pc, #260]	@ (80149dc <__multiply+0x13c>)
 80148d8:	4841      	ldr	r0, [pc, #260]	@ (80149e0 <__multiply+0x140>)
 80148da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80148de:	f001 fdc7 	bl	8016470 <__assert_func>
 80148e2:	f100 0414 	add.w	r4, r0, #20
 80148e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80148ea:	4623      	mov	r3, r4
 80148ec:	2200      	movs	r2, #0
 80148ee:	4573      	cmp	r3, lr
 80148f0:	d320      	bcc.n	8014934 <__multiply+0x94>
 80148f2:	f107 0814 	add.w	r8, r7, #20
 80148f6:	f109 0114 	add.w	r1, r9, #20
 80148fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80148fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8014902:	9302      	str	r3, [sp, #8]
 8014904:	1beb      	subs	r3, r5, r7
 8014906:	3b15      	subs	r3, #21
 8014908:	f023 0303 	bic.w	r3, r3, #3
 801490c:	3304      	adds	r3, #4
 801490e:	3715      	adds	r7, #21
 8014910:	42bd      	cmp	r5, r7
 8014912:	bf38      	it	cc
 8014914:	2304      	movcc	r3, #4
 8014916:	9301      	str	r3, [sp, #4]
 8014918:	9b02      	ldr	r3, [sp, #8]
 801491a:	9103      	str	r1, [sp, #12]
 801491c:	428b      	cmp	r3, r1
 801491e:	d80c      	bhi.n	801493a <__multiply+0x9a>
 8014920:	2e00      	cmp	r6, #0
 8014922:	dd03      	ble.n	801492c <__multiply+0x8c>
 8014924:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014928:	2b00      	cmp	r3, #0
 801492a:	d055      	beq.n	80149d8 <__multiply+0x138>
 801492c:	6106      	str	r6, [r0, #16]
 801492e:	b005      	add	sp, #20
 8014930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014934:	f843 2b04 	str.w	r2, [r3], #4
 8014938:	e7d9      	b.n	80148ee <__multiply+0x4e>
 801493a:	f8b1 a000 	ldrh.w	sl, [r1]
 801493e:	f1ba 0f00 	cmp.w	sl, #0
 8014942:	d01f      	beq.n	8014984 <__multiply+0xe4>
 8014944:	46c4      	mov	ip, r8
 8014946:	46a1      	mov	r9, r4
 8014948:	2700      	movs	r7, #0
 801494a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801494e:	f8d9 3000 	ldr.w	r3, [r9]
 8014952:	fa1f fb82 	uxth.w	fp, r2
 8014956:	b29b      	uxth	r3, r3
 8014958:	fb0a 330b 	mla	r3, sl, fp, r3
 801495c:	443b      	add	r3, r7
 801495e:	f8d9 7000 	ldr.w	r7, [r9]
 8014962:	0c12      	lsrs	r2, r2, #16
 8014964:	0c3f      	lsrs	r7, r7, #16
 8014966:	fb0a 7202 	mla	r2, sl, r2, r7
 801496a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801496e:	b29b      	uxth	r3, r3
 8014970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014974:	4565      	cmp	r5, ip
 8014976:	f849 3b04 	str.w	r3, [r9], #4
 801497a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801497e:	d8e4      	bhi.n	801494a <__multiply+0xaa>
 8014980:	9b01      	ldr	r3, [sp, #4]
 8014982:	50e7      	str	r7, [r4, r3]
 8014984:	9b03      	ldr	r3, [sp, #12]
 8014986:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801498a:	3104      	adds	r1, #4
 801498c:	f1b9 0f00 	cmp.w	r9, #0
 8014990:	d020      	beq.n	80149d4 <__multiply+0x134>
 8014992:	6823      	ldr	r3, [r4, #0]
 8014994:	4647      	mov	r7, r8
 8014996:	46a4      	mov	ip, r4
 8014998:	f04f 0a00 	mov.w	sl, #0
 801499c:	f8b7 b000 	ldrh.w	fp, [r7]
 80149a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80149a4:	fb09 220b 	mla	r2, r9, fp, r2
 80149a8:	4452      	add	r2, sl
 80149aa:	b29b      	uxth	r3, r3
 80149ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80149b0:	f84c 3b04 	str.w	r3, [ip], #4
 80149b4:	f857 3b04 	ldr.w	r3, [r7], #4
 80149b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80149bc:	f8bc 3000 	ldrh.w	r3, [ip]
 80149c0:	fb09 330a 	mla	r3, r9, sl, r3
 80149c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80149c8:	42bd      	cmp	r5, r7
 80149ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80149ce:	d8e5      	bhi.n	801499c <__multiply+0xfc>
 80149d0:	9a01      	ldr	r2, [sp, #4]
 80149d2:	50a3      	str	r3, [r4, r2]
 80149d4:	3404      	adds	r4, #4
 80149d6:	e79f      	b.n	8014918 <__multiply+0x78>
 80149d8:	3e01      	subs	r6, #1
 80149da:	e7a1      	b.n	8014920 <__multiply+0x80>
 80149dc:	08017739 	.word	0x08017739
 80149e0:	0801774a 	.word	0x0801774a

080149e4 <__pow5mult>:
 80149e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80149e8:	4615      	mov	r5, r2
 80149ea:	f012 0203 	ands.w	r2, r2, #3
 80149ee:	4607      	mov	r7, r0
 80149f0:	460e      	mov	r6, r1
 80149f2:	d007      	beq.n	8014a04 <__pow5mult+0x20>
 80149f4:	4c25      	ldr	r4, [pc, #148]	@ (8014a8c <__pow5mult+0xa8>)
 80149f6:	3a01      	subs	r2, #1
 80149f8:	2300      	movs	r3, #0
 80149fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80149fe:	f7ff fe5d 	bl	80146bc <__multadd>
 8014a02:	4606      	mov	r6, r0
 8014a04:	10ad      	asrs	r5, r5, #2
 8014a06:	d03d      	beq.n	8014a84 <__pow5mult+0xa0>
 8014a08:	69fc      	ldr	r4, [r7, #28]
 8014a0a:	b97c      	cbnz	r4, 8014a2c <__pow5mult+0x48>
 8014a0c:	2010      	movs	r0, #16
 8014a0e:	f7ff fd3d 	bl	801448c <malloc>
 8014a12:	4602      	mov	r2, r0
 8014a14:	61f8      	str	r0, [r7, #28]
 8014a16:	b928      	cbnz	r0, 8014a24 <__pow5mult+0x40>
 8014a18:	4b1d      	ldr	r3, [pc, #116]	@ (8014a90 <__pow5mult+0xac>)
 8014a1a:	481e      	ldr	r0, [pc, #120]	@ (8014a94 <__pow5mult+0xb0>)
 8014a1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014a20:	f001 fd26 	bl	8016470 <__assert_func>
 8014a24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014a28:	6004      	str	r4, [r0, #0]
 8014a2a:	60c4      	str	r4, [r0, #12]
 8014a2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014a30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014a34:	b94c      	cbnz	r4, 8014a4a <__pow5mult+0x66>
 8014a36:	f240 2171 	movw	r1, #625	@ 0x271
 8014a3a:	4638      	mov	r0, r7
 8014a3c:	f7ff ff1a 	bl	8014874 <__i2b>
 8014a40:	2300      	movs	r3, #0
 8014a42:	f8c8 0008 	str.w	r0, [r8, #8]
 8014a46:	4604      	mov	r4, r0
 8014a48:	6003      	str	r3, [r0, #0]
 8014a4a:	f04f 0900 	mov.w	r9, #0
 8014a4e:	07eb      	lsls	r3, r5, #31
 8014a50:	d50a      	bpl.n	8014a68 <__pow5mult+0x84>
 8014a52:	4631      	mov	r1, r6
 8014a54:	4622      	mov	r2, r4
 8014a56:	4638      	mov	r0, r7
 8014a58:	f7ff ff22 	bl	80148a0 <__multiply>
 8014a5c:	4631      	mov	r1, r6
 8014a5e:	4680      	mov	r8, r0
 8014a60:	4638      	mov	r0, r7
 8014a62:	f7ff fe09 	bl	8014678 <_Bfree>
 8014a66:	4646      	mov	r6, r8
 8014a68:	106d      	asrs	r5, r5, #1
 8014a6a:	d00b      	beq.n	8014a84 <__pow5mult+0xa0>
 8014a6c:	6820      	ldr	r0, [r4, #0]
 8014a6e:	b938      	cbnz	r0, 8014a80 <__pow5mult+0x9c>
 8014a70:	4622      	mov	r2, r4
 8014a72:	4621      	mov	r1, r4
 8014a74:	4638      	mov	r0, r7
 8014a76:	f7ff ff13 	bl	80148a0 <__multiply>
 8014a7a:	6020      	str	r0, [r4, #0]
 8014a7c:	f8c0 9000 	str.w	r9, [r0]
 8014a80:	4604      	mov	r4, r0
 8014a82:	e7e4      	b.n	8014a4e <__pow5mult+0x6a>
 8014a84:	4630      	mov	r0, r6
 8014a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014a8a:	bf00      	nop
 8014a8c:	0801785c 	.word	0x0801785c
 8014a90:	080176ca 	.word	0x080176ca
 8014a94:	0801774a 	.word	0x0801774a

08014a98 <__lshift>:
 8014a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a9c:	460c      	mov	r4, r1
 8014a9e:	6849      	ldr	r1, [r1, #4]
 8014aa0:	6923      	ldr	r3, [r4, #16]
 8014aa2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014aa6:	68a3      	ldr	r3, [r4, #8]
 8014aa8:	4607      	mov	r7, r0
 8014aaa:	4691      	mov	r9, r2
 8014aac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014ab0:	f108 0601 	add.w	r6, r8, #1
 8014ab4:	42b3      	cmp	r3, r6
 8014ab6:	db0b      	blt.n	8014ad0 <__lshift+0x38>
 8014ab8:	4638      	mov	r0, r7
 8014aba:	f7ff fd9d 	bl	80145f8 <_Balloc>
 8014abe:	4605      	mov	r5, r0
 8014ac0:	b948      	cbnz	r0, 8014ad6 <__lshift+0x3e>
 8014ac2:	4602      	mov	r2, r0
 8014ac4:	4b28      	ldr	r3, [pc, #160]	@ (8014b68 <__lshift+0xd0>)
 8014ac6:	4829      	ldr	r0, [pc, #164]	@ (8014b6c <__lshift+0xd4>)
 8014ac8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014acc:	f001 fcd0 	bl	8016470 <__assert_func>
 8014ad0:	3101      	adds	r1, #1
 8014ad2:	005b      	lsls	r3, r3, #1
 8014ad4:	e7ee      	b.n	8014ab4 <__lshift+0x1c>
 8014ad6:	2300      	movs	r3, #0
 8014ad8:	f100 0114 	add.w	r1, r0, #20
 8014adc:	f100 0210 	add.w	r2, r0, #16
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	4553      	cmp	r3, sl
 8014ae4:	db33      	blt.n	8014b4e <__lshift+0xb6>
 8014ae6:	6920      	ldr	r0, [r4, #16]
 8014ae8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014aec:	f104 0314 	add.w	r3, r4, #20
 8014af0:	f019 091f 	ands.w	r9, r9, #31
 8014af4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014af8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014afc:	d02b      	beq.n	8014b56 <__lshift+0xbe>
 8014afe:	f1c9 0e20 	rsb	lr, r9, #32
 8014b02:	468a      	mov	sl, r1
 8014b04:	2200      	movs	r2, #0
 8014b06:	6818      	ldr	r0, [r3, #0]
 8014b08:	fa00 f009 	lsl.w	r0, r0, r9
 8014b0c:	4310      	orrs	r0, r2
 8014b0e:	f84a 0b04 	str.w	r0, [sl], #4
 8014b12:	f853 2b04 	ldr.w	r2, [r3], #4
 8014b16:	459c      	cmp	ip, r3
 8014b18:	fa22 f20e 	lsr.w	r2, r2, lr
 8014b1c:	d8f3      	bhi.n	8014b06 <__lshift+0x6e>
 8014b1e:	ebac 0304 	sub.w	r3, ip, r4
 8014b22:	3b15      	subs	r3, #21
 8014b24:	f023 0303 	bic.w	r3, r3, #3
 8014b28:	3304      	adds	r3, #4
 8014b2a:	f104 0015 	add.w	r0, r4, #21
 8014b2e:	4560      	cmp	r0, ip
 8014b30:	bf88      	it	hi
 8014b32:	2304      	movhi	r3, #4
 8014b34:	50ca      	str	r2, [r1, r3]
 8014b36:	b10a      	cbz	r2, 8014b3c <__lshift+0xa4>
 8014b38:	f108 0602 	add.w	r6, r8, #2
 8014b3c:	3e01      	subs	r6, #1
 8014b3e:	4638      	mov	r0, r7
 8014b40:	612e      	str	r6, [r5, #16]
 8014b42:	4621      	mov	r1, r4
 8014b44:	f7ff fd98 	bl	8014678 <_Bfree>
 8014b48:	4628      	mov	r0, r5
 8014b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8014b52:	3301      	adds	r3, #1
 8014b54:	e7c5      	b.n	8014ae2 <__lshift+0x4a>
 8014b56:	3904      	subs	r1, #4
 8014b58:	f853 2b04 	ldr.w	r2, [r3], #4
 8014b5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014b60:	459c      	cmp	ip, r3
 8014b62:	d8f9      	bhi.n	8014b58 <__lshift+0xc0>
 8014b64:	e7ea      	b.n	8014b3c <__lshift+0xa4>
 8014b66:	bf00      	nop
 8014b68:	08017739 	.word	0x08017739
 8014b6c:	0801774a 	.word	0x0801774a

08014b70 <__mcmp>:
 8014b70:	690a      	ldr	r2, [r1, #16]
 8014b72:	4603      	mov	r3, r0
 8014b74:	6900      	ldr	r0, [r0, #16]
 8014b76:	1a80      	subs	r0, r0, r2
 8014b78:	b530      	push	{r4, r5, lr}
 8014b7a:	d10e      	bne.n	8014b9a <__mcmp+0x2a>
 8014b7c:	3314      	adds	r3, #20
 8014b7e:	3114      	adds	r1, #20
 8014b80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014b84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014b88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014b8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014b90:	4295      	cmp	r5, r2
 8014b92:	d003      	beq.n	8014b9c <__mcmp+0x2c>
 8014b94:	d205      	bcs.n	8014ba2 <__mcmp+0x32>
 8014b96:	f04f 30ff 	mov.w	r0, #4294967295
 8014b9a:	bd30      	pop	{r4, r5, pc}
 8014b9c:	42a3      	cmp	r3, r4
 8014b9e:	d3f3      	bcc.n	8014b88 <__mcmp+0x18>
 8014ba0:	e7fb      	b.n	8014b9a <__mcmp+0x2a>
 8014ba2:	2001      	movs	r0, #1
 8014ba4:	e7f9      	b.n	8014b9a <__mcmp+0x2a>
	...

08014ba8 <__mdiff>:
 8014ba8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bac:	4689      	mov	r9, r1
 8014bae:	4606      	mov	r6, r0
 8014bb0:	4611      	mov	r1, r2
 8014bb2:	4648      	mov	r0, r9
 8014bb4:	4614      	mov	r4, r2
 8014bb6:	f7ff ffdb 	bl	8014b70 <__mcmp>
 8014bba:	1e05      	subs	r5, r0, #0
 8014bbc:	d112      	bne.n	8014be4 <__mdiff+0x3c>
 8014bbe:	4629      	mov	r1, r5
 8014bc0:	4630      	mov	r0, r6
 8014bc2:	f7ff fd19 	bl	80145f8 <_Balloc>
 8014bc6:	4602      	mov	r2, r0
 8014bc8:	b928      	cbnz	r0, 8014bd6 <__mdiff+0x2e>
 8014bca:	4b3f      	ldr	r3, [pc, #252]	@ (8014cc8 <__mdiff+0x120>)
 8014bcc:	f240 2137 	movw	r1, #567	@ 0x237
 8014bd0:	483e      	ldr	r0, [pc, #248]	@ (8014ccc <__mdiff+0x124>)
 8014bd2:	f001 fc4d 	bl	8016470 <__assert_func>
 8014bd6:	2301      	movs	r3, #1
 8014bd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014bdc:	4610      	mov	r0, r2
 8014bde:	b003      	add	sp, #12
 8014be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014be4:	bfbc      	itt	lt
 8014be6:	464b      	movlt	r3, r9
 8014be8:	46a1      	movlt	r9, r4
 8014bea:	4630      	mov	r0, r6
 8014bec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014bf0:	bfba      	itte	lt
 8014bf2:	461c      	movlt	r4, r3
 8014bf4:	2501      	movlt	r5, #1
 8014bf6:	2500      	movge	r5, #0
 8014bf8:	f7ff fcfe 	bl	80145f8 <_Balloc>
 8014bfc:	4602      	mov	r2, r0
 8014bfe:	b918      	cbnz	r0, 8014c08 <__mdiff+0x60>
 8014c00:	4b31      	ldr	r3, [pc, #196]	@ (8014cc8 <__mdiff+0x120>)
 8014c02:	f240 2145 	movw	r1, #581	@ 0x245
 8014c06:	e7e3      	b.n	8014bd0 <__mdiff+0x28>
 8014c08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014c0c:	6926      	ldr	r6, [r4, #16]
 8014c0e:	60c5      	str	r5, [r0, #12]
 8014c10:	f109 0310 	add.w	r3, r9, #16
 8014c14:	f109 0514 	add.w	r5, r9, #20
 8014c18:	f104 0e14 	add.w	lr, r4, #20
 8014c1c:	f100 0b14 	add.w	fp, r0, #20
 8014c20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014c24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014c28:	9301      	str	r3, [sp, #4]
 8014c2a:	46d9      	mov	r9, fp
 8014c2c:	f04f 0c00 	mov.w	ip, #0
 8014c30:	9b01      	ldr	r3, [sp, #4]
 8014c32:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014c36:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014c3a:	9301      	str	r3, [sp, #4]
 8014c3c:	fa1f f38a 	uxth.w	r3, sl
 8014c40:	4619      	mov	r1, r3
 8014c42:	b283      	uxth	r3, r0
 8014c44:	1acb      	subs	r3, r1, r3
 8014c46:	0c00      	lsrs	r0, r0, #16
 8014c48:	4463      	add	r3, ip
 8014c4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014c4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014c52:	b29b      	uxth	r3, r3
 8014c54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014c58:	4576      	cmp	r6, lr
 8014c5a:	f849 3b04 	str.w	r3, [r9], #4
 8014c5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014c62:	d8e5      	bhi.n	8014c30 <__mdiff+0x88>
 8014c64:	1b33      	subs	r3, r6, r4
 8014c66:	3b15      	subs	r3, #21
 8014c68:	f023 0303 	bic.w	r3, r3, #3
 8014c6c:	3415      	adds	r4, #21
 8014c6e:	3304      	adds	r3, #4
 8014c70:	42a6      	cmp	r6, r4
 8014c72:	bf38      	it	cc
 8014c74:	2304      	movcc	r3, #4
 8014c76:	441d      	add	r5, r3
 8014c78:	445b      	add	r3, fp
 8014c7a:	461e      	mov	r6, r3
 8014c7c:	462c      	mov	r4, r5
 8014c7e:	4544      	cmp	r4, r8
 8014c80:	d30e      	bcc.n	8014ca0 <__mdiff+0xf8>
 8014c82:	f108 0103 	add.w	r1, r8, #3
 8014c86:	1b49      	subs	r1, r1, r5
 8014c88:	f021 0103 	bic.w	r1, r1, #3
 8014c8c:	3d03      	subs	r5, #3
 8014c8e:	45a8      	cmp	r8, r5
 8014c90:	bf38      	it	cc
 8014c92:	2100      	movcc	r1, #0
 8014c94:	440b      	add	r3, r1
 8014c96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014c9a:	b191      	cbz	r1, 8014cc2 <__mdiff+0x11a>
 8014c9c:	6117      	str	r7, [r2, #16]
 8014c9e:	e79d      	b.n	8014bdc <__mdiff+0x34>
 8014ca0:	f854 1b04 	ldr.w	r1, [r4], #4
 8014ca4:	46e6      	mov	lr, ip
 8014ca6:	0c08      	lsrs	r0, r1, #16
 8014ca8:	fa1c fc81 	uxtah	ip, ip, r1
 8014cac:	4471      	add	r1, lr
 8014cae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014cb2:	b289      	uxth	r1, r1
 8014cb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014cb8:	f846 1b04 	str.w	r1, [r6], #4
 8014cbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014cc0:	e7dd      	b.n	8014c7e <__mdiff+0xd6>
 8014cc2:	3f01      	subs	r7, #1
 8014cc4:	e7e7      	b.n	8014c96 <__mdiff+0xee>
 8014cc6:	bf00      	nop
 8014cc8:	08017739 	.word	0x08017739
 8014ccc:	0801774a 	.word	0x0801774a

08014cd0 <__ulp>:
 8014cd0:	b082      	sub	sp, #8
 8014cd2:	ed8d 0b00 	vstr	d0, [sp]
 8014cd6:	9a01      	ldr	r2, [sp, #4]
 8014cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8014d18 <__ulp+0x48>)
 8014cda:	4013      	ands	r3, r2
 8014cdc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	dc08      	bgt.n	8014cf6 <__ulp+0x26>
 8014ce4:	425b      	negs	r3, r3
 8014ce6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014cea:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014cee:	da04      	bge.n	8014cfa <__ulp+0x2a>
 8014cf0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014cf4:	4113      	asrs	r3, r2
 8014cf6:	2200      	movs	r2, #0
 8014cf8:	e008      	b.n	8014d0c <__ulp+0x3c>
 8014cfa:	f1a2 0314 	sub.w	r3, r2, #20
 8014cfe:	2b1e      	cmp	r3, #30
 8014d00:	bfda      	itte	le
 8014d02:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014d06:	40da      	lsrle	r2, r3
 8014d08:	2201      	movgt	r2, #1
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	4619      	mov	r1, r3
 8014d0e:	4610      	mov	r0, r2
 8014d10:	ec41 0b10 	vmov	d0, r0, r1
 8014d14:	b002      	add	sp, #8
 8014d16:	4770      	bx	lr
 8014d18:	7ff00000 	.word	0x7ff00000

08014d1c <__b2d>:
 8014d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d20:	6906      	ldr	r6, [r0, #16]
 8014d22:	f100 0814 	add.w	r8, r0, #20
 8014d26:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014d2a:	1f37      	subs	r7, r6, #4
 8014d2c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014d30:	4610      	mov	r0, r2
 8014d32:	f7ff fd53 	bl	80147dc <__hi0bits>
 8014d36:	f1c0 0320 	rsb	r3, r0, #32
 8014d3a:	280a      	cmp	r0, #10
 8014d3c:	600b      	str	r3, [r1, #0]
 8014d3e:	491b      	ldr	r1, [pc, #108]	@ (8014dac <__b2d+0x90>)
 8014d40:	dc15      	bgt.n	8014d6e <__b2d+0x52>
 8014d42:	f1c0 0c0b 	rsb	ip, r0, #11
 8014d46:	fa22 f30c 	lsr.w	r3, r2, ip
 8014d4a:	45b8      	cmp	r8, r7
 8014d4c:	ea43 0501 	orr.w	r5, r3, r1
 8014d50:	bf34      	ite	cc
 8014d52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014d56:	2300      	movcs	r3, #0
 8014d58:	3015      	adds	r0, #21
 8014d5a:	fa02 f000 	lsl.w	r0, r2, r0
 8014d5e:	fa23 f30c 	lsr.w	r3, r3, ip
 8014d62:	4303      	orrs	r3, r0
 8014d64:	461c      	mov	r4, r3
 8014d66:	ec45 4b10 	vmov	d0, r4, r5
 8014d6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d6e:	45b8      	cmp	r8, r7
 8014d70:	bf3a      	itte	cc
 8014d72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014d76:	f1a6 0708 	subcc.w	r7, r6, #8
 8014d7a:	2300      	movcs	r3, #0
 8014d7c:	380b      	subs	r0, #11
 8014d7e:	d012      	beq.n	8014da6 <__b2d+0x8a>
 8014d80:	f1c0 0120 	rsb	r1, r0, #32
 8014d84:	fa23 f401 	lsr.w	r4, r3, r1
 8014d88:	4082      	lsls	r2, r0
 8014d8a:	4322      	orrs	r2, r4
 8014d8c:	4547      	cmp	r7, r8
 8014d8e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014d92:	bf8c      	ite	hi
 8014d94:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014d98:	2200      	movls	r2, #0
 8014d9a:	4083      	lsls	r3, r0
 8014d9c:	40ca      	lsrs	r2, r1
 8014d9e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014da2:	4313      	orrs	r3, r2
 8014da4:	e7de      	b.n	8014d64 <__b2d+0x48>
 8014da6:	ea42 0501 	orr.w	r5, r2, r1
 8014daa:	e7db      	b.n	8014d64 <__b2d+0x48>
 8014dac:	3ff00000 	.word	0x3ff00000

08014db0 <__d2b>:
 8014db0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014db4:	460f      	mov	r7, r1
 8014db6:	2101      	movs	r1, #1
 8014db8:	ec59 8b10 	vmov	r8, r9, d0
 8014dbc:	4616      	mov	r6, r2
 8014dbe:	f7ff fc1b 	bl	80145f8 <_Balloc>
 8014dc2:	4604      	mov	r4, r0
 8014dc4:	b930      	cbnz	r0, 8014dd4 <__d2b+0x24>
 8014dc6:	4602      	mov	r2, r0
 8014dc8:	4b23      	ldr	r3, [pc, #140]	@ (8014e58 <__d2b+0xa8>)
 8014dca:	4824      	ldr	r0, [pc, #144]	@ (8014e5c <__d2b+0xac>)
 8014dcc:	f240 310f 	movw	r1, #783	@ 0x30f
 8014dd0:	f001 fb4e 	bl	8016470 <__assert_func>
 8014dd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014dd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014ddc:	b10d      	cbz	r5, 8014de2 <__d2b+0x32>
 8014dde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014de2:	9301      	str	r3, [sp, #4]
 8014de4:	f1b8 0300 	subs.w	r3, r8, #0
 8014de8:	d023      	beq.n	8014e32 <__d2b+0x82>
 8014dea:	4668      	mov	r0, sp
 8014dec:	9300      	str	r3, [sp, #0]
 8014dee:	f7ff fd14 	bl	801481a <__lo0bits>
 8014df2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014df6:	b1d0      	cbz	r0, 8014e2e <__d2b+0x7e>
 8014df8:	f1c0 0320 	rsb	r3, r0, #32
 8014dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8014e00:	430b      	orrs	r3, r1
 8014e02:	40c2      	lsrs	r2, r0
 8014e04:	6163      	str	r3, [r4, #20]
 8014e06:	9201      	str	r2, [sp, #4]
 8014e08:	9b01      	ldr	r3, [sp, #4]
 8014e0a:	61a3      	str	r3, [r4, #24]
 8014e0c:	2b00      	cmp	r3, #0
 8014e0e:	bf0c      	ite	eq
 8014e10:	2201      	moveq	r2, #1
 8014e12:	2202      	movne	r2, #2
 8014e14:	6122      	str	r2, [r4, #16]
 8014e16:	b1a5      	cbz	r5, 8014e42 <__d2b+0x92>
 8014e18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014e1c:	4405      	add	r5, r0
 8014e1e:	603d      	str	r5, [r7, #0]
 8014e20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014e24:	6030      	str	r0, [r6, #0]
 8014e26:	4620      	mov	r0, r4
 8014e28:	b003      	add	sp, #12
 8014e2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e2e:	6161      	str	r1, [r4, #20]
 8014e30:	e7ea      	b.n	8014e08 <__d2b+0x58>
 8014e32:	a801      	add	r0, sp, #4
 8014e34:	f7ff fcf1 	bl	801481a <__lo0bits>
 8014e38:	9b01      	ldr	r3, [sp, #4]
 8014e3a:	6163      	str	r3, [r4, #20]
 8014e3c:	3020      	adds	r0, #32
 8014e3e:	2201      	movs	r2, #1
 8014e40:	e7e8      	b.n	8014e14 <__d2b+0x64>
 8014e42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014e46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014e4a:	6038      	str	r0, [r7, #0]
 8014e4c:	6918      	ldr	r0, [r3, #16]
 8014e4e:	f7ff fcc5 	bl	80147dc <__hi0bits>
 8014e52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014e56:	e7e5      	b.n	8014e24 <__d2b+0x74>
 8014e58:	08017739 	.word	0x08017739
 8014e5c:	0801774a 	.word	0x0801774a

08014e60 <__ratio>:
 8014e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e64:	b085      	sub	sp, #20
 8014e66:	e9cd 1000 	strd	r1, r0, [sp]
 8014e6a:	a902      	add	r1, sp, #8
 8014e6c:	f7ff ff56 	bl	8014d1c <__b2d>
 8014e70:	9800      	ldr	r0, [sp, #0]
 8014e72:	a903      	add	r1, sp, #12
 8014e74:	ec55 4b10 	vmov	r4, r5, d0
 8014e78:	f7ff ff50 	bl	8014d1c <__b2d>
 8014e7c:	9b01      	ldr	r3, [sp, #4]
 8014e7e:	6919      	ldr	r1, [r3, #16]
 8014e80:	9b00      	ldr	r3, [sp, #0]
 8014e82:	691b      	ldr	r3, [r3, #16]
 8014e84:	1ac9      	subs	r1, r1, r3
 8014e86:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8014e8a:	1a9b      	subs	r3, r3, r2
 8014e8c:	ec5b ab10 	vmov	sl, fp, d0
 8014e90:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	bfce      	itee	gt
 8014e98:	462a      	movgt	r2, r5
 8014e9a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014e9e:	465a      	movle	r2, fp
 8014ea0:	462f      	mov	r7, r5
 8014ea2:	46d9      	mov	r9, fp
 8014ea4:	bfcc      	ite	gt
 8014ea6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8014eaa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8014eae:	464b      	mov	r3, r9
 8014eb0:	4652      	mov	r2, sl
 8014eb2:	4620      	mov	r0, r4
 8014eb4:	4639      	mov	r1, r7
 8014eb6:	f7eb fcf1 	bl	800089c <__aeabi_ddiv>
 8014eba:	ec41 0b10 	vmov	d0, r0, r1
 8014ebe:	b005      	add	sp, #20
 8014ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014ec4 <__copybits>:
 8014ec4:	3901      	subs	r1, #1
 8014ec6:	b570      	push	{r4, r5, r6, lr}
 8014ec8:	1149      	asrs	r1, r1, #5
 8014eca:	6914      	ldr	r4, [r2, #16]
 8014ecc:	3101      	adds	r1, #1
 8014ece:	f102 0314 	add.w	r3, r2, #20
 8014ed2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014ed6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014eda:	1f05      	subs	r5, r0, #4
 8014edc:	42a3      	cmp	r3, r4
 8014ede:	d30c      	bcc.n	8014efa <__copybits+0x36>
 8014ee0:	1aa3      	subs	r3, r4, r2
 8014ee2:	3b11      	subs	r3, #17
 8014ee4:	f023 0303 	bic.w	r3, r3, #3
 8014ee8:	3211      	adds	r2, #17
 8014eea:	42a2      	cmp	r2, r4
 8014eec:	bf88      	it	hi
 8014eee:	2300      	movhi	r3, #0
 8014ef0:	4418      	add	r0, r3
 8014ef2:	2300      	movs	r3, #0
 8014ef4:	4288      	cmp	r0, r1
 8014ef6:	d305      	bcc.n	8014f04 <__copybits+0x40>
 8014ef8:	bd70      	pop	{r4, r5, r6, pc}
 8014efa:	f853 6b04 	ldr.w	r6, [r3], #4
 8014efe:	f845 6f04 	str.w	r6, [r5, #4]!
 8014f02:	e7eb      	b.n	8014edc <__copybits+0x18>
 8014f04:	f840 3b04 	str.w	r3, [r0], #4
 8014f08:	e7f4      	b.n	8014ef4 <__copybits+0x30>

08014f0a <__any_on>:
 8014f0a:	f100 0214 	add.w	r2, r0, #20
 8014f0e:	6900      	ldr	r0, [r0, #16]
 8014f10:	114b      	asrs	r3, r1, #5
 8014f12:	4298      	cmp	r0, r3
 8014f14:	b510      	push	{r4, lr}
 8014f16:	db11      	blt.n	8014f3c <__any_on+0x32>
 8014f18:	dd0a      	ble.n	8014f30 <__any_on+0x26>
 8014f1a:	f011 011f 	ands.w	r1, r1, #31
 8014f1e:	d007      	beq.n	8014f30 <__any_on+0x26>
 8014f20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014f24:	fa24 f001 	lsr.w	r0, r4, r1
 8014f28:	fa00 f101 	lsl.w	r1, r0, r1
 8014f2c:	428c      	cmp	r4, r1
 8014f2e:	d10b      	bne.n	8014f48 <__any_on+0x3e>
 8014f30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014f34:	4293      	cmp	r3, r2
 8014f36:	d803      	bhi.n	8014f40 <__any_on+0x36>
 8014f38:	2000      	movs	r0, #0
 8014f3a:	bd10      	pop	{r4, pc}
 8014f3c:	4603      	mov	r3, r0
 8014f3e:	e7f7      	b.n	8014f30 <__any_on+0x26>
 8014f40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014f44:	2900      	cmp	r1, #0
 8014f46:	d0f5      	beq.n	8014f34 <__any_on+0x2a>
 8014f48:	2001      	movs	r0, #1
 8014f4a:	e7f6      	b.n	8014f3a <__any_on+0x30>

08014f4c <sulp>:
 8014f4c:	b570      	push	{r4, r5, r6, lr}
 8014f4e:	4604      	mov	r4, r0
 8014f50:	460d      	mov	r5, r1
 8014f52:	ec45 4b10 	vmov	d0, r4, r5
 8014f56:	4616      	mov	r6, r2
 8014f58:	f7ff feba 	bl	8014cd0 <__ulp>
 8014f5c:	ec51 0b10 	vmov	r0, r1, d0
 8014f60:	b17e      	cbz	r6, 8014f82 <sulp+0x36>
 8014f62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014f66:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	dd09      	ble.n	8014f82 <sulp+0x36>
 8014f6e:	051b      	lsls	r3, r3, #20
 8014f70:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8014f74:	2400      	movs	r4, #0
 8014f76:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8014f7a:	4622      	mov	r2, r4
 8014f7c:	462b      	mov	r3, r5
 8014f7e:	f7eb fb63 	bl	8000648 <__aeabi_dmul>
 8014f82:	ec41 0b10 	vmov	d0, r0, r1
 8014f86:	bd70      	pop	{r4, r5, r6, pc}

08014f88 <_strtod_l>:
 8014f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f8c:	b09f      	sub	sp, #124	@ 0x7c
 8014f8e:	460c      	mov	r4, r1
 8014f90:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014f92:	2200      	movs	r2, #0
 8014f94:	921a      	str	r2, [sp, #104]	@ 0x68
 8014f96:	9005      	str	r0, [sp, #20]
 8014f98:	f04f 0a00 	mov.w	sl, #0
 8014f9c:	f04f 0b00 	mov.w	fp, #0
 8014fa0:	460a      	mov	r2, r1
 8014fa2:	9219      	str	r2, [sp, #100]	@ 0x64
 8014fa4:	7811      	ldrb	r1, [r2, #0]
 8014fa6:	292b      	cmp	r1, #43	@ 0x2b
 8014fa8:	d04a      	beq.n	8015040 <_strtod_l+0xb8>
 8014faa:	d838      	bhi.n	801501e <_strtod_l+0x96>
 8014fac:	290d      	cmp	r1, #13
 8014fae:	d832      	bhi.n	8015016 <_strtod_l+0x8e>
 8014fb0:	2908      	cmp	r1, #8
 8014fb2:	d832      	bhi.n	801501a <_strtod_l+0x92>
 8014fb4:	2900      	cmp	r1, #0
 8014fb6:	d03b      	beq.n	8015030 <_strtod_l+0xa8>
 8014fb8:	2200      	movs	r2, #0
 8014fba:	920e      	str	r2, [sp, #56]	@ 0x38
 8014fbc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8014fbe:	782a      	ldrb	r2, [r5, #0]
 8014fc0:	2a30      	cmp	r2, #48	@ 0x30
 8014fc2:	f040 80b2 	bne.w	801512a <_strtod_l+0x1a2>
 8014fc6:	786a      	ldrb	r2, [r5, #1]
 8014fc8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014fcc:	2a58      	cmp	r2, #88	@ 0x58
 8014fce:	d16e      	bne.n	80150ae <_strtod_l+0x126>
 8014fd0:	9302      	str	r3, [sp, #8]
 8014fd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fd4:	9301      	str	r3, [sp, #4]
 8014fd6:	ab1a      	add	r3, sp, #104	@ 0x68
 8014fd8:	9300      	str	r3, [sp, #0]
 8014fda:	4a8f      	ldr	r2, [pc, #572]	@ (8015218 <_strtod_l+0x290>)
 8014fdc:	9805      	ldr	r0, [sp, #20]
 8014fde:	ab1b      	add	r3, sp, #108	@ 0x6c
 8014fe0:	a919      	add	r1, sp, #100	@ 0x64
 8014fe2:	f001 fadf 	bl	80165a4 <__gethex>
 8014fe6:	f010 060f 	ands.w	r6, r0, #15
 8014fea:	4604      	mov	r4, r0
 8014fec:	d005      	beq.n	8014ffa <_strtod_l+0x72>
 8014fee:	2e06      	cmp	r6, #6
 8014ff0:	d128      	bne.n	8015044 <_strtod_l+0xbc>
 8014ff2:	3501      	adds	r5, #1
 8014ff4:	2300      	movs	r3, #0
 8014ff6:	9519      	str	r5, [sp, #100]	@ 0x64
 8014ff8:	930e      	str	r3, [sp, #56]	@ 0x38
 8014ffa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	f040 858e 	bne.w	8015b1e <_strtod_l+0xb96>
 8015002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015004:	b1cb      	cbz	r3, 801503a <_strtod_l+0xb2>
 8015006:	4652      	mov	r2, sl
 8015008:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801500c:	ec43 2b10 	vmov	d0, r2, r3
 8015010:	b01f      	add	sp, #124	@ 0x7c
 8015012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015016:	2920      	cmp	r1, #32
 8015018:	d1ce      	bne.n	8014fb8 <_strtod_l+0x30>
 801501a:	3201      	adds	r2, #1
 801501c:	e7c1      	b.n	8014fa2 <_strtod_l+0x1a>
 801501e:	292d      	cmp	r1, #45	@ 0x2d
 8015020:	d1ca      	bne.n	8014fb8 <_strtod_l+0x30>
 8015022:	2101      	movs	r1, #1
 8015024:	910e      	str	r1, [sp, #56]	@ 0x38
 8015026:	1c51      	adds	r1, r2, #1
 8015028:	9119      	str	r1, [sp, #100]	@ 0x64
 801502a:	7852      	ldrb	r2, [r2, #1]
 801502c:	2a00      	cmp	r2, #0
 801502e:	d1c5      	bne.n	8014fbc <_strtod_l+0x34>
 8015030:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015032:	9419      	str	r4, [sp, #100]	@ 0x64
 8015034:	2b00      	cmp	r3, #0
 8015036:	f040 8570 	bne.w	8015b1a <_strtod_l+0xb92>
 801503a:	4652      	mov	r2, sl
 801503c:	465b      	mov	r3, fp
 801503e:	e7e5      	b.n	801500c <_strtod_l+0x84>
 8015040:	2100      	movs	r1, #0
 8015042:	e7ef      	b.n	8015024 <_strtod_l+0x9c>
 8015044:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8015046:	b13a      	cbz	r2, 8015058 <_strtod_l+0xd0>
 8015048:	2135      	movs	r1, #53	@ 0x35
 801504a:	a81c      	add	r0, sp, #112	@ 0x70
 801504c:	f7ff ff3a 	bl	8014ec4 <__copybits>
 8015050:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015052:	9805      	ldr	r0, [sp, #20]
 8015054:	f7ff fb10 	bl	8014678 <_Bfree>
 8015058:	3e01      	subs	r6, #1
 801505a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801505c:	2e04      	cmp	r6, #4
 801505e:	d806      	bhi.n	801506e <_strtod_l+0xe6>
 8015060:	e8df f006 	tbb	[pc, r6]
 8015064:	201d0314 	.word	0x201d0314
 8015068:	14          	.byte	0x14
 8015069:	00          	.byte	0x00
 801506a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801506e:	05e1      	lsls	r1, r4, #23
 8015070:	bf48      	it	mi
 8015072:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8015076:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801507a:	0d1b      	lsrs	r3, r3, #20
 801507c:	051b      	lsls	r3, r3, #20
 801507e:	2b00      	cmp	r3, #0
 8015080:	d1bb      	bne.n	8014ffa <_strtod_l+0x72>
 8015082:	f7fe fb1f 	bl	80136c4 <__errno>
 8015086:	2322      	movs	r3, #34	@ 0x22
 8015088:	6003      	str	r3, [r0, #0]
 801508a:	e7b6      	b.n	8014ffa <_strtod_l+0x72>
 801508c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8015090:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015094:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015098:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801509c:	e7e7      	b.n	801506e <_strtod_l+0xe6>
 801509e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8015220 <_strtod_l+0x298>
 80150a2:	e7e4      	b.n	801506e <_strtod_l+0xe6>
 80150a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80150a8:	f04f 3aff 	mov.w	sl, #4294967295
 80150ac:	e7df      	b.n	801506e <_strtod_l+0xe6>
 80150ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80150b0:	1c5a      	adds	r2, r3, #1
 80150b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80150b4:	785b      	ldrb	r3, [r3, #1]
 80150b6:	2b30      	cmp	r3, #48	@ 0x30
 80150b8:	d0f9      	beq.n	80150ae <_strtod_l+0x126>
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	d09d      	beq.n	8014ffa <_strtod_l+0x72>
 80150be:	2301      	movs	r3, #1
 80150c0:	2700      	movs	r7, #0
 80150c2:	9308      	str	r3, [sp, #32]
 80150c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80150c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80150c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80150ca:	46b9      	mov	r9, r7
 80150cc:	220a      	movs	r2, #10
 80150ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80150d0:	7805      	ldrb	r5, [r0, #0]
 80150d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80150d6:	b2d9      	uxtb	r1, r3
 80150d8:	2909      	cmp	r1, #9
 80150da:	d928      	bls.n	801512e <_strtod_l+0x1a6>
 80150dc:	494f      	ldr	r1, [pc, #316]	@ (801521c <_strtod_l+0x294>)
 80150de:	2201      	movs	r2, #1
 80150e0:	f001 f97a 	bl	80163d8 <strncmp>
 80150e4:	2800      	cmp	r0, #0
 80150e6:	d032      	beq.n	801514e <_strtod_l+0x1c6>
 80150e8:	2000      	movs	r0, #0
 80150ea:	462a      	mov	r2, r5
 80150ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80150ee:	464d      	mov	r5, r9
 80150f0:	4603      	mov	r3, r0
 80150f2:	2a65      	cmp	r2, #101	@ 0x65
 80150f4:	d001      	beq.n	80150fa <_strtod_l+0x172>
 80150f6:	2a45      	cmp	r2, #69	@ 0x45
 80150f8:	d114      	bne.n	8015124 <_strtod_l+0x19c>
 80150fa:	b91d      	cbnz	r5, 8015104 <_strtod_l+0x17c>
 80150fc:	9a08      	ldr	r2, [sp, #32]
 80150fe:	4302      	orrs	r2, r0
 8015100:	d096      	beq.n	8015030 <_strtod_l+0xa8>
 8015102:	2500      	movs	r5, #0
 8015104:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8015106:	1c62      	adds	r2, r4, #1
 8015108:	9219      	str	r2, [sp, #100]	@ 0x64
 801510a:	7862      	ldrb	r2, [r4, #1]
 801510c:	2a2b      	cmp	r2, #43	@ 0x2b
 801510e:	d07a      	beq.n	8015206 <_strtod_l+0x27e>
 8015110:	2a2d      	cmp	r2, #45	@ 0x2d
 8015112:	d07e      	beq.n	8015212 <_strtod_l+0x28a>
 8015114:	f04f 0c00 	mov.w	ip, #0
 8015118:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801511c:	2909      	cmp	r1, #9
 801511e:	f240 8085 	bls.w	801522c <_strtod_l+0x2a4>
 8015122:	9419      	str	r4, [sp, #100]	@ 0x64
 8015124:	f04f 0800 	mov.w	r8, #0
 8015128:	e0a5      	b.n	8015276 <_strtod_l+0x2ee>
 801512a:	2300      	movs	r3, #0
 801512c:	e7c8      	b.n	80150c0 <_strtod_l+0x138>
 801512e:	f1b9 0f08 	cmp.w	r9, #8
 8015132:	bfd8      	it	le
 8015134:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8015136:	f100 0001 	add.w	r0, r0, #1
 801513a:	bfda      	itte	le
 801513c:	fb02 3301 	mlale	r3, r2, r1, r3
 8015140:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8015142:	fb02 3707 	mlagt	r7, r2, r7, r3
 8015146:	f109 0901 	add.w	r9, r9, #1
 801514a:	9019      	str	r0, [sp, #100]	@ 0x64
 801514c:	e7bf      	b.n	80150ce <_strtod_l+0x146>
 801514e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015150:	1c5a      	adds	r2, r3, #1
 8015152:	9219      	str	r2, [sp, #100]	@ 0x64
 8015154:	785a      	ldrb	r2, [r3, #1]
 8015156:	f1b9 0f00 	cmp.w	r9, #0
 801515a:	d03b      	beq.n	80151d4 <_strtod_l+0x24c>
 801515c:	900a      	str	r0, [sp, #40]	@ 0x28
 801515e:	464d      	mov	r5, r9
 8015160:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8015164:	2b09      	cmp	r3, #9
 8015166:	d912      	bls.n	801518e <_strtod_l+0x206>
 8015168:	2301      	movs	r3, #1
 801516a:	e7c2      	b.n	80150f2 <_strtod_l+0x16a>
 801516c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801516e:	1c5a      	adds	r2, r3, #1
 8015170:	9219      	str	r2, [sp, #100]	@ 0x64
 8015172:	785a      	ldrb	r2, [r3, #1]
 8015174:	3001      	adds	r0, #1
 8015176:	2a30      	cmp	r2, #48	@ 0x30
 8015178:	d0f8      	beq.n	801516c <_strtod_l+0x1e4>
 801517a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801517e:	2b08      	cmp	r3, #8
 8015180:	f200 84d2 	bhi.w	8015b28 <_strtod_l+0xba0>
 8015184:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015186:	900a      	str	r0, [sp, #40]	@ 0x28
 8015188:	2000      	movs	r0, #0
 801518a:	930c      	str	r3, [sp, #48]	@ 0x30
 801518c:	4605      	mov	r5, r0
 801518e:	3a30      	subs	r2, #48	@ 0x30
 8015190:	f100 0301 	add.w	r3, r0, #1
 8015194:	d018      	beq.n	80151c8 <_strtod_l+0x240>
 8015196:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015198:	4419      	add	r1, r3
 801519a:	910a      	str	r1, [sp, #40]	@ 0x28
 801519c:	462e      	mov	r6, r5
 801519e:	f04f 0e0a 	mov.w	lr, #10
 80151a2:	1c71      	adds	r1, r6, #1
 80151a4:	eba1 0c05 	sub.w	ip, r1, r5
 80151a8:	4563      	cmp	r3, ip
 80151aa:	dc15      	bgt.n	80151d8 <_strtod_l+0x250>
 80151ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80151b0:	182b      	adds	r3, r5, r0
 80151b2:	2b08      	cmp	r3, #8
 80151b4:	f105 0501 	add.w	r5, r5, #1
 80151b8:	4405      	add	r5, r0
 80151ba:	dc1a      	bgt.n	80151f2 <_strtod_l+0x26a>
 80151bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80151be:	230a      	movs	r3, #10
 80151c0:	fb03 2301 	mla	r3, r3, r1, r2
 80151c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80151c6:	2300      	movs	r3, #0
 80151c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80151ca:	1c51      	adds	r1, r2, #1
 80151cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80151ce:	7852      	ldrb	r2, [r2, #1]
 80151d0:	4618      	mov	r0, r3
 80151d2:	e7c5      	b.n	8015160 <_strtod_l+0x1d8>
 80151d4:	4648      	mov	r0, r9
 80151d6:	e7ce      	b.n	8015176 <_strtod_l+0x1ee>
 80151d8:	2e08      	cmp	r6, #8
 80151da:	dc05      	bgt.n	80151e8 <_strtod_l+0x260>
 80151dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80151de:	fb0e f606 	mul.w	r6, lr, r6
 80151e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80151e4:	460e      	mov	r6, r1
 80151e6:	e7dc      	b.n	80151a2 <_strtod_l+0x21a>
 80151e8:	2910      	cmp	r1, #16
 80151ea:	bfd8      	it	le
 80151ec:	fb0e f707 	mulle.w	r7, lr, r7
 80151f0:	e7f8      	b.n	80151e4 <_strtod_l+0x25c>
 80151f2:	2b0f      	cmp	r3, #15
 80151f4:	bfdc      	itt	le
 80151f6:	230a      	movle	r3, #10
 80151f8:	fb03 2707 	mlale	r7, r3, r7, r2
 80151fc:	e7e3      	b.n	80151c6 <_strtod_l+0x23e>
 80151fe:	2300      	movs	r3, #0
 8015200:	930a      	str	r3, [sp, #40]	@ 0x28
 8015202:	2301      	movs	r3, #1
 8015204:	e77a      	b.n	80150fc <_strtod_l+0x174>
 8015206:	f04f 0c00 	mov.w	ip, #0
 801520a:	1ca2      	adds	r2, r4, #2
 801520c:	9219      	str	r2, [sp, #100]	@ 0x64
 801520e:	78a2      	ldrb	r2, [r4, #2]
 8015210:	e782      	b.n	8015118 <_strtod_l+0x190>
 8015212:	f04f 0c01 	mov.w	ip, #1
 8015216:	e7f8      	b.n	801520a <_strtod_l+0x282>
 8015218:	0801796c 	.word	0x0801796c
 801521c:	080177a3 	.word	0x080177a3
 8015220:	7ff00000 	.word	0x7ff00000
 8015224:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015226:	1c51      	adds	r1, r2, #1
 8015228:	9119      	str	r1, [sp, #100]	@ 0x64
 801522a:	7852      	ldrb	r2, [r2, #1]
 801522c:	2a30      	cmp	r2, #48	@ 0x30
 801522e:	d0f9      	beq.n	8015224 <_strtod_l+0x29c>
 8015230:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8015234:	2908      	cmp	r1, #8
 8015236:	f63f af75 	bhi.w	8015124 <_strtod_l+0x19c>
 801523a:	3a30      	subs	r2, #48	@ 0x30
 801523c:	9209      	str	r2, [sp, #36]	@ 0x24
 801523e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015240:	920f      	str	r2, [sp, #60]	@ 0x3c
 8015242:	f04f 080a 	mov.w	r8, #10
 8015246:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015248:	1c56      	adds	r6, r2, #1
 801524a:	9619      	str	r6, [sp, #100]	@ 0x64
 801524c:	7852      	ldrb	r2, [r2, #1]
 801524e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8015252:	f1be 0f09 	cmp.w	lr, #9
 8015256:	d939      	bls.n	80152cc <_strtod_l+0x344>
 8015258:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801525a:	1a76      	subs	r6, r6, r1
 801525c:	2e08      	cmp	r6, #8
 801525e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8015262:	dc03      	bgt.n	801526c <_strtod_l+0x2e4>
 8015264:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015266:	4588      	cmp	r8, r1
 8015268:	bfa8      	it	ge
 801526a:	4688      	movge	r8, r1
 801526c:	f1bc 0f00 	cmp.w	ip, #0
 8015270:	d001      	beq.n	8015276 <_strtod_l+0x2ee>
 8015272:	f1c8 0800 	rsb	r8, r8, #0
 8015276:	2d00      	cmp	r5, #0
 8015278:	d14e      	bne.n	8015318 <_strtod_l+0x390>
 801527a:	9908      	ldr	r1, [sp, #32]
 801527c:	4308      	orrs	r0, r1
 801527e:	f47f aebc 	bne.w	8014ffa <_strtod_l+0x72>
 8015282:	2b00      	cmp	r3, #0
 8015284:	f47f aed4 	bne.w	8015030 <_strtod_l+0xa8>
 8015288:	2a69      	cmp	r2, #105	@ 0x69
 801528a:	d028      	beq.n	80152de <_strtod_l+0x356>
 801528c:	dc25      	bgt.n	80152da <_strtod_l+0x352>
 801528e:	2a49      	cmp	r2, #73	@ 0x49
 8015290:	d025      	beq.n	80152de <_strtod_l+0x356>
 8015292:	2a4e      	cmp	r2, #78	@ 0x4e
 8015294:	f47f aecc 	bne.w	8015030 <_strtod_l+0xa8>
 8015298:	499a      	ldr	r1, [pc, #616]	@ (8015504 <_strtod_l+0x57c>)
 801529a:	a819      	add	r0, sp, #100	@ 0x64
 801529c:	f001 fba4 	bl	80169e8 <__match>
 80152a0:	2800      	cmp	r0, #0
 80152a2:	f43f aec5 	beq.w	8015030 <_strtod_l+0xa8>
 80152a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80152a8:	781b      	ldrb	r3, [r3, #0]
 80152aa:	2b28      	cmp	r3, #40	@ 0x28
 80152ac:	d12e      	bne.n	801530c <_strtod_l+0x384>
 80152ae:	4996      	ldr	r1, [pc, #600]	@ (8015508 <_strtod_l+0x580>)
 80152b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80152b2:	a819      	add	r0, sp, #100	@ 0x64
 80152b4:	f001 fbac 	bl	8016a10 <__hexnan>
 80152b8:	2805      	cmp	r0, #5
 80152ba:	d127      	bne.n	801530c <_strtod_l+0x384>
 80152bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80152be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80152c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80152c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80152ca:	e696      	b.n	8014ffa <_strtod_l+0x72>
 80152cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80152ce:	fb08 2101 	mla	r1, r8, r1, r2
 80152d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80152d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80152d8:	e7b5      	b.n	8015246 <_strtod_l+0x2be>
 80152da:	2a6e      	cmp	r2, #110	@ 0x6e
 80152dc:	e7da      	b.n	8015294 <_strtod_l+0x30c>
 80152de:	498b      	ldr	r1, [pc, #556]	@ (801550c <_strtod_l+0x584>)
 80152e0:	a819      	add	r0, sp, #100	@ 0x64
 80152e2:	f001 fb81 	bl	80169e8 <__match>
 80152e6:	2800      	cmp	r0, #0
 80152e8:	f43f aea2 	beq.w	8015030 <_strtod_l+0xa8>
 80152ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80152ee:	4988      	ldr	r1, [pc, #544]	@ (8015510 <_strtod_l+0x588>)
 80152f0:	3b01      	subs	r3, #1
 80152f2:	a819      	add	r0, sp, #100	@ 0x64
 80152f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80152f6:	f001 fb77 	bl	80169e8 <__match>
 80152fa:	b910      	cbnz	r0, 8015302 <_strtod_l+0x37a>
 80152fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80152fe:	3301      	adds	r3, #1
 8015300:	9319      	str	r3, [sp, #100]	@ 0x64
 8015302:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8015520 <_strtod_l+0x598>
 8015306:	f04f 0a00 	mov.w	sl, #0
 801530a:	e676      	b.n	8014ffa <_strtod_l+0x72>
 801530c:	4881      	ldr	r0, [pc, #516]	@ (8015514 <_strtod_l+0x58c>)
 801530e:	f001 f8a7 	bl	8016460 <nan>
 8015312:	ec5b ab10 	vmov	sl, fp, d0
 8015316:	e670      	b.n	8014ffa <_strtod_l+0x72>
 8015318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801531a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801531c:	eba8 0303 	sub.w	r3, r8, r3
 8015320:	f1b9 0f00 	cmp.w	r9, #0
 8015324:	bf08      	it	eq
 8015326:	46a9      	moveq	r9, r5
 8015328:	2d10      	cmp	r5, #16
 801532a:	9309      	str	r3, [sp, #36]	@ 0x24
 801532c:	462c      	mov	r4, r5
 801532e:	bfa8      	it	ge
 8015330:	2410      	movge	r4, #16
 8015332:	f7eb f90f 	bl	8000554 <__aeabi_ui2d>
 8015336:	2d09      	cmp	r5, #9
 8015338:	4682      	mov	sl, r0
 801533a:	468b      	mov	fp, r1
 801533c:	dc13      	bgt.n	8015366 <_strtod_l+0x3de>
 801533e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015340:	2b00      	cmp	r3, #0
 8015342:	f43f ae5a 	beq.w	8014ffa <_strtod_l+0x72>
 8015346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015348:	dd78      	ble.n	801543c <_strtod_l+0x4b4>
 801534a:	2b16      	cmp	r3, #22
 801534c:	dc5f      	bgt.n	801540e <_strtod_l+0x486>
 801534e:	4972      	ldr	r1, [pc, #456]	@ (8015518 <_strtod_l+0x590>)
 8015350:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015354:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015358:	4652      	mov	r2, sl
 801535a:	465b      	mov	r3, fp
 801535c:	f7eb f974 	bl	8000648 <__aeabi_dmul>
 8015360:	4682      	mov	sl, r0
 8015362:	468b      	mov	fp, r1
 8015364:	e649      	b.n	8014ffa <_strtod_l+0x72>
 8015366:	4b6c      	ldr	r3, [pc, #432]	@ (8015518 <_strtod_l+0x590>)
 8015368:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801536c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8015370:	f7eb f96a 	bl	8000648 <__aeabi_dmul>
 8015374:	4682      	mov	sl, r0
 8015376:	4638      	mov	r0, r7
 8015378:	468b      	mov	fp, r1
 801537a:	f7eb f8eb 	bl	8000554 <__aeabi_ui2d>
 801537e:	4602      	mov	r2, r0
 8015380:	460b      	mov	r3, r1
 8015382:	4650      	mov	r0, sl
 8015384:	4659      	mov	r1, fp
 8015386:	f7ea ffa9 	bl	80002dc <__adddf3>
 801538a:	2d0f      	cmp	r5, #15
 801538c:	4682      	mov	sl, r0
 801538e:	468b      	mov	fp, r1
 8015390:	ddd5      	ble.n	801533e <_strtod_l+0x3b6>
 8015392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015394:	1b2c      	subs	r4, r5, r4
 8015396:	441c      	add	r4, r3
 8015398:	2c00      	cmp	r4, #0
 801539a:	f340 8093 	ble.w	80154c4 <_strtod_l+0x53c>
 801539e:	f014 030f 	ands.w	r3, r4, #15
 80153a2:	d00a      	beq.n	80153ba <_strtod_l+0x432>
 80153a4:	495c      	ldr	r1, [pc, #368]	@ (8015518 <_strtod_l+0x590>)
 80153a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80153aa:	4652      	mov	r2, sl
 80153ac:	465b      	mov	r3, fp
 80153ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80153b2:	f7eb f949 	bl	8000648 <__aeabi_dmul>
 80153b6:	4682      	mov	sl, r0
 80153b8:	468b      	mov	fp, r1
 80153ba:	f034 040f 	bics.w	r4, r4, #15
 80153be:	d073      	beq.n	80154a8 <_strtod_l+0x520>
 80153c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80153c4:	dd49      	ble.n	801545a <_strtod_l+0x4d2>
 80153c6:	2400      	movs	r4, #0
 80153c8:	46a0      	mov	r8, r4
 80153ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80153cc:	46a1      	mov	r9, r4
 80153ce:	9a05      	ldr	r2, [sp, #20]
 80153d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8015520 <_strtod_l+0x598>
 80153d4:	2322      	movs	r3, #34	@ 0x22
 80153d6:	6013      	str	r3, [r2, #0]
 80153d8:	f04f 0a00 	mov.w	sl, #0
 80153dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80153de:	2b00      	cmp	r3, #0
 80153e0:	f43f ae0b 	beq.w	8014ffa <_strtod_l+0x72>
 80153e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80153e6:	9805      	ldr	r0, [sp, #20]
 80153e8:	f7ff f946 	bl	8014678 <_Bfree>
 80153ec:	9805      	ldr	r0, [sp, #20]
 80153ee:	4649      	mov	r1, r9
 80153f0:	f7ff f942 	bl	8014678 <_Bfree>
 80153f4:	9805      	ldr	r0, [sp, #20]
 80153f6:	4641      	mov	r1, r8
 80153f8:	f7ff f93e 	bl	8014678 <_Bfree>
 80153fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80153fe:	9805      	ldr	r0, [sp, #20]
 8015400:	f7ff f93a 	bl	8014678 <_Bfree>
 8015404:	9805      	ldr	r0, [sp, #20]
 8015406:	4621      	mov	r1, r4
 8015408:	f7ff f936 	bl	8014678 <_Bfree>
 801540c:	e5f5      	b.n	8014ffa <_strtod_l+0x72>
 801540e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015410:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8015414:	4293      	cmp	r3, r2
 8015416:	dbbc      	blt.n	8015392 <_strtod_l+0x40a>
 8015418:	4c3f      	ldr	r4, [pc, #252]	@ (8015518 <_strtod_l+0x590>)
 801541a:	f1c5 050f 	rsb	r5, r5, #15
 801541e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8015422:	4652      	mov	r2, sl
 8015424:	465b      	mov	r3, fp
 8015426:	e9d1 0100 	ldrd	r0, r1, [r1]
 801542a:	f7eb f90d 	bl	8000648 <__aeabi_dmul>
 801542e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015430:	1b5d      	subs	r5, r3, r5
 8015432:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8015436:	e9d4 2300 	ldrd	r2, r3, [r4]
 801543a:	e78f      	b.n	801535c <_strtod_l+0x3d4>
 801543c:	3316      	adds	r3, #22
 801543e:	dba8      	blt.n	8015392 <_strtod_l+0x40a>
 8015440:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015442:	eba3 0808 	sub.w	r8, r3, r8
 8015446:	4b34      	ldr	r3, [pc, #208]	@ (8015518 <_strtod_l+0x590>)
 8015448:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801544c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8015450:	4650      	mov	r0, sl
 8015452:	4659      	mov	r1, fp
 8015454:	f7eb fa22 	bl	800089c <__aeabi_ddiv>
 8015458:	e782      	b.n	8015360 <_strtod_l+0x3d8>
 801545a:	2300      	movs	r3, #0
 801545c:	4f2f      	ldr	r7, [pc, #188]	@ (801551c <_strtod_l+0x594>)
 801545e:	1124      	asrs	r4, r4, #4
 8015460:	4650      	mov	r0, sl
 8015462:	4659      	mov	r1, fp
 8015464:	461e      	mov	r6, r3
 8015466:	2c01      	cmp	r4, #1
 8015468:	dc21      	bgt.n	80154ae <_strtod_l+0x526>
 801546a:	b10b      	cbz	r3, 8015470 <_strtod_l+0x4e8>
 801546c:	4682      	mov	sl, r0
 801546e:	468b      	mov	fp, r1
 8015470:	492a      	ldr	r1, [pc, #168]	@ (801551c <_strtod_l+0x594>)
 8015472:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8015476:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801547a:	4652      	mov	r2, sl
 801547c:	465b      	mov	r3, fp
 801547e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015482:	f7eb f8e1 	bl	8000648 <__aeabi_dmul>
 8015486:	4b26      	ldr	r3, [pc, #152]	@ (8015520 <_strtod_l+0x598>)
 8015488:	460a      	mov	r2, r1
 801548a:	400b      	ands	r3, r1
 801548c:	4925      	ldr	r1, [pc, #148]	@ (8015524 <_strtod_l+0x59c>)
 801548e:	428b      	cmp	r3, r1
 8015490:	4682      	mov	sl, r0
 8015492:	d898      	bhi.n	80153c6 <_strtod_l+0x43e>
 8015494:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8015498:	428b      	cmp	r3, r1
 801549a:	bf86      	itte	hi
 801549c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8015528 <_strtod_l+0x5a0>
 80154a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80154a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80154a8:	2300      	movs	r3, #0
 80154aa:	9308      	str	r3, [sp, #32]
 80154ac:	e076      	b.n	801559c <_strtod_l+0x614>
 80154ae:	07e2      	lsls	r2, r4, #31
 80154b0:	d504      	bpl.n	80154bc <_strtod_l+0x534>
 80154b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80154b6:	f7eb f8c7 	bl	8000648 <__aeabi_dmul>
 80154ba:	2301      	movs	r3, #1
 80154bc:	3601      	adds	r6, #1
 80154be:	1064      	asrs	r4, r4, #1
 80154c0:	3708      	adds	r7, #8
 80154c2:	e7d0      	b.n	8015466 <_strtod_l+0x4de>
 80154c4:	d0f0      	beq.n	80154a8 <_strtod_l+0x520>
 80154c6:	4264      	negs	r4, r4
 80154c8:	f014 020f 	ands.w	r2, r4, #15
 80154cc:	d00a      	beq.n	80154e4 <_strtod_l+0x55c>
 80154ce:	4b12      	ldr	r3, [pc, #72]	@ (8015518 <_strtod_l+0x590>)
 80154d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80154d4:	4650      	mov	r0, sl
 80154d6:	4659      	mov	r1, fp
 80154d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154dc:	f7eb f9de 	bl	800089c <__aeabi_ddiv>
 80154e0:	4682      	mov	sl, r0
 80154e2:	468b      	mov	fp, r1
 80154e4:	1124      	asrs	r4, r4, #4
 80154e6:	d0df      	beq.n	80154a8 <_strtod_l+0x520>
 80154e8:	2c1f      	cmp	r4, #31
 80154ea:	dd1f      	ble.n	801552c <_strtod_l+0x5a4>
 80154ec:	2400      	movs	r4, #0
 80154ee:	46a0      	mov	r8, r4
 80154f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80154f2:	46a1      	mov	r9, r4
 80154f4:	9a05      	ldr	r2, [sp, #20]
 80154f6:	2322      	movs	r3, #34	@ 0x22
 80154f8:	f04f 0a00 	mov.w	sl, #0
 80154fc:	f04f 0b00 	mov.w	fp, #0
 8015500:	6013      	str	r3, [r2, #0]
 8015502:	e76b      	b.n	80153dc <_strtod_l+0x454>
 8015504:	08017691 	.word	0x08017691
 8015508:	08017958 	.word	0x08017958
 801550c:	08017689 	.word	0x08017689
 8015510:	080176c0 	.word	0x080176c0
 8015514:	080177f9 	.word	0x080177f9
 8015518:	08017890 	.word	0x08017890
 801551c:	08017868 	.word	0x08017868
 8015520:	7ff00000 	.word	0x7ff00000
 8015524:	7ca00000 	.word	0x7ca00000
 8015528:	7fefffff 	.word	0x7fefffff
 801552c:	f014 0310 	ands.w	r3, r4, #16
 8015530:	bf18      	it	ne
 8015532:	236a      	movne	r3, #106	@ 0x6a
 8015534:	4ea9      	ldr	r6, [pc, #676]	@ (80157dc <_strtod_l+0x854>)
 8015536:	9308      	str	r3, [sp, #32]
 8015538:	4650      	mov	r0, sl
 801553a:	4659      	mov	r1, fp
 801553c:	2300      	movs	r3, #0
 801553e:	07e7      	lsls	r7, r4, #31
 8015540:	d504      	bpl.n	801554c <_strtod_l+0x5c4>
 8015542:	e9d6 2300 	ldrd	r2, r3, [r6]
 8015546:	f7eb f87f 	bl	8000648 <__aeabi_dmul>
 801554a:	2301      	movs	r3, #1
 801554c:	1064      	asrs	r4, r4, #1
 801554e:	f106 0608 	add.w	r6, r6, #8
 8015552:	d1f4      	bne.n	801553e <_strtod_l+0x5b6>
 8015554:	b10b      	cbz	r3, 801555a <_strtod_l+0x5d2>
 8015556:	4682      	mov	sl, r0
 8015558:	468b      	mov	fp, r1
 801555a:	9b08      	ldr	r3, [sp, #32]
 801555c:	b1b3      	cbz	r3, 801558c <_strtod_l+0x604>
 801555e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8015562:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8015566:	2b00      	cmp	r3, #0
 8015568:	4659      	mov	r1, fp
 801556a:	dd0f      	ble.n	801558c <_strtod_l+0x604>
 801556c:	2b1f      	cmp	r3, #31
 801556e:	dd56      	ble.n	801561e <_strtod_l+0x696>
 8015570:	2b34      	cmp	r3, #52	@ 0x34
 8015572:	bfde      	ittt	le
 8015574:	f04f 33ff 	movle.w	r3, #4294967295
 8015578:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801557c:	4093      	lslle	r3, r2
 801557e:	f04f 0a00 	mov.w	sl, #0
 8015582:	bfcc      	ite	gt
 8015584:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8015588:	ea03 0b01 	andle.w	fp, r3, r1
 801558c:	2200      	movs	r2, #0
 801558e:	2300      	movs	r3, #0
 8015590:	4650      	mov	r0, sl
 8015592:	4659      	mov	r1, fp
 8015594:	f7eb fac0 	bl	8000b18 <__aeabi_dcmpeq>
 8015598:	2800      	cmp	r0, #0
 801559a:	d1a7      	bne.n	80154ec <_strtod_l+0x564>
 801559c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801559e:	9300      	str	r3, [sp, #0]
 80155a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80155a2:	9805      	ldr	r0, [sp, #20]
 80155a4:	462b      	mov	r3, r5
 80155a6:	464a      	mov	r2, r9
 80155a8:	f7ff f8ce 	bl	8014748 <__s2b>
 80155ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 80155ae:	2800      	cmp	r0, #0
 80155b0:	f43f af09 	beq.w	80153c6 <_strtod_l+0x43e>
 80155b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80155b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80155b8:	2a00      	cmp	r2, #0
 80155ba:	eba3 0308 	sub.w	r3, r3, r8
 80155be:	bfa8      	it	ge
 80155c0:	2300      	movge	r3, #0
 80155c2:	9312      	str	r3, [sp, #72]	@ 0x48
 80155c4:	2400      	movs	r4, #0
 80155c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80155ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80155cc:	46a0      	mov	r8, r4
 80155ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80155d0:	9805      	ldr	r0, [sp, #20]
 80155d2:	6859      	ldr	r1, [r3, #4]
 80155d4:	f7ff f810 	bl	80145f8 <_Balloc>
 80155d8:	4681      	mov	r9, r0
 80155da:	2800      	cmp	r0, #0
 80155dc:	f43f aef7 	beq.w	80153ce <_strtod_l+0x446>
 80155e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80155e2:	691a      	ldr	r2, [r3, #16]
 80155e4:	3202      	adds	r2, #2
 80155e6:	f103 010c 	add.w	r1, r3, #12
 80155ea:	0092      	lsls	r2, r2, #2
 80155ec:	300c      	adds	r0, #12
 80155ee:	f7fe f896 	bl	801371e <memcpy>
 80155f2:	ec4b ab10 	vmov	d0, sl, fp
 80155f6:	9805      	ldr	r0, [sp, #20]
 80155f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80155fa:	a91b      	add	r1, sp, #108	@ 0x6c
 80155fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8015600:	f7ff fbd6 	bl	8014db0 <__d2b>
 8015604:	901a      	str	r0, [sp, #104]	@ 0x68
 8015606:	2800      	cmp	r0, #0
 8015608:	f43f aee1 	beq.w	80153ce <_strtod_l+0x446>
 801560c:	9805      	ldr	r0, [sp, #20]
 801560e:	2101      	movs	r1, #1
 8015610:	f7ff f930 	bl	8014874 <__i2b>
 8015614:	4680      	mov	r8, r0
 8015616:	b948      	cbnz	r0, 801562c <_strtod_l+0x6a4>
 8015618:	f04f 0800 	mov.w	r8, #0
 801561c:	e6d7      	b.n	80153ce <_strtod_l+0x446>
 801561e:	f04f 32ff 	mov.w	r2, #4294967295
 8015622:	fa02 f303 	lsl.w	r3, r2, r3
 8015626:	ea03 0a0a 	and.w	sl, r3, sl
 801562a:	e7af      	b.n	801558c <_strtod_l+0x604>
 801562c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801562e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8015630:	2d00      	cmp	r5, #0
 8015632:	bfab      	itete	ge
 8015634:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8015636:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8015638:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801563a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801563c:	bfac      	ite	ge
 801563e:	18ef      	addge	r7, r5, r3
 8015640:	1b5e      	sublt	r6, r3, r5
 8015642:	9b08      	ldr	r3, [sp, #32]
 8015644:	1aed      	subs	r5, r5, r3
 8015646:	4415      	add	r5, r2
 8015648:	4b65      	ldr	r3, [pc, #404]	@ (80157e0 <_strtod_l+0x858>)
 801564a:	3d01      	subs	r5, #1
 801564c:	429d      	cmp	r5, r3
 801564e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8015652:	da50      	bge.n	80156f6 <_strtod_l+0x76e>
 8015654:	1b5b      	subs	r3, r3, r5
 8015656:	2b1f      	cmp	r3, #31
 8015658:	eba2 0203 	sub.w	r2, r2, r3
 801565c:	f04f 0101 	mov.w	r1, #1
 8015660:	dc3d      	bgt.n	80156de <_strtod_l+0x756>
 8015662:	fa01 f303 	lsl.w	r3, r1, r3
 8015666:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015668:	2300      	movs	r3, #0
 801566a:	9310      	str	r3, [sp, #64]	@ 0x40
 801566c:	18bd      	adds	r5, r7, r2
 801566e:	9b08      	ldr	r3, [sp, #32]
 8015670:	42af      	cmp	r7, r5
 8015672:	4416      	add	r6, r2
 8015674:	441e      	add	r6, r3
 8015676:	463b      	mov	r3, r7
 8015678:	bfa8      	it	ge
 801567a:	462b      	movge	r3, r5
 801567c:	42b3      	cmp	r3, r6
 801567e:	bfa8      	it	ge
 8015680:	4633      	movge	r3, r6
 8015682:	2b00      	cmp	r3, #0
 8015684:	bfc2      	ittt	gt
 8015686:	1aed      	subgt	r5, r5, r3
 8015688:	1af6      	subgt	r6, r6, r3
 801568a:	1aff      	subgt	r7, r7, r3
 801568c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801568e:	2b00      	cmp	r3, #0
 8015690:	dd16      	ble.n	80156c0 <_strtod_l+0x738>
 8015692:	4641      	mov	r1, r8
 8015694:	9805      	ldr	r0, [sp, #20]
 8015696:	461a      	mov	r2, r3
 8015698:	f7ff f9a4 	bl	80149e4 <__pow5mult>
 801569c:	4680      	mov	r8, r0
 801569e:	2800      	cmp	r0, #0
 80156a0:	d0ba      	beq.n	8015618 <_strtod_l+0x690>
 80156a2:	4601      	mov	r1, r0
 80156a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80156a6:	9805      	ldr	r0, [sp, #20]
 80156a8:	f7ff f8fa 	bl	80148a0 <__multiply>
 80156ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80156ae:	2800      	cmp	r0, #0
 80156b0:	f43f ae8d 	beq.w	80153ce <_strtod_l+0x446>
 80156b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80156b6:	9805      	ldr	r0, [sp, #20]
 80156b8:	f7fe ffde 	bl	8014678 <_Bfree>
 80156bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80156be:	931a      	str	r3, [sp, #104]	@ 0x68
 80156c0:	2d00      	cmp	r5, #0
 80156c2:	dc1d      	bgt.n	8015700 <_strtod_l+0x778>
 80156c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	dd23      	ble.n	8015712 <_strtod_l+0x78a>
 80156ca:	4649      	mov	r1, r9
 80156cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80156ce:	9805      	ldr	r0, [sp, #20]
 80156d0:	f7ff f988 	bl	80149e4 <__pow5mult>
 80156d4:	4681      	mov	r9, r0
 80156d6:	b9e0      	cbnz	r0, 8015712 <_strtod_l+0x78a>
 80156d8:	f04f 0900 	mov.w	r9, #0
 80156dc:	e677      	b.n	80153ce <_strtod_l+0x446>
 80156de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80156e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80156e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80156ea:	35e2      	adds	r5, #226	@ 0xe2
 80156ec:	fa01 f305 	lsl.w	r3, r1, r5
 80156f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80156f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80156f4:	e7ba      	b.n	801566c <_strtod_l+0x6e4>
 80156f6:	2300      	movs	r3, #0
 80156f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80156fa:	2301      	movs	r3, #1
 80156fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80156fe:	e7b5      	b.n	801566c <_strtod_l+0x6e4>
 8015700:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015702:	9805      	ldr	r0, [sp, #20]
 8015704:	462a      	mov	r2, r5
 8015706:	f7ff f9c7 	bl	8014a98 <__lshift>
 801570a:	901a      	str	r0, [sp, #104]	@ 0x68
 801570c:	2800      	cmp	r0, #0
 801570e:	d1d9      	bne.n	80156c4 <_strtod_l+0x73c>
 8015710:	e65d      	b.n	80153ce <_strtod_l+0x446>
 8015712:	2e00      	cmp	r6, #0
 8015714:	dd07      	ble.n	8015726 <_strtod_l+0x79e>
 8015716:	4649      	mov	r1, r9
 8015718:	9805      	ldr	r0, [sp, #20]
 801571a:	4632      	mov	r2, r6
 801571c:	f7ff f9bc 	bl	8014a98 <__lshift>
 8015720:	4681      	mov	r9, r0
 8015722:	2800      	cmp	r0, #0
 8015724:	d0d8      	beq.n	80156d8 <_strtod_l+0x750>
 8015726:	2f00      	cmp	r7, #0
 8015728:	dd08      	ble.n	801573c <_strtod_l+0x7b4>
 801572a:	4641      	mov	r1, r8
 801572c:	9805      	ldr	r0, [sp, #20]
 801572e:	463a      	mov	r2, r7
 8015730:	f7ff f9b2 	bl	8014a98 <__lshift>
 8015734:	4680      	mov	r8, r0
 8015736:	2800      	cmp	r0, #0
 8015738:	f43f ae49 	beq.w	80153ce <_strtod_l+0x446>
 801573c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801573e:	9805      	ldr	r0, [sp, #20]
 8015740:	464a      	mov	r2, r9
 8015742:	f7ff fa31 	bl	8014ba8 <__mdiff>
 8015746:	4604      	mov	r4, r0
 8015748:	2800      	cmp	r0, #0
 801574a:	f43f ae40 	beq.w	80153ce <_strtod_l+0x446>
 801574e:	68c3      	ldr	r3, [r0, #12]
 8015750:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015752:	2300      	movs	r3, #0
 8015754:	60c3      	str	r3, [r0, #12]
 8015756:	4641      	mov	r1, r8
 8015758:	f7ff fa0a 	bl	8014b70 <__mcmp>
 801575c:	2800      	cmp	r0, #0
 801575e:	da45      	bge.n	80157ec <_strtod_l+0x864>
 8015760:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015762:	ea53 030a 	orrs.w	r3, r3, sl
 8015766:	d16b      	bne.n	8015840 <_strtod_l+0x8b8>
 8015768:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801576c:	2b00      	cmp	r3, #0
 801576e:	d167      	bne.n	8015840 <_strtod_l+0x8b8>
 8015770:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015774:	0d1b      	lsrs	r3, r3, #20
 8015776:	051b      	lsls	r3, r3, #20
 8015778:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801577c:	d960      	bls.n	8015840 <_strtod_l+0x8b8>
 801577e:	6963      	ldr	r3, [r4, #20]
 8015780:	b913      	cbnz	r3, 8015788 <_strtod_l+0x800>
 8015782:	6923      	ldr	r3, [r4, #16]
 8015784:	2b01      	cmp	r3, #1
 8015786:	dd5b      	ble.n	8015840 <_strtod_l+0x8b8>
 8015788:	4621      	mov	r1, r4
 801578a:	2201      	movs	r2, #1
 801578c:	9805      	ldr	r0, [sp, #20]
 801578e:	f7ff f983 	bl	8014a98 <__lshift>
 8015792:	4641      	mov	r1, r8
 8015794:	4604      	mov	r4, r0
 8015796:	f7ff f9eb 	bl	8014b70 <__mcmp>
 801579a:	2800      	cmp	r0, #0
 801579c:	dd50      	ble.n	8015840 <_strtod_l+0x8b8>
 801579e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80157a2:	9a08      	ldr	r2, [sp, #32]
 80157a4:	0d1b      	lsrs	r3, r3, #20
 80157a6:	051b      	lsls	r3, r3, #20
 80157a8:	2a00      	cmp	r2, #0
 80157aa:	d06a      	beq.n	8015882 <_strtod_l+0x8fa>
 80157ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80157b0:	d867      	bhi.n	8015882 <_strtod_l+0x8fa>
 80157b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80157b6:	f67f ae9d 	bls.w	80154f4 <_strtod_l+0x56c>
 80157ba:	4b0a      	ldr	r3, [pc, #40]	@ (80157e4 <_strtod_l+0x85c>)
 80157bc:	4650      	mov	r0, sl
 80157be:	4659      	mov	r1, fp
 80157c0:	2200      	movs	r2, #0
 80157c2:	f7ea ff41 	bl	8000648 <__aeabi_dmul>
 80157c6:	4b08      	ldr	r3, [pc, #32]	@ (80157e8 <_strtod_l+0x860>)
 80157c8:	400b      	ands	r3, r1
 80157ca:	4682      	mov	sl, r0
 80157cc:	468b      	mov	fp, r1
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	f47f ae08 	bne.w	80153e4 <_strtod_l+0x45c>
 80157d4:	9a05      	ldr	r2, [sp, #20]
 80157d6:	2322      	movs	r3, #34	@ 0x22
 80157d8:	6013      	str	r3, [r2, #0]
 80157da:	e603      	b.n	80153e4 <_strtod_l+0x45c>
 80157dc:	08017980 	.word	0x08017980
 80157e0:	fffffc02 	.word	0xfffffc02
 80157e4:	39500000 	.word	0x39500000
 80157e8:	7ff00000 	.word	0x7ff00000
 80157ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80157f0:	d165      	bne.n	80158be <_strtod_l+0x936>
 80157f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80157f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80157f8:	b35a      	cbz	r2, 8015852 <_strtod_l+0x8ca>
 80157fa:	4a9f      	ldr	r2, [pc, #636]	@ (8015a78 <_strtod_l+0xaf0>)
 80157fc:	4293      	cmp	r3, r2
 80157fe:	d12b      	bne.n	8015858 <_strtod_l+0x8d0>
 8015800:	9b08      	ldr	r3, [sp, #32]
 8015802:	4651      	mov	r1, sl
 8015804:	b303      	cbz	r3, 8015848 <_strtod_l+0x8c0>
 8015806:	4b9d      	ldr	r3, [pc, #628]	@ (8015a7c <_strtod_l+0xaf4>)
 8015808:	465a      	mov	r2, fp
 801580a:	4013      	ands	r3, r2
 801580c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8015810:	f04f 32ff 	mov.w	r2, #4294967295
 8015814:	d81b      	bhi.n	801584e <_strtod_l+0x8c6>
 8015816:	0d1b      	lsrs	r3, r3, #20
 8015818:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801581c:	fa02 f303 	lsl.w	r3, r2, r3
 8015820:	4299      	cmp	r1, r3
 8015822:	d119      	bne.n	8015858 <_strtod_l+0x8d0>
 8015824:	4b96      	ldr	r3, [pc, #600]	@ (8015a80 <_strtod_l+0xaf8>)
 8015826:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015828:	429a      	cmp	r2, r3
 801582a:	d102      	bne.n	8015832 <_strtod_l+0x8aa>
 801582c:	3101      	adds	r1, #1
 801582e:	f43f adce 	beq.w	80153ce <_strtod_l+0x446>
 8015832:	4b92      	ldr	r3, [pc, #584]	@ (8015a7c <_strtod_l+0xaf4>)
 8015834:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015836:	401a      	ands	r2, r3
 8015838:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801583c:	f04f 0a00 	mov.w	sl, #0
 8015840:	9b08      	ldr	r3, [sp, #32]
 8015842:	2b00      	cmp	r3, #0
 8015844:	d1b9      	bne.n	80157ba <_strtod_l+0x832>
 8015846:	e5cd      	b.n	80153e4 <_strtod_l+0x45c>
 8015848:	f04f 33ff 	mov.w	r3, #4294967295
 801584c:	e7e8      	b.n	8015820 <_strtod_l+0x898>
 801584e:	4613      	mov	r3, r2
 8015850:	e7e6      	b.n	8015820 <_strtod_l+0x898>
 8015852:	ea53 030a 	orrs.w	r3, r3, sl
 8015856:	d0a2      	beq.n	801579e <_strtod_l+0x816>
 8015858:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801585a:	b1db      	cbz	r3, 8015894 <_strtod_l+0x90c>
 801585c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801585e:	4213      	tst	r3, r2
 8015860:	d0ee      	beq.n	8015840 <_strtod_l+0x8b8>
 8015862:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015864:	9a08      	ldr	r2, [sp, #32]
 8015866:	4650      	mov	r0, sl
 8015868:	4659      	mov	r1, fp
 801586a:	b1bb      	cbz	r3, 801589c <_strtod_l+0x914>
 801586c:	f7ff fb6e 	bl	8014f4c <sulp>
 8015870:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015874:	ec53 2b10 	vmov	r2, r3, d0
 8015878:	f7ea fd30 	bl	80002dc <__adddf3>
 801587c:	4682      	mov	sl, r0
 801587e:	468b      	mov	fp, r1
 8015880:	e7de      	b.n	8015840 <_strtod_l+0x8b8>
 8015882:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8015886:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801588a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801588e:	f04f 3aff 	mov.w	sl, #4294967295
 8015892:	e7d5      	b.n	8015840 <_strtod_l+0x8b8>
 8015894:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015896:	ea13 0f0a 	tst.w	r3, sl
 801589a:	e7e1      	b.n	8015860 <_strtod_l+0x8d8>
 801589c:	f7ff fb56 	bl	8014f4c <sulp>
 80158a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80158a4:	ec53 2b10 	vmov	r2, r3, d0
 80158a8:	f7ea fd16 	bl	80002d8 <__aeabi_dsub>
 80158ac:	2200      	movs	r2, #0
 80158ae:	2300      	movs	r3, #0
 80158b0:	4682      	mov	sl, r0
 80158b2:	468b      	mov	fp, r1
 80158b4:	f7eb f930 	bl	8000b18 <__aeabi_dcmpeq>
 80158b8:	2800      	cmp	r0, #0
 80158ba:	d0c1      	beq.n	8015840 <_strtod_l+0x8b8>
 80158bc:	e61a      	b.n	80154f4 <_strtod_l+0x56c>
 80158be:	4641      	mov	r1, r8
 80158c0:	4620      	mov	r0, r4
 80158c2:	f7ff facd 	bl	8014e60 <__ratio>
 80158c6:	ec57 6b10 	vmov	r6, r7, d0
 80158ca:	2200      	movs	r2, #0
 80158cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80158d0:	4630      	mov	r0, r6
 80158d2:	4639      	mov	r1, r7
 80158d4:	f7eb f934 	bl	8000b40 <__aeabi_dcmple>
 80158d8:	2800      	cmp	r0, #0
 80158da:	d06f      	beq.n	80159bc <_strtod_l+0xa34>
 80158dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d17a      	bne.n	80159d8 <_strtod_l+0xa50>
 80158e2:	f1ba 0f00 	cmp.w	sl, #0
 80158e6:	d158      	bne.n	801599a <_strtod_l+0xa12>
 80158e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80158ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d15a      	bne.n	80159a8 <_strtod_l+0xa20>
 80158f2:	4b64      	ldr	r3, [pc, #400]	@ (8015a84 <_strtod_l+0xafc>)
 80158f4:	2200      	movs	r2, #0
 80158f6:	4630      	mov	r0, r6
 80158f8:	4639      	mov	r1, r7
 80158fa:	f7eb f917 	bl	8000b2c <__aeabi_dcmplt>
 80158fe:	2800      	cmp	r0, #0
 8015900:	d159      	bne.n	80159b6 <_strtod_l+0xa2e>
 8015902:	4630      	mov	r0, r6
 8015904:	4639      	mov	r1, r7
 8015906:	4b60      	ldr	r3, [pc, #384]	@ (8015a88 <_strtod_l+0xb00>)
 8015908:	2200      	movs	r2, #0
 801590a:	f7ea fe9d 	bl	8000648 <__aeabi_dmul>
 801590e:	4606      	mov	r6, r0
 8015910:	460f      	mov	r7, r1
 8015912:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8015916:	9606      	str	r6, [sp, #24]
 8015918:	9307      	str	r3, [sp, #28]
 801591a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801591e:	4d57      	ldr	r5, [pc, #348]	@ (8015a7c <_strtod_l+0xaf4>)
 8015920:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8015924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015926:	401d      	ands	r5, r3
 8015928:	4b58      	ldr	r3, [pc, #352]	@ (8015a8c <_strtod_l+0xb04>)
 801592a:	429d      	cmp	r5, r3
 801592c:	f040 80b2 	bne.w	8015a94 <_strtod_l+0xb0c>
 8015930:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015932:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8015936:	ec4b ab10 	vmov	d0, sl, fp
 801593a:	f7ff f9c9 	bl	8014cd0 <__ulp>
 801593e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015942:	ec51 0b10 	vmov	r0, r1, d0
 8015946:	f7ea fe7f 	bl	8000648 <__aeabi_dmul>
 801594a:	4652      	mov	r2, sl
 801594c:	465b      	mov	r3, fp
 801594e:	f7ea fcc5 	bl	80002dc <__adddf3>
 8015952:	460b      	mov	r3, r1
 8015954:	4949      	ldr	r1, [pc, #292]	@ (8015a7c <_strtod_l+0xaf4>)
 8015956:	4a4e      	ldr	r2, [pc, #312]	@ (8015a90 <_strtod_l+0xb08>)
 8015958:	4019      	ands	r1, r3
 801595a:	4291      	cmp	r1, r2
 801595c:	4682      	mov	sl, r0
 801595e:	d942      	bls.n	80159e6 <_strtod_l+0xa5e>
 8015960:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015962:	4b47      	ldr	r3, [pc, #284]	@ (8015a80 <_strtod_l+0xaf8>)
 8015964:	429a      	cmp	r2, r3
 8015966:	d103      	bne.n	8015970 <_strtod_l+0x9e8>
 8015968:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801596a:	3301      	adds	r3, #1
 801596c:	f43f ad2f 	beq.w	80153ce <_strtod_l+0x446>
 8015970:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8015a80 <_strtod_l+0xaf8>
 8015974:	f04f 3aff 	mov.w	sl, #4294967295
 8015978:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801597a:	9805      	ldr	r0, [sp, #20]
 801597c:	f7fe fe7c 	bl	8014678 <_Bfree>
 8015980:	9805      	ldr	r0, [sp, #20]
 8015982:	4649      	mov	r1, r9
 8015984:	f7fe fe78 	bl	8014678 <_Bfree>
 8015988:	9805      	ldr	r0, [sp, #20]
 801598a:	4641      	mov	r1, r8
 801598c:	f7fe fe74 	bl	8014678 <_Bfree>
 8015990:	9805      	ldr	r0, [sp, #20]
 8015992:	4621      	mov	r1, r4
 8015994:	f7fe fe70 	bl	8014678 <_Bfree>
 8015998:	e619      	b.n	80155ce <_strtod_l+0x646>
 801599a:	f1ba 0f01 	cmp.w	sl, #1
 801599e:	d103      	bne.n	80159a8 <_strtod_l+0xa20>
 80159a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80159a2:	2b00      	cmp	r3, #0
 80159a4:	f43f ada6 	beq.w	80154f4 <_strtod_l+0x56c>
 80159a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8015a58 <_strtod_l+0xad0>
 80159ac:	4f35      	ldr	r7, [pc, #212]	@ (8015a84 <_strtod_l+0xafc>)
 80159ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80159b2:	2600      	movs	r6, #0
 80159b4:	e7b1      	b.n	801591a <_strtod_l+0x992>
 80159b6:	4f34      	ldr	r7, [pc, #208]	@ (8015a88 <_strtod_l+0xb00>)
 80159b8:	2600      	movs	r6, #0
 80159ba:	e7aa      	b.n	8015912 <_strtod_l+0x98a>
 80159bc:	4b32      	ldr	r3, [pc, #200]	@ (8015a88 <_strtod_l+0xb00>)
 80159be:	4630      	mov	r0, r6
 80159c0:	4639      	mov	r1, r7
 80159c2:	2200      	movs	r2, #0
 80159c4:	f7ea fe40 	bl	8000648 <__aeabi_dmul>
 80159c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80159ca:	4606      	mov	r6, r0
 80159cc:	460f      	mov	r7, r1
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d09f      	beq.n	8015912 <_strtod_l+0x98a>
 80159d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80159d6:	e7a0      	b.n	801591a <_strtod_l+0x992>
 80159d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8015a60 <_strtod_l+0xad8>
 80159dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80159e0:	ec57 6b17 	vmov	r6, r7, d7
 80159e4:	e799      	b.n	801591a <_strtod_l+0x992>
 80159e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80159ea:	9b08      	ldr	r3, [sp, #32]
 80159ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80159f0:	2b00      	cmp	r3, #0
 80159f2:	d1c1      	bne.n	8015978 <_strtod_l+0x9f0>
 80159f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80159f8:	0d1b      	lsrs	r3, r3, #20
 80159fa:	051b      	lsls	r3, r3, #20
 80159fc:	429d      	cmp	r5, r3
 80159fe:	d1bb      	bne.n	8015978 <_strtod_l+0x9f0>
 8015a00:	4630      	mov	r0, r6
 8015a02:	4639      	mov	r1, r7
 8015a04:	f7eb f980 	bl	8000d08 <__aeabi_d2lz>
 8015a08:	f7ea fdf0 	bl	80005ec <__aeabi_l2d>
 8015a0c:	4602      	mov	r2, r0
 8015a0e:	460b      	mov	r3, r1
 8015a10:	4630      	mov	r0, r6
 8015a12:	4639      	mov	r1, r7
 8015a14:	f7ea fc60 	bl	80002d8 <__aeabi_dsub>
 8015a18:	460b      	mov	r3, r1
 8015a1a:	4602      	mov	r2, r0
 8015a1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8015a20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8015a24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015a26:	ea46 060a 	orr.w	r6, r6, sl
 8015a2a:	431e      	orrs	r6, r3
 8015a2c:	d06f      	beq.n	8015b0e <_strtod_l+0xb86>
 8015a2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8015a68 <_strtod_l+0xae0>)
 8015a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a34:	f7eb f87a 	bl	8000b2c <__aeabi_dcmplt>
 8015a38:	2800      	cmp	r0, #0
 8015a3a:	f47f acd3 	bne.w	80153e4 <_strtod_l+0x45c>
 8015a3e:	a30c      	add	r3, pc, #48	@ (adr r3, 8015a70 <_strtod_l+0xae8>)
 8015a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015a48:	f7eb f88e 	bl	8000b68 <__aeabi_dcmpgt>
 8015a4c:	2800      	cmp	r0, #0
 8015a4e:	d093      	beq.n	8015978 <_strtod_l+0x9f0>
 8015a50:	e4c8      	b.n	80153e4 <_strtod_l+0x45c>
 8015a52:	bf00      	nop
 8015a54:	f3af 8000 	nop.w
 8015a58:	00000000 	.word	0x00000000
 8015a5c:	bff00000 	.word	0xbff00000
 8015a60:	00000000 	.word	0x00000000
 8015a64:	3ff00000 	.word	0x3ff00000
 8015a68:	94a03595 	.word	0x94a03595
 8015a6c:	3fdfffff 	.word	0x3fdfffff
 8015a70:	35afe535 	.word	0x35afe535
 8015a74:	3fe00000 	.word	0x3fe00000
 8015a78:	000fffff 	.word	0x000fffff
 8015a7c:	7ff00000 	.word	0x7ff00000
 8015a80:	7fefffff 	.word	0x7fefffff
 8015a84:	3ff00000 	.word	0x3ff00000
 8015a88:	3fe00000 	.word	0x3fe00000
 8015a8c:	7fe00000 	.word	0x7fe00000
 8015a90:	7c9fffff 	.word	0x7c9fffff
 8015a94:	9b08      	ldr	r3, [sp, #32]
 8015a96:	b323      	cbz	r3, 8015ae2 <_strtod_l+0xb5a>
 8015a98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8015a9c:	d821      	bhi.n	8015ae2 <_strtod_l+0xb5a>
 8015a9e:	a328      	add	r3, pc, #160	@ (adr r3, 8015b40 <_strtod_l+0xbb8>)
 8015aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aa4:	4630      	mov	r0, r6
 8015aa6:	4639      	mov	r1, r7
 8015aa8:	f7eb f84a 	bl	8000b40 <__aeabi_dcmple>
 8015aac:	b1a0      	cbz	r0, 8015ad8 <_strtod_l+0xb50>
 8015aae:	4639      	mov	r1, r7
 8015ab0:	4630      	mov	r0, r6
 8015ab2:	f7eb f8a1 	bl	8000bf8 <__aeabi_d2uiz>
 8015ab6:	2801      	cmp	r0, #1
 8015ab8:	bf38      	it	cc
 8015aba:	2001      	movcc	r0, #1
 8015abc:	f7ea fd4a 	bl	8000554 <__aeabi_ui2d>
 8015ac0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015ac2:	4606      	mov	r6, r0
 8015ac4:	460f      	mov	r7, r1
 8015ac6:	b9fb      	cbnz	r3, 8015b08 <_strtod_l+0xb80>
 8015ac8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015acc:	9014      	str	r0, [sp, #80]	@ 0x50
 8015ace:	9315      	str	r3, [sp, #84]	@ 0x54
 8015ad0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8015ad4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8015ad8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015ada:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8015ade:	1b5b      	subs	r3, r3, r5
 8015ae0:	9311      	str	r3, [sp, #68]	@ 0x44
 8015ae2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8015ae6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8015aea:	f7ff f8f1 	bl	8014cd0 <__ulp>
 8015aee:	4650      	mov	r0, sl
 8015af0:	ec53 2b10 	vmov	r2, r3, d0
 8015af4:	4659      	mov	r1, fp
 8015af6:	f7ea fda7 	bl	8000648 <__aeabi_dmul>
 8015afa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8015afe:	f7ea fbed 	bl	80002dc <__adddf3>
 8015b02:	4682      	mov	sl, r0
 8015b04:	468b      	mov	fp, r1
 8015b06:	e770      	b.n	80159ea <_strtod_l+0xa62>
 8015b08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8015b0c:	e7e0      	b.n	8015ad0 <_strtod_l+0xb48>
 8015b0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8015b48 <_strtod_l+0xbc0>)
 8015b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b14:	f7eb f80a 	bl	8000b2c <__aeabi_dcmplt>
 8015b18:	e798      	b.n	8015a4c <_strtod_l+0xac4>
 8015b1a:	2300      	movs	r3, #0
 8015b1c:	930e      	str	r3, [sp, #56]	@ 0x38
 8015b1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8015b20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015b22:	6013      	str	r3, [r2, #0]
 8015b24:	f7ff ba6d 	b.w	8015002 <_strtod_l+0x7a>
 8015b28:	2a65      	cmp	r2, #101	@ 0x65
 8015b2a:	f43f ab68 	beq.w	80151fe <_strtod_l+0x276>
 8015b2e:	2a45      	cmp	r2, #69	@ 0x45
 8015b30:	f43f ab65 	beq.w	80151fe <_strtod_l+0x276>
 8015b34:	2301      	movs	r3, #1
 8015b36:	f7ff bba0 	b.w	801527a <_strtod_l+0x2f2>
 8015b3a:	bf00      	nop
 8015b3c:	f3af 8000 	nop.w
 8015b40:	ffc00000 	.word	0xffc00000
 8015b44:	41dfffff 	.word	0x41dfffff
 8015b48:	94a03595 	.word	0x94a03595
 8015b4c:	3fcfffff 	.word	0x3fcfffff

08015b50 <_strtod_r>:
 8015b50:	4b01      	ldr	r3, [pc, #4]	@ (8015b58 <_strtod_r+0x8>)
 8015b52:	f7ff ba19 	b.w	8014f88 <_strtod_l>
 8015b56:	bf00      	nop
 8015b58:	20000070 	.word	0x20000070

08015b5c <_strtol_l.isra.0>:
 8015b5c:	2b24      	cmp	r3, #36	@ 0x24
 8015b5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015b62:	4686      	mov	lr, r0
 8015b64:	4690      	mov	r8, r2
 8015b66:	d801      	bhi.n	8015b6c <_strtol_l.isra.0+0x10>
 8015b68:	2b01      	cmp	r3, #1
 8015b6a:	d106      	bne.n	8015b7a <_strtol_l.isra.0+0x1e>
 8015b6c:	f7fd fdaa 	bl	80136c4 <__errno>
 8015b70:	2316      	movs	r3, #22
 8015b72:	6003      	str	r3, [r0, #0]
 8015b74:	2000      	movs	r0, #0
 8015b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b7a:	4834      	ldr	r0, [pc, #208]	@ (8015c4c <_strtol_l.isra.0+0xf0>)
 8015b7c:	460d      	mov	r5, r1
 8015b7e:	462a      	mov	r2, r5
 8015b80:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015b84:	5d06      	ldrb	r6, [r0, r4]
 8015b86:	f016 0608 	ands.w	r6, r6, #8
 8015b8a:	d1f8      	bne.n	8015b7e <_strtol_l.isra.0+0x22>
 8015b8c:	2c2d      	cmp	r4, #45	@ 0x2d
 8015b8e:	d110      	bne.n	8015bb2 <_strtol_l.isra.0+0x56>
 8015b90:	782c      	ldrb	r4, [r5, #0]
 8015b92:	2601      	movs	r6, #1
 8015b94:	1c95      	adds	r5, r2, #2
 8015b96:	f033 0210 	bics.w	r2, r3, #16
 8015b9a:	d115      	bne.n	8015bc8 <_strtol_l.isra.0+0x6c>
 8015b9c:	2c30      	cmp	r4, #48	@ 0x30
 8015b9e:	d10d      	bne.n	8015bbc <_strtol_l.isra.0+0x60>
 8015ba0:	782a      	ldrb	r2, [r5, #0]
 8015ba2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015ba6:	2a58      	cmp	r2, #88	@ 0x58
 8015ba8:	d108      	bne.n	8015bbc <_strtol_l.isra.0+0x60>
 8015baa:	786c      	ldrb	r4, [r5, #1]
 8015bac:	3502      	adds	r5, #2
 8015bae:	2310      	movs	r3, #16
 8015bb0:	e00a      	b.n	8015bc8 <_strtol_l.isra.0+0x6c>
 8015bb2:	2c2b      	cmp	r4, #43	@ 0x2b
 8015bb4:	bf04      	itt	eq
 8015bb6:	782c      	ldrbeq	r4, [r5, #0]
 8015bb8:	1c95      	addeq	r5, r2, #2
 8015bba:	e7ec      	b.n	8015b96 <_strtol_l.isra.0+0x3a>
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	d1f6      	bne.n	8015bae <_strtol_l.isra.0+0x52>
 8015bc0:	2c30      	cmp	r4, #48	@ 0x30
 8015bc2:	bf14      	ite	ne
 8015bc4:	230a      	movne	r3, #10
 8015bc6:	2308      	moveq	r3, #8
 8015bc8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015bcc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8015bd0:	2200      	movs	r2, #0
 8015bd2:	fbbc f9f3 	udiv	r9, ip, r3
 8015bd6:	4610      	mov	r0, r2
 8015bd8:	fb03 ca19 	mls	sl, r3, r9, ip
 8015bdc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015be0:	2f09      	cmp	r7, #9
 8015be2:	d80f      	bhi.n	8015c04 <_strtol_l.isra.0+0xa8>
 8015be4:	463c      	mov	r4, r7
 8015be6:	42a3      	cmp	r3, r4
 8015be8:	dd1b      	ble.n	8015c22 <_strtol_l.isra.0+0xc6>
 8015bea:	1c57      	adds	r7, r2, #1
 8015bec:	d007      	beq.n	8015bfe <_strtol_l.isra.0+0xa2>
 8015bee:	4581      	cmp	r9, r0
 8015bf0:	d314      	bcc.n	8015c1c <_strtol_l.isra.0+0xc0>
 8015bf2:	d101      	bne.n	8015bf8 <_strtol_l.isra.0+0x9c>
 8015bf4:	45a2      	cmp	sl, r4
 8015bf6:	db11      	blt.n	8015c1c <_strtol_l.isra.0+0xc0>
 8015bf8:	fb00 4003 	mla	r0, r0, r3, r4
 8015bfc:	2201      	movs	r2, #1
 8015bfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015c02:	e7eb      	b.n	8015bdc <_strtol_l.isra.0+0x80>
 8015c04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8015c08:	2f19      	cmp	r7, #25
 8015c0a:	d801      	bhi.n	8015c10 <_strtol_l.isra.0+0xb4>
 8015c0c:	3c37      	subs	r4, #55	@ 0x37
 8015c0e:	e7ea      	b.n	8015be6 <_strtol_l.isra.0+0x8a>
 8015c10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015c14:	2f19      	cmp	r7, #25
 8015c16:	d804      	bhi.n	8015c22 <_strtol_l.isra.0+0xc6>
 8015c18:	3c57      	subs	r4, #87	@ 0x57
 8015c1a:	e7e4      	b.n	8015be6 <_strtol_l.isra.0+0x8a>
 8015c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8015c20:	e7ed      	b.n	8015bfe <_strtol_l.isra.0+0xa2>
 8015c22:	1c53      	adds	r3, r2, #1
 8015c24:	d108      	bne.n	8015c38 <_strtol_l.isra.0+0xdc>
 8015c26:	2322      	movs	r3, #34	@ 0x22
 8015c28:	f8ce 3000 	str.w	r3, [lr]
 8015c2c:	4660      	mov	r0, ip
 8015c2e:	f1b8 0f00 	cmp.w	r8, #0
 8015c32:	d0a0      	beq.n	8015b76 <_strtol_l.isra.0+0x1a>
 8015c34:	1e69      	subs	r1, r5, #1
 8015c36:	e006      	b.n	8015c46 <_strtol_l.isra.0+0xea>
 8015c38:	b106      	cbz	r6, 8015c3c <_strtol_l.isra.0+0xe0>
 8015c3a:	4240      	negs	r0, r0
 8015c3c:	f1b8 0f00 	cmp.w	r8, #0
 8015c40:	d099      	beq.n	8015b76 <_strtol_l.isra.0+0x1a>
 8015c42:	2a00      	cmp	r2, #0
 8015c44:	d1f6      	bne.n	8015c34 <_strtol_l.isra.0+0xd8>
 8015c46:	f8c8 1000 	str.w	r1, [r8]
 8015c4a:	e794      	b.n	8015b76 <_strtol_l.isra.0+0x1a>
 8015c4c:	080179a9 	.word	0x080179a9

08015c50 <_strtol_r>:
 8015c50:	f7ff bf84 	b.w	8015b5c <_strtol_l.isra.0>

08015c54 <__ssputs_r>:
 8015c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c58:	688e      	ldr	r6, [r1, #8]
 8015c5a:	461f      	mov	r7, r3
 8015c5c:	42be      	cmp	r6, r7
 8015c5e:	680b      	ldr	r3, [r1, #0]
 8015c60:	4682      	mov	sl, r0
 8015c62:	460c      	mov	r4, r1
 8015c64:	4690      	mov	r8, r2
 8015c66:	d82d      	bhi.n	8015cc4 <__ssputs_r+0x70>
 8015c68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015c6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015c70:	d026      	beq.n	8015cc0 <__ssputs_r+0x6c>
 8015c72:	6965      	ldr	r5, [r4, #20]
 8015c74:	6909      	ldr	r1, [r1, #16]
 8015c76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015c7a:	eba3 0901 	sub.w	r9, r3, r1
 8015c7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015c82:	1c7b      	adds	r3, r7, #1
 8015c84:	444b      	add	r3, r9
 8015c86:	106d      	asrs	r5, r5, #1
 8015c88:	429d      	cmp	r5, r3
 8015c8a:	bf38      	it	cc
 8015c8c:	461d      	movcc	r5, r3
 8015c8e:	0553      	lsls	r3, r2, #21
 8015c90:	d527      	bpl.n	8015ce2 <__ssputs_r+0x8e>
 8015c92:	4629      	mov	r1, r5
 8015c94:	f7fe fc24 	bl	80144e0 <_malloc_r>
 8015c98:	4606      	mov	r6, r0
 8015c9a:	b360      	cbz	r0, 8015cf6 <__ssputs_r+0xa2>
 8015c9c:	6921      	ldr	r1, [r4, #16]
 8015c9e:	464a      	mov	r2, r9
 8015ca0:	f7fd fd3d 	bl	801371e <memcpy>
 8015ca4:	89a3      	ldrh	r3, [r4, #12]
 8015ca6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015cae:	81a3      	strh	r3, [r4, #12]
 8015cb0:	6126      	str	r6, [r4, #16]
 8015cb2:	6165      	str	r5, [r4, #20]
 8015cb4:	444e      	add	r6, r9
 8015cb6:	eba5 0509 	sub.w	r5, r5, r9
 8015cba:	6026      	str	r6, [r4, #0]
 8015cbc:	60a5      	str	r5, [r4, #8]
 8015cbe:	463e      	mov	r6, r7
 8015cc0:	42be      	cmp	r6, r7
 8015cc2:	d900      	bls.n	8015cc6 <__ssputs_r+0x72>
 8015cc4:	463e      	mov	r6, r7
 8015cc6:	6820      	ldr	r0, [r4, #0]
 8015cc8:	4632      	mov	r2, r6
 8015cca:	4641      	mov	r1, r8
 8015ccc:	f000 fb6a 	bl	80163a4 <memmove>
 8015cd0:	68a3      	ldr	r3, [r4, #8]
 8015cd2:	1b9b      	subs	r3, r3, r6
 8015cd4:	60a3      	str	r3, [r4, #8]
 8015cd6:	6823      	ldr	r3, [r4, #0]
 8015cd8:	4433      	add	r3, r6
 8015cda:	6023      	str	r3, [r4, #0]
 8015cdc:	2000      	movs	r0, #0
 8015cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ce2:	462a      	mov	r2, r5
 8015ce4:	f000 ff41 	bl	8016b6a <_realloc_r>
 8015ce8:	4606      	mov	r6, r0
 8015cea:	2800      	cmp	r0, #0
 8015cec:	d1e0      	bne.n	8015cb0 <__ssputs_r+0x5c>
 8015cee:	6921      	ldr	r1, [r4, #16]
 8015cf0:	4650      	mov	r0, sl
 8015cf2:	f7fe fb81 	bl	80143f8 <_free_r>
 8015cf6:	230c      	movs	r3, #12
 8015cf8:	f8ca 3000 	str.w	r3, [sl]
 8015cfc:	89a3      	ldrh	r3, [r4, #12]
 8015cfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d02:	81a3      	strh	r3, [r4, #12]
 8015d04:	f04f 30ff 	mov.w	r0, #4294967295
 8015d08:	e7e9      	b.n	8015cde <__ssputs_r+0x8a>
	...

08015d0c <_svfiprintf_r>:
 8015d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d10:	4698      	mov	r8, r3
 8015d12:	898b      	ldrh	r3, [r1, #12]
 8015d14:	061b      	lsls	r3, r3, #24
 8015d16:	b09d      	sub	sp, #116	@ 0x74
 8015d18:	4607      	mov	r7, r0
 8015d1a:	460d      	mov	r5, r1
 8015d1c:	4614      	mov	r4, r2
 8015d1e:	d510      	bpl.n	8015d42 <_svfiprintf_r+0x36>
 8015d20:	690b      	ldr	r3, [r1, #16]
 8015d22:	b973      	cbnz	r3, 8015d42 <_svfiprintf_r+0x36>
 8015d24:	2140      	movs	r1, #64	@ 0x40
 8015d26:	f7fe fbdb 	bl	80144e0 <_malloc_r>
 8015d2a:	6028      	str	r0, [r5, #0]
 8015d2c:	6128      	str	r0, [r5, #16]
 8015d2e:	b930      	cbnz	r0, 8015d3e <_svfiprintf_r+0x32>
 8015d30:	230c      	movs	r3, #12
 8015d32:	603b      	str	r3, [r7, #0]
 8015d34:	f04f 30ff 	mov.w	r0, #4294967295
 8015d38:	b01d      	add	sp, #116	@ 0x74
 8015d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d3e:	2340      	movs	r3, #64	@ 0x40
 8015d40:	616b      	str	r3, [r5, #20]
 8015d42:	2300      	movs	r3, #0
 8015d44:	9309      	str	r3, [sp, #36]	@ 0x24
 8015d46:	2320      	movs	r3, #32
 8015d48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015d4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015d50:	2330      	movs	r3, #48	@ 0x30
 8015d52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015ef0 <_svfiprintf_r+0x1e4>
 8015d56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015d5a:	f04f 0901 	mov.w	r9, #1
 8015d5e:	4623      	mov	r3, r4
 8015d60:	469a      	mov	sl, r3
 8015d62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015d66:	b10a      	cbz	r2, 8015d6c <_svfiprintf_r+0x60>
 8015d68:	2a25      	cmp	r2, #37	@ 0x25
 8015d6a:	d1f9      	bne.n	8015d60 <_svfiprintf_r+0x54>
 8015d6c:	ebba 0b04 	subs.w	fp, sl, r4
 8015d70:	d00b      	beq.n	8015d8a <_svfiprintf_r+0x7e>
 8015d72:	465b      	mov	r3, fp
 8015d74:	4622      	mov	r2, r4
 8015d76:	4629      	mov	r1, r5
 8015d78:	4638      	mov	r0, r7
 8015d7a:	f7ff ff6b 	bl	8015c54 <__ssputs_r>
 8015d7e:	3001      	adds	r0, #1
 8015d80:	f000 80a7 	beq.w	8015ed2 <_svfiprintf_r+0x1c6>
 8015d84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015d86:	445a      	add	r2, fp
 8015d88:	9209      	str	r2, [sp, #36]	@ 0x24
 8015d8a:	f89a 3000 	ldrb.w	r3, [sl]
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	f000 809f 	beq.w	8015ed2 <_svfiprintf_r+0x1c6>
 8015d94:	2300      	movs	r3, #0
 8015d96:	f04f 32ff 	mov.w	r2, #4294967295
 8015d9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015d9e:	f10a 0a01 	add.w	sl, sl, #1
 8015da2:	9304      	str	r3, [sp, #16]
 8015da4:	9307      	str	r3, [sp, #28]
 8015da6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015daa:	931a      	str	r3, [sp, #104]	@ 0x68
 8015dac:	4654      	mov	r4, sl
 8015dae:	2205      	movs	r2, #5
 8015db0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015db4:	484e      	ldr	r0, [pc, #312]	@ (8015ef0 <_svfiprintf_r+0x1e4>)
 8015db6:	f7ea fa33 	bl	8000220 <memchr>
 8015dba:	9a04      	ldr	r2, [sp, #16]
 8015dbc:	b9d8      	cbnz	r0, 8015df6 <_svfiprintf_r+0xea>
 8015dbe:	06d0      	lsls	r0, r2, #27
 8015dc0:	bf44      	itt	mi
 8015dc2:	2320      	movmi	r3, #32
 8015dc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015dc8:	0711      	lsls	r1, r2, #28
 8015dca:	bf44      	itt	mi
 8015dcc:	232b      	movmi	r3, #43	@ 0x2b
 8015dce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015dd2:	f89a 3000 	ldrb.w	r3, [sl]
 8015dd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8015dd8:	d015      	beq.n	8015e06 <_svfiprintf_r+0xfa>
 8015dda:	9a07      	ldr	r2, [sp, #28]
 8015ddc:	4654      	mov	r4, sl
 8015dde:	2000      	movs	r0, #0
 8015de0:	f04f 0c0a 	mov.w	ip, #10
 8015de4:	4621      	mov	r1, r4
 8015de6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015dea:	3b30      	subs	r3, #48	@ 0x30
 8015dec:	2b09      	cmp	r3, #9
 8015dee:	d94b      	bls.n	8015e88 <_svfiprintf_r+0x17c>
 8015df0:	b1b0      	cbz	r0, 8015e20 <_svfiprintf_r+0x114>
 8015df2:	9207      	str	r2, [sp, #28]
 8015df4:	e014      	b.n	8015e20 <_svfiprintf_r+0x114>
 8015df6:	eba0 0308 	sub.w	r3, r0, r8
 8015dfa:	fa09 f303 	lsl.w	r3, r9, r3
 8015dfe:	4313      	orrs	r3, r2
 8015e00:	9304      	str	r3, [sp, #16]
 8015e02:	46a2      	mov	sl, r4
 8015e04:	e7d2      	b.n	8015dac <_svfiprintf_r+0xa0>
 8015e06:	9b03      	ldr	r3, [sp, #12]
 8015e08:	1d19      	adds	r1, r3, #4
 8015e0a:	681b      	ldr	r3, [r3, #0]
 8015e0c:	9103      	str	r1, [sp, #12]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	bfbb      	ittet	lt
 8015e12:	425b      	neglt	r3, r3
 8015e14:	f042 0202 	orrlt.w	r2, r2, #2
 8015e18:	9307      	strge	r3, [sp, #28]
 8015e1a:	9307      	strlt	r3, [sp, #28]
 8015e1c:	bfb8      	it	lt
 8015e1e:	9204      	strlt	r2, [sp, #16]
 8015e20:	7823      	ldrb	r3, [r4, #0]
 8015e22:	2b2e      	cmp	r3, #46	@ 0x2e
 8015e24:	d10a      	bne.n	8015e3c <_svfiprintf_r+0x130>
 8015e26:	7863      	ldrb	r3, [r4, #1]
 8015e28:	2b2a      	cmp	r3, #42	@ 0x2a
 8015e2a:	d132      	bne.n	8015e92 <_svfiprintf_r+0x186>
 8015e2c:	9b03      	ldr	r3, [sp, #12]
 8015e2e:	1d1a      	adds	r2, r3, #4
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	9203      	str	r2, [sp, #12]
 8015e34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015e38:	3402      	adds	r4, #2
 8015e3a:	9305      	str	r3, [sp, #20]
 8015e3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015f00 <_svfiprintf_r+0x1f4>
 8015e40:	7821      	ldrb	r1, [r4, #0]
 8015e42:	2203      	movs	r2, #3
 8015e44:	4650      	mov	r0, sl
 8015e46:	f7ea f9eb 	bl	8000220 <memchr>
 8015e4a:	b138      	cbz	r0, 8015e5c <_svfiprintf_r+0x150>
 8015e4c:	9b04      	ldr	r3, [sp, #16]
 8015e4e:	eba0 000a 	sub.w	r0, r0, sl
 8015e52:	2240      	movs	r2, #64	@ 0x40
 8015e54:	4082      	lsls	r2, r0
 8015e56:	4313      	orrs	r3, r2
 8015e58:	3401      	adds	r4, #1
 8015e5a:	9304      	str	r3, [sp, #16]
 8015e5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e60:	4824      	ldr	r0, [pc, #144]	@ (8015ef4 <_svfiprintf_r+0x1e8>)
 8015e62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015e66:	2206      	movs	r2, #6
 8015e68:	f7ea f9da 	bl	8000220 <memchr>
 8015e6c:	2800      	cmp	r0, #0
 8015e6e:	d036      	beq.n	8015ede <_svfiprintf_r+0x1d2>
 8015e70:	4b21      	ldr	r3, [pc, #132]	@ (8015ef8 <_svfiprintf_r+0x1ec>)
 8015e72:	bb1b      	cbnz	r3, 8015ebc <_svfiprintf_r+0x1b0>
 8015e74:	9b03      	ldr	r3, [sp, #12]
 8015e76:	3307      	adds	r3, #7
 8015e78:	f023 0307 	bic.w	r3, r3, #7
 8015e7c:	3308      	adds	r3, #8
 8015e7e:	9303      	str	r3, [sp, #12]
 8015e80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015e82:	4433      	add	r3, r6
 8015e84:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e86:	e76a      	b.n	8015d5e <_svfiprintf_r+0x52>
 8015e88:	fb0c 3202 	mla	r2, ip, r2, r3
 8015e8c:	460c      	mov	r4, r1
 8015e8e:	2001      	movs	r0, #1
 8015e90:	e7a8      	b.n	8015de4 <_svfiprintf_r+0xd8>
 8015e92:	2300      	movs	r3, #0
 8015e94:	3401      	adds	r4, #1
 8015e96:	9305      	str	r3, [sp, #20]
 8015e98:	4619      	mov	r1, r3
 8015e9a:	f04f 0c0a 	mov.w	ip, #10
 8015e9e:	4620      	mov	r0, r4
 8015ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015ea4:	3a30      	subs	r2, #48	@ 0x30
 8015ea6:	2a09      	cmp	r2, #9
 8015ea8:	d903      	bls.n	8015eb2 <_svfiprintf_r+0x1a6>
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d0c6      	beq.n	8015e3c <_svfiprintf_r+0x130>
 8015eae:	9105      	str	r1, [sp, #20]
 8015eb0:	e7c4      	b.n	8015e3c <_svfiprintf_r+0x130>
 8015eb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8015eb6:	4604      	mov	r4, r0
 8015eb8:	2301      	movs	r3, #1
 8015eba:	e7f0      	b.n	8015e9e <_svfiprintf_r+0x192>
 8015ebc:	ab03      	add	r3, sp, #12
 8015ebe:	9300      	str	r3, [sp, #0]
 8015ec0:	462a      	mov	r2, r5
 8015ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8015efc <_svfiprintf_r+0x1f0>)
 8015ec4:	a904      	add	r1, sp, #16
 8015ec6:	4638      	mov	r0, r7
 8015ec8:	f7fc fb5e 	bl	8012588 <_printf_float>
 8015ecc:	1c42      	adds	r2, r0, #1
 8015ece:	4606      	mov	r6, r0
 8015ed0:	d1d6      	bne.n	8015e80 <_svfiprintf_r+0x174>
 8015ed2:	89ab      	ldrh	r3, [r5, #12]
 8015ed4:	065b      	lsls	r3, r3, #25
 8015ed6:	f53f af2d 	bmi.w	8015d34 <_svfiprintf_r+0x28>
 8015eda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015edc:	e72c      	b.n	8015d38 <_svfiprintf_r+0x2c>
 8015ede:	ab03      	add	r3, sp, #12
 8015ee0:	9300      	str	r3, [sp, #0]
 8015ee2:	462a      	mov	r2, r5
 8015ee4:	4b05      	ldr	r3, [pc, #20]	@ (8015efc <_svfiprintf_r+0x1f0>)
 8015ee6:	a904      	add	r1, sp, #16
 8015ee8:	4638      	mov	r0, r7
 8015eea:	f7fc fde5 	bl	8012ab8 <_printf_i>
 8015eee:	e7ed      	b.n	8015ecc <_svfiprintf_r+0x1c0>
 8015ef0:	080177a5 	.word	0x080177a5
 8015ef4:	080177af 	.word	0x080177af
 8015ef8:	08012589 	.word	0x08012589
 8015efc:	08015c55 	.word	0x08015c55
 8015f00:	080177ab 	.word	0x080177ab

08015f04 <__sfputc_r>:
 8015f04:	6893      	ldr	r3, [r2, #8]
 8015f06:	3b01      	subs	r3, #1
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	b410      	push	{r4}
 8015f0c:	6093      	str	r3, [r2, #8]
 8015f0e:	da08      	bge.n	8015f22 <__sfputc_r+0x1e>
 8015f10:	6994      	ldr	r4, [r2, #24]
 8015f12:	42a3      	cmp	r3, r4
 8015f14:	db01      	blt.n	8015f1a <__sfputc_r+0x16>
 8015f16:	290a      	cmp	r1, #10
 8015f18:	d103      	bne.n	8015f22 <__sfputc_r+0x1e>
 8015f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015f1e:	f7fd ba66 	b.w	80133ee <__swbuf_r>
 8015f22:	6813      	ldr	r3, [r2, #0]
 8015f24:	1c58      	adds	r0, r3, #1
 8015f26:	6010      	str	r0, [r2, #0]
 8015f28:	7019      	strb	r1, [r3, #0]
 8015f2a:	4608      	mov	r0, r1
 8015f2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015f30:	4770      	bx	lr

08015f32 <__sfputs_r>:
 8015f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f34:	4606      	mov	r6, r0
 8015f36:	460f      	mov	r7, r1
 8015f38:	4614      	mov	r4, r2
 8015f3a:	18d5      	adds	r5, r2, r3
 8015f3c:	42ac      	cmp	r4, r5
 8015f3e:	d101      	bne.n	8015f44 <__sfputs_r+0x12>
 8015f40:	2000      	movs	r0, #0
 8015f42:	e007      	b.n	8015f54 <__sfputs_r+0x22>
 8015f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f48:	463a      	mov	r2, r7
 8015f4a:	4630      	mov	r0, r6
 8015f4c:	f7ff ffda 	bl	8015f04 <__sfputc_r>
 8015f50:	1c43      	adds	r3, r0, #1
 8015f52:	d1f3      	bne.n	8015f3c <__sfputs_r+0xa>
 8015f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015f58 <_vfiprintf_r>:
 8015f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f5c:	460d      	mov	r5, r1
 8015f5e:	b09d      	sub	sp, #116	@ 0x74
 8015f60:	4614      	mov	r4, r2
 8015f62:	4698      	mov	r8, r3
 8015f64:	4606      	mov	r6, r0
 8015f66:	b118      	cbz	r0, 8015f70 <_vfiprintf_r+0x18>
 8015f68:	6a03      	ldr	r3, [r0, #32]
 8015f6a:	b90b      	cbnz	r3, 8015f70 <_vfiprintf_r+0x18>
 8015f6c:	f7fd f95c 	bl	8013228 <__sinit>
 8015f70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015f72:	07d9      	lsls	r1, r3, #31
 8015f74:	d405      	bmi.n	8015f82 <_vfiprintf_r+0x2a>
 8015f76:	89ab      	ldrh	r3, [r5, #12]
 8015f78:	059a      	lsls	r2, r3, #22
 8015f7a:	d402      	bmi.n	8015f82 <_vfiprintf_r+0x2a>
 8015f7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015f7e:	f7fd fbcc 	bl	801371a <__retarget_lock_acquire_recursive>
 8015f82:	89ab      	ldrh	r3, [r5, #12]
 8015f84:	071b      	lsls	r3, r3, #28
 8015f86:	d501      	bpl.n	8015f8c <_vfiprintf_r+0x34>
 8015f88:	692b      	ldr	r3, [r5, #16]
 8015f8a:	b99b      	cbnz	r3, 8015fb4 <_vfiprintf_r+0x5c>
 8015f8c:	4629      	mov	r1, r5
 8015f8e:	4630      	mov	r0, r6
 8015f90:	f7fd fa6c 	bl	801346c <__swsetup_r>
 8015f94:	b170      	cbz	r0, 8015fb4 <_vfiprintf_r+0x5c>
 8015f96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015f98:	07dc      	lsls	r4, r3, #31
 8015f9a:	d504      	bpl.n	8015fa6 <_vfiprintf_r+0x4e>
 8015f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8015fa0:	b01d      	add	sp, #116	@ 0x74
 8015fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fa6:	89ab      	ldrh	r3, [r5, #12]
 8015fa8:	0598      	lsls	r0, r3, #22
 8015faa:	d4f7      	bmi.n	8015f9c <_vfiprintf_r+0x44>
 8015fac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015fae:	f7fd fbb5 	bl	801371c <__retarget_lock_release_recursive>
 8015fb2:	e7f3      	b.n	8015f9c <_vfiprintf_r+0x44>
 8015fb4:	2300      	movs	r3, #0
 8015fb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8015fb8:	2320      	movs	r3, #32
 8015fba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015fbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8015fc2:	2330      	movs	r3, #48	@ 0x30
 8015fc4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016174 <_vfiprintf_r+0x21c>
 8015fc8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015fcc:	f04f 0901 	mov.w	r9, #1
 8015fd0:	4623      	mov	r3, r4
 8015fd2:	469a      	mov	sl, r3
 8015fd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015fd8:	b10a      	cbz	r2, 8015fde <_vfiprintf_r+0x86>
 8015fda:	2a25      	cmp	r2, #37	@ 0x25
 8015fdc:	d1f9      	bne.n	8015fd2 <_vfiprintf_r+0x7a>
 8015fde:	ebba 0b04 	subs.w	fp, sl, r4
 8015fe2:	d00b      	beq.n	8015ffc <_vfiprintf_r+0xa4>
 8015fe4:	465b      	mov	r3, fp
 8015fe6:	4622      	mov	r2, r4
 8015fe8:	4629      	mov	r1, r5
 8015fea:	4630      	mov	r0, r6
 8015fec:	f7ff ffa1 	bl	8015f32 <__sfputs_r>
 8015ff0:	3001      	adds	r0, #1
 8015ff2:	f000 80a7 	beq.w	8016144 <_vfiprintf_r+0x1ec>
 8015ff6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015ff8:	445a      	add	r2, fp
 8015ffa:	9209      	str	r2, [sp, #36]	@ 0x24
 8015ffc:	f89a 3000 	ldrb.w	r3, [sl]
 8016000:	2b00      	cmp	r3, #0
 8016002:	f000 809f 	beq.w	8016144 <_vfiprintf_r+0x1ec>
 8016006:	2300      	movs	r3, #0
 8016008:	f04f 32ff 	mov.w	r2, #4294967295
 801600c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016010:	f10a 0a01 	add.w	sl, sl, #1
 8016014:	9304      	str	r3, [sp, #16]
 8016016:	9307      	str	r3, [sp, #28]
 8016018:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801601c:	931a      	str	r3, [sp, #104]	@ 0x68
 801601e:	4654      	mov	r4, sl
 8016020:	2205      	movs	r2, #5
 8016022:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016026:	4853      	ldr	r0, [pc, #332]	@ (8016174 <_vfiprintf_r+0x21c>)
 8016028:	f7ea f8fa 	bl	8000220 <memchr>
 801602c:	9a04      	ldr	r2, [sp, #16]
 801602e:	b9d8      	cbnz	r0, 8016068 <_vfiprintf_r+0x110>
 8016030:	06d1      	lsls	r1, r2, #27
 8016032:	bf44      	itt	mi
 8016034:	2320      	movmi	r3, #32
 8016036:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801603a:	0713      	lsls	r3, r2, #28
 801603c:	bf44      	itt	mi
 801603e:	232b      	movmi	r3, #43	@ 0x2b
 8016040:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016044:	f89a 3000 	ldrb.w	r3, [sl]
 8016048:	2b2a      	cmp	r3, #42	@ 0x2a
 801604a:	d015      	beq.n	8016078 <_vfiprintf_r+0x120>
 801604c:	9a07      	ldr	r2, [sp, #28]
 801604e:	4654      	mov	r4, sl
 8016050:	2000      	movs	r0, #0
 8016052:	f04f 0c0a 	mov.w	ip, #10
 8016056:	4621      	mov	r1, r4
 8016058:	f811 3b01 	ldrb.w	r3, [r1], #1
 801605c:	3b30      	subs	r3, #48	@ 0x30
 801605e:	2b09      	cmp	r3, #9
 8016060:	d94b      	bls.n	80160fa <_vfiprintf_r+0x1a2>
 8016062:	b1b0      	cbz	r0, 8016092 <_vfiprintf_r+0x13a>
 8016064:	9207      	str	r2, [sp, #28]
 8016066:	e014      	b.n	8016092 <_vfiprintf_r+0x13a>
 8016068:	eba0 0308 	sub.w	r3, r0, r8
 801606c:	fa09 f303 	lsl.w	r3, r9, r3
 8016070:	4313      	orrs	r3, r2
 8016072:	9304      	str	r3, [sp, #16]
 8016074:	46a2      	mov	sl, r4
 8016076:	e7d2      	b.n	801601e <_vfiprintf_r+0xc6>
 8016078:	9b03      	ldr	r3, [sp, #12]
 801607a:	1d19      	adds	r1, r3, #4
 801607c:	681b      	ldr	r3, [r3, #0]
 801607e:	9103      	str	r1, [sp, #12]
 8016080:	2b00      	cmp	r3, #0
 8016082:	bfbb      	ittet	lt
 8016084:	425b      	neglt	r3, r3
 8016086:	f042 0202 	orrlt.w	r2, r2, #2
 801608a:	9307      	strge	r3, [sp, #28]
 801608c:	9307      	strlt	r3, [sp, #28]
 801608e:	bfb8      	it	lt
 8016090:	9204      	strlt	r2, [sp, #16]
 8016092:	7823      	ldrb	r3, [r4, #0]
 8016094:	2b2e      	cmp	r3, #46	@ 0x2e
 8016096:	d10a      	bne.n	80160ae <_vfiprintf_r+0x156>
 8016098:	7863      	ldrb	r3, [r4, #1]
 801609a:	2b2a      	cmp	r3, #42	@ 0x2a
 801609c:	d132      	bne.n	8016104 <_vfiprintf_r+0x1ac>
 801609e:	9b03      	ldr	r3, [sp, #12]
 80160a0:	1d1a      	adds	r2, r3, #4
 80160a2:	681b      	ldr	r3, [r3, #0]
 80160a4:	9203      	str	r2, [sp, #12]
 80160a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80160aa:	3402      	adds	r4, #2
 80160ac:	9305      	str	r3, [sp, #20]
 80160ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016184 <_vfiprintf_r+0x22c>
 80160b2:	7821      	ldrb	r1, [r4, #0]
 80160b4:	2203      	movs	r2, #3
 80160b6:	4650      	mov	r0, sl
 80160b8:	f7ea f8b2 	bl	8000220 <memchr>
 80160bc:	b138      	cbz	r0, 80160ce <_vfiprintf_r+0x176>
 80160be:	9b04      	ldr	r3, [sp, #16]
 80160c0:	eba0 000a 	sub.w	r0, r0, sl
 80160c4:	2240      	movs	r2, #64	@ 0x40
 80160c6:	4082      	lsls	r2, r0
 80160c8:	4313      	orrs	r3, r2
 80160ca:	3401      	adds	r4, #1
 80160cc:	9304      	str	r3, [sp, #16]
 80160ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80160d2:	4829      	ldr	r0, [pc, #164]	@ (8016178 <_vfiprintf_r+0x220>)
 80160d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80160d8:	2206      	movs	r2, #6
 80160da:	f7ea f8a1 	bl	8000220 <memchr>
 80160de:	2800      	cmp	r0, #0
 80160e0:	d03f      	beq.n	8016162 <_vfiprintf_r+0x20a>
 80160e2:	4b26      	ldr	r3, [pc, #152]	@ (801617c <_vfiprintf_r+0x224>)
 80160e4:	bb1b      	cbnz	r3, 801612e <_vfiprintf_r+0x1d6>
 80160e6:	9b03      	ldr	r3, [sp, #12]
 80160e8:	3307      	adds	r3, #7
 80160ea:	f023 0307 	bic.w	r3, r3, #7
 80160ee:	3308      	adds	r3, #8
 80160f0:	9303      	str	r3, [sp, #12]
 80160f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80160f4:	443b      	add	r3, r7
 80160f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80160f8:	e76a      	b.n	8015fd0 <_vfiprintf_r+0x78>
 80160fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80160fe:	460c      	mov	r4, r1
 8016100:	2001      	movs	r0, #1
 8016102:	e7a8      	b.n	8016056 <_vfiprintf_r+0xfe>
 8016104:	2300      	movs	r3, #0
 8016106:	3401      	adds	r4, #1
 8016108:	9305      	str	r3, [sp, #20]
 801610a:	4619      	mov	r1, r3
 801610c:	f04f 0c0a 	mov.w	ip, #10
 8016110:	4620      	mov	r0, r4
 8016112:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016116:	3a30      	subs	r2, #48	@ 0x30
 8016118:	2a09      	cmp	r2, #9
 801611a:	d903      	bls.n	8016124 <_vfiprintf_r+0x1cc>
 801611c:	2b00      	cmp	r3, #0
 801611e:	d0c6      	beq.n	80160ae <_vfiprintf_r+0x156>
 8016120:	9105      	str	r1, [sp, #20]
 8016122:	e7c4      	b.n	80160ae <_vfiprintf_r+0x156>
 8016124:	fb0c 2101 	mla	r1, ip, r1, r2
 8016128:	4604      	mov	r4, r0
 801612a:	2301      	movs	r3, #1
 801612c:	e7f0      	b.n	8016110 <_vfiprintf_r+0x1b8>
 801612e:	ab03      	add	r3, sp, #12
 8016130:	9300      	str	r3, [sp, #0]
 8016132:	462a      	mov	r2, r5
 8016134:	4b12      	ldr	r3, [pc, #72]	@ (8016180 <_vfiprintf_r+0x228>)
 8016136:	a904      	add	r1, sp, #16
 8016138:	4630      	mov	r0, r6
 801613a:	f7fc fa25 	bl	8012588 <_printf_float>
 801613e:	4607      	mov	r7, r0
 8016140:	1c78      	adds	r0, r7, #1
 8016142:	d1d6      	bne.n	80160f2 <_vfiprintf_r+0x19a>
 8016144:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016146:	07d9      	lsls	r1, r3, #31
 8016148:	d405      	bmi.n	8016156 <_vfiprintf_r+0x1fe>
 801614a:	89ab      	ldrh	r3, [r5, #12]
 801614c:	059a      	lsls	r2, r3, #22
 801614e:	d402      	bmi.n	8016156 <_vfiprintf_r+0x1fe>
 8016150:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016152:	f7fd fae3 	bl	801371c <__retarget_lock_release_recursive>
 8016156:	89ab      	ldrh	r3, [r5, #12]
 8016158:	065b      	lsls	r3, r3, #25
 801615a:	f53f af1f 	bmi.w	8015f9c <_vfiprintf_r+0x44>
 801615e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016160:	e71e      	b.n	8015fa0 <_vfiprintf_r+0x48>
 8016162:	ab03      	add	r3, sp, #12
 8016164:	9300      	str	r3, [sp, #0]
 8016166:	462a      	mov	r2, r5
 8016168:	4b05      	ldr	r3, [pc, #20]	@ (8016180 <_vfiprintf_r+0x228>)
 801616a:	a904      	add	r1, sp, #16
 801616c:	4630      	mov	r0, r6
 801616e:	f7fc fca3 	bl	8012ab8 <_printf_i>
 8016172:	e7e4      	b.n	801613e <_vfiprintf_r+0x1e6>
 8016174:	080177a5 	.word	0x080177a5
 8016178:	080177af 	.word	0x080177af
 801617c:	08012589 	.word	0x08012589
 8016180:	08015f33 	.word	0x08015f33
 8016184:	080177ab 	.word	0x080177ab

08016188 <__sflush_r>:
 8016188:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801618c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016190:	0716      	lsls	r6, r2, #28
 8016192:	4605      	mov	r5, r0
 8016194:	460c      	mov	r4, r1
 8016196:	d454      	bmi.n	8016242 <__sflush_r+0xba>
 8016198:	684b      	ldr	r3, [r1, #4]
 801619a:	2b00      	cmp	r3, #0
 801619c:	dc02      	bgt.n	80161a4 <__sflush_r+0x1c>
 801619e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	dd48      	ble.n	8016236 <__sflush_r+0xae>
 80161a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80161a6:	2e00      	cmp	r6, #0
 80161a8:	d045      	beq.n	8016236 <__sflush_r+0xae>
 80161aa:	2300      	movs	r3, #0
 80161ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80161b0:	682f      	ldr	r7, [r5, #0]
 80161b2:	6a21      	ldr	r1, [r4, #32]
 80161b4:	602b      	str	r3, [r5, #0]
 80161b6:	d030      	beq.n	801621a <__sflush_r+0x92>
 80161b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80161ba:	89a3      	ldrh	r3, [r4, #12]
 80161bc:	0759      	lsls	r1, r3, #29
 80161be:	d505      	bpl.n	80161cc <__sflush_r+0x44>
 80161c0:	6863      	ldr	r3, [r4, #4]
 80161c2:	1ad2      	subs	r2, r2, r3
 80161c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80161c6:	b10b      	cbz	r3, 80161cc <__sflush_r+0x44>
 80161c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80161ca:	1ad2      	subs	r2, r2, r3
 80161cc:	2300      	movs	r3, #0
 80161ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80161d0:	6a21      	ldr	r1, [r4, #32]
 80161d2:	4628      	mov	r0, r5
 80161d4:	47b0      	blx	r6
 80161d6:	1c43      	adds	r3, r0, #1
 80161d8:	89a3      	ldrh	r3, [r4, #12]
 80161da:	d106      	bne.n	80161ea <__sflush_r+0x62>
 80161dc:	6829      	ldr	r1, [r5, #0]
 80161de:	291d      	cmp	r1, #29
 80161e0:	d82b      	bhi.n	801623a <__sflush_r+0xb2>
 80161e2:	4a2a      	ldr	r2, [pc, #168]	@ (801628c <__sflush_r+0x104>)
 80161e4:	40ca      	lsrs	r2, r1
 80161e6:	07d6      	lsls	r6, r2, #31
 80161e8:	d527      	bpl.n	801623a <__sflush_r+0xb2>
 80161ea:	2200      	movs	r2, #0
 80161ec:	6062      	str	r2, [r4, #4]
 80161ee:	04d9      	lsls	r1, r3, #19
 80161f0:	6922      	ldr	r2, [r4, #16]
 80161f2:	6022      	str	r2, [r4, #0]
 80161f4:	d504      	bpl.n	8016200 <__sflush_r+0x78>
 80161f6:	1c42      	adds	r2, r0, #1
 80161f8:	d101      	bne.n	80161fe <__sflush_r+0x76>
 80161fa:	682b      	ldr	r3, [r5, #0]
 80161fc:	b903      	cbnz	r3, 8016200 <__sflush_r+0x78>
 80161fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8016200:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016202:	602f      	str	r7, [r5, #0]
 8016204:	b1b9      	cbz	r1, 8016236 <__sflush_r+0xae>
 8016206:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801620a:	4299      	cmp	r1, r3
 801620c:	d002      	beq.n	8016214 <__sflush_r+0x8c>
 801620e:	4628      	mov	r0, r5
 8016210:	f7fe f8f2 	bl	80143f8 <_free_r>
 8016214:	2300      	movs	r3, #0
 8016216:	6363      	str	r3, [r4, #52]	@ 0x34
 8016218:	e00d      	b.n	8016236 <__sflush_r+0xae>
 801621a:	2301      	movs	r3, #1
 801621c:	4628      	mov	r0, r5
 801621e:	47b0      	blx	r6
 8016220:	4602      	mov	r2, r0
 8016222:	1c50      	adds	r0, r2, #1
 8016224:	d1c9      	bne.n	80161ba <__sflush_r+0x32>
 8016226:	682b      	ldr	r3, [r5, #0]
 8016228:	2b00      	cmp	r3, #0
 801622a:	d0c6      	beq.n	80161ba <__sflush_r+0x32>
 801622c:	2b1d      	cmp	r3, #29
 801622e:	d001      	beq.n	8016234 <__sflush_r+0xac>
 8016230:	2b16      	cmp	r3, #22
 8016232:	d11e      	bne.n	8016272 <__sflush_r+0xea>
 8016234:	602f      	str	r7, [r5, #0]
 8016236:	2000      	movs	r0, #0
 8016238:	e022      	b.n	8016280 <__sflush_r+0xf8>
 801623a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801623e:	b21b      	sxth	r3, r3
 8016240:	e01b      	b.n	801627a <__sflush_r+0xf2>
 8016242:	690f      	ldr	r7, [r1, #16]
 8016244:	2f00      	cmp	r7, #0
 8016246:	d0f6      	beq.n	8016236 <__sflush_r+0xae>
 8016248:	0793      	lsls	r3, r2, #30
 801624a:	680e      	ldr	r6, [r1, #0]
 801624c:	bf08      	it	eq
 801624e:	694b      	ldreq	r3, [r1, #20]
 8016250:	600f      	str	r7, [r1, #0]
 8016252:	bf18      	it	ne
 8016254:	2300      	movne	r3, #0
 8016256:	eba6 0807 	sub.w	r8, r6, r7
 801625a:	608b      	str	r3, [r1, #8]
 801625c:	f1b8 0f00 	cmp.w	r8, #0
 8016260:	dde9      	ble.n	8016236 <__sflush_r+0xae>
 8016262:	6a21      	ldr	r1, [r4, #32]
 8016264:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016266:	4643      	mov	r3, r8
 8016268:	463a      	mov	r2, r7
 801626a:	4628      	mov	r0, r5
 801626c:	47b0      	blx	r6
 801626e:	2800      	cmp	r0, #0
 8016270:	dc08      	bgt.n	8016284 <__sflush_r+0xfc>
 8016272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801627a:	81a3      	strh	r3, [r4, #12]
 801627c:	f04f 30ff 	mov.w	r0, #4294967295
 8016280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016284:	4407      	add	r7, r0
 8016286:	eba8 0800 	sub.w	r8, r8, r0
 801628a:	e7e7      	b.n	801625c <__sflush_r+0xd4>
 801628c:	20400001 	.word	0x20400001

08016290 <_fflush_r>:
 8016290:	b538      	push	{r3, r4, r5, lr}
 8016292:	690b      	ldr	r3, [r1, #16]
 8016294:	4605      	mov	r5, r0
 8016296:	460c      	mov	r4, r1
 8016298:	b913      	cbnz	r3, 80162a0 <_fflush_r+0x10>
 801629a:	2500      	movs	r5, #0
 801629c:	4628      	mov	r0, r5
 801629e:	bd38      	pop	{r3, r4, r5, pc}
 80162a0:	b118      	cbz	r0, 80162aa <_fflush_r+0x1a>
 80162a2:	6a03      	ldr	r3, [r0, #32]
 80162a4:	b90b      	cbnz	r3, 80162aa <_fflush_r+0x1a>
 80162a6:	f7fc ffbf 	bl	8013228 <__sinit>
 80162aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d0f3      	beq.n	801629a <_fflush_r+0xa>
 80162b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80162b4:	07d0      	lsls	r0, r2, #31
 80162b6:	d404      	bmi.n	80162c2 <_fflush_r+0x32>
 80162b8:	0599      	lsls	r1, r3, #22
 80162ba:	d402      	bmi.n	80162c2 <_fflush_r+0x32>
 80162bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80162be:	f7fd fa2c 	bl	801371a <__retarget_lock_acquire_recursive>
 80162c2:	4628      	mov	r0, r5
 80162c4:	4621      	mov	r1, r4
 80162c6:	f7ff ff5f 	bl	8016188 <__sflush_r>
 80162ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80162cc:	07da      	lsls	r2, r3, #31
 80162ce:	4605      	mov	r5, r0
 80162d0:	d4e4      	bmi.n	801629c <_fflush_r+0xc>
 80162d2:	89a3      	ldrh	r3, [r4, #12]
 80162d4:	059b      	lsls	r3, r3, #22
 80162d6:	d4e1      	bmi.n	801629c <_fflush_r+0xc>
 80162d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80162da:	f7fd fa1f 	bl	801371c <__retarget_lock_release_recursive>
 80162de:	e7dd      	b.n	801629c <_fflush_r+0xc>

080162e0 <__swhatbuf_r>:
 80162e0:	b570      	push	{r4, r5, r6, lr}
 80162e2:	460c      	mov	r4, r1
 80162e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80162e8:	2900      	cmp	r1, #0
 80162ea:	b096      	sub	sp, #88	@ 0x58
 80162ec:	4615      	mov	r5, r2
 80162ee:	461e      	mov	r6, r3
 80162f0:	da0d      	bge.n	801630e <__swhatbuf_r+0x2e>
 80162f2:	89a3      	ldrh	r3, [r4, #12]
 80162f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80162f8:	f04f 0100 	mov.w	r1, #0
 80162fc:	bf14      	ite	ne
 80162fe:	2340      	movne	r3, #64	@ 0x40
 8016300:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016304:	2000      	movs	r0, #0
 8016306:	6031      	str	r1, [r6, #0]
 8016308:	602b      	str	r3, [r5, #0]
 801630a:	b016      	add	sp, #88	@ 0x58
 801630c:	bd70      	pop	{r4, r5, r6, pc}
 801630e:	466a      	mov	r2, sp
 8016310:	f000 f874 	bl	80163fc <_fstat_r>
 8016314:	2800      	cmp	r0, #0
 8016316:	dbec      	blt.n	80162f2 <__swhatbuf_r+0x12>
 8016318:	9901      	ldr	r1, [sp, #4]
 801631a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801631e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016322:	4259      	negs	r1, r3
 8016324:	4159      	adcs	r1, r3
 8016326:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801632a:	e7eb      	b.n	8016304 <__swhatbuf_r+0x24>

0801632c <__smakebuf_r>:
 801632c:	898b      	ldrh	r3, [r1, #12]
 801632e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016330:	079d      	lsls	r5, r3, #30
 8016332:	4606      	mov	r6, r0
 8016334:	460c      	mov	r4, r1
 8016336:	d507      	bpl.n	8016348 <__smakebuf_r+0x1c>
 8016338:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801633c:	6023      	str	r3, [r4, #0]
 801633e:	6123      	str	r3, [r4, #16]
 8016340:	2301      	movs	r3, #1
 8016342:	6163      	str	r3, [r4, #20]
 8016344:	b003      	add	sp, #12
 8016346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016348:	ab01      	add	r3, sp, #4
 801634a:	466a      	mov	r2, sp
 801634c:	f7ff ffc8 	bl	80162e0 <__swhatbuf_r>
 8016350:	9f00      	ldr	r7, [sp, #0]
 8016352:	4605      	mov	r5, r0
 8016354:	4639      	mov	r1, r7
 8016356:	4630      	mov	r0, r6
 8016358:	f7fe f8c2 	bl	80144e0 <_malloc_r>
 801635c:	b948      	cbnz	r0, 8016372 <__smakebuf_r+0x46>
 801635e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016362:	059a      	lsls	r2, r3, #22
 8016364:	d4ee      	bmi.n	8016344 <__smakebuf_r+0x18>
 8016366:	f023 0303 	bic.w	r3, r3, #3
 801636a:	f043 0302 	orr.w	r3, r3, #2
 801636e:	81a3      	strh	r3, [r4, #12]
 8016370:	e7e2      	b.n	8016338 <__smakebuf_r+0xc>
 8016372:	89a3      	ldrh	r3, [r4, #12]
 8016374:	6020      	str	r0, [r4, #0]
 8016376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801637a:	81a3      	strh	r3, [r4, #12]
 801637c:	9b01      	ldr	r3, [sp, #4]
 801637e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016382:	b15b      	cbz	r3, 801639c <__smakebuf_r+0x70>
 8016384:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016388:	4630      	mov	r0, r6
 801638a:	f000 f849 	bl	8016420 <_isatty_r>
 801638e:	b128      	cbz	r0, 801639c <__smakebuf_r+0x70>
 8016390:	89a3      	ldrh	r3, [r4, #12]
 8016392:	f023 0303 	bic.w	r3, r3, #3
 8016396:	f043 0301 	orr.w	r3, r3, #1
 801639a:	81a3      	strh	r3, [r4, #12]
 801639c:	89a3      	ldrh	r3, [r4, #12]
 801639e:	431d      	orrs	r5, r3
 80163a0:	81a5      	strh	r5, [r4, #12]
 80163a2:	e7cf      	b.n	8016344 <__smakebuf_r+0x18>

080163a4 <memmove>:
 80163a4:	4288      	cmp	r0, r1
 80163a6:	b510      	push	{r4, lr}
 80163a8:	eb01 0402 	add.w	r4, r1, r2
 80163ac:	d902      	bls.n	80163b4 <memmove+0x10>
 80163ae:	4284      	cmp	r4, r0
 80163b0:	4623      	mov	r3, r4
 80163b2:	d807      	bhi.n	80163c4 <memmove+0x20>
 80163b4:	1e43      	subs	r3, r0, #1
 80163b6:	42a1      	cmp	r1, r4
 80163b8:	d008      	beq.n	80163cc <memmove+0x28>
 80163ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80163be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80163c2:	e7f8      	b.n	80163b6 <memmove+0x12>
 80163c4:	4402      	add	r2, r0
 80163c6:	4601      	mov	r1, r0
 80163c8:	428a      	cmp	r2, r1
 80163ca:	d100      	bne.n	80163ce <memmove+0x2a>
 80163cc:	bd10      	pop	{r4, pc}
 80163ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80163d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80163d6:	e7f7      	b.n	80163c8 <memmove+0x24>

080163d8 <strncmp>:
 80163d8:	b510      	push	{r4, lr}
 80163da:	b16a      	cbz	r2, 80163f8 <strncmp+0x20>
 80163dc:	3901      	subs	r1, #1
 80163de:	1884      	adds	r4, r0, r2
 80163e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80163e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80163e8:	429a      	cmp	r2, r3
 80163ea:	d103      	bne.n	80163f4 <strncmp+0x1c>
 80163ec:	42a0      	cmp	r0, r4
 80163ee:	d001      	beq.n	80163f4 <strncmp+0x1c>
 80163f0:	2a00      	cmp	r2, #0
 80163f2:	d1f5      	bne.n	80163e0 <strncmp+0x8>
 80163f4:	1ad0      	subs	r0, r2, r3
 80163f6:	bd10      	pop	{r4, pc}
 80163f8:	4610      	mov	r0, r2
 80163fa:	e7fc      	b.n	80163f6 <strncmp+0x1e>

080163fc <_fstat_r>:
 80163fc:	b538      	push	{r3, r4, r5, lr}
 80163fe:	4d07      	ldr	r5, [pc, #28]	@ (801641c <_fstat_r+0x20>)
 8016400:	2300      	movs	r3, #0
 8016402:	4604      	mov	r4, r0
 8016404:	4608      	mov	r0, r1
 8016406:	4611      	mov	r1, r2
 8016408:	602b      	str	r3, [r5, #0]
 801640a:	f7ec f979 	bl	8002700 <_fstat>
 801640e:	1c43      	adds	r3, r0, #1
 8016410:	d102      	bne.n	8016418 <_fstat_r+0x1c>
 8016412:	682b      	ldr	r3, [r5, #0]
 8016414:	b103      	cbz	r3, 8016418 <_fstat_r+0x1c>
 8016416:	6023      	str	r3, [r4, #0]
 8016418:	bd38      	pop	{r3, r4, r5, pc}
 801641a:	bf00      	nop
 801641c:	20004f50 	.word	0x20004f50

08016420 <_isatty_r>:
 8016420:	b538      	push	{r3, r4, r5, lr}
 8016422:	4d06      	ldr	r5, [pc, #24]	@ (801643c <_isatty_r+0x1c>)
 8016424:	2300      	movs	r3, #0
 8016426:	4604      	mov	r4, r0
 8016428:	4608      	mov	r0, r1
 801642a:	602b      	str	r3, [r5, #0]
 801642c:	f7ec f978 	bl	8002720 <_isatty>
 8016430:	1c43      	adds	r3, r0, #1
 8016432:	d102      	bne.n	801643a <_isatty_r+0x1a>
 8016434:	682b      	ldr	r3, [r5, #0]
 8016436:	b103      	cbz	r3, 801643a <_isatty_r+0x1a>
 8016438:	6023      	str	r3, [r4, #0]
 801643a:	bd38      	pop	{r3, r4, r5, pc}
 801643c:	20004f50 	.word	0x20004f50

08016440 <_sbrk_r>:
 8016440:	b538      	push	{r3, r4, r5, lr}
 8016442:	4d06      	ldr	r5, [pc, #24]	@ (801645c <_sbrk_r+0x1c>)
 8016444:	2300      	movs	r3, #0
 8016446:	4604      	mov	r4, r0
 8016448:	4608      	mov	r0, r1
 801644a:	602b      	str	r3, [r5, #0]
 801644c:	f7ec f980 	bl	8002750 <_sbrk>
 8016450:	1c43      	adds	r3, r0, #1
 8016452:	d102      	bne.n	801645a <_sbrk_r+0x1a>
 8016454:	682b      	ldr	r3, [r5, #0]
 8016456:	b103      	cbz	r3, 801645a <_sbrk_r+0x1a>
 8016458:	6023      	str	r3, [r4, #0]
 801645a:	bd38      	pop	{r3, r4, r5, pc}
 801645c:	20004f50 	.word	0x20004f50

08016460 <nan>:
 8016460:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016468 <nan+0x8>
 8016464:	4770      	bx	lr
 8016466:	bf00      	nop
 8016468:	00000000 	.word	0x00000000
 801646c:	7ff80000 	.word	0x7ff80000

08016470 <__assert_func>:
 8016470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016472:	4614      	mov	r4, r2
 8016474:	461a      	mov	r2, r3
 8016476:	4b09      	ldr	r3, [pc, #36]	@ (801649c <__assert_func+0x2c>)
 8016478:	681b      	ldr	r3, [r3, #0]
 801647a:	4605      	mov	r5, r0
 801647c:	68d8      	ldr	r0, [r3, #12]
 801647e:	b14c      	cbz	r4, 8016494 <__assert_func+0x24>
 8016480:	4b07      	ldr	r3, [pc, #28]	@ (80164a0 <__assert_func+0x30>)
 8016482:	9100      	str	r1, [sp, #0]
 8016484:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016488:	4906      	ldr	r1, [pc, #24]	@ (80164a4 <__assert_func+0x34>)
 801648a:	462b      	mov	r3, r5
 801648c:	f000 fba8 	bl	8016be0 <fiprintf>
 8016490:	f000 fbb8 	bl	8016c04 <abort>
 8016494:	4b04      	ldr	r3, [pc, #16]	@ (80164a8 <__assert_func+0x38>)
 8016496:	461c      	mov	r4, r3
 8016498:	e7f3      	b.n	8016482 <__assert_func+0x12>
 801649a:	bf00      	nop
 801649c:	20000020 	.word	0x20000020
 80164a0:	080177be 	.word	0x080177be
 80164a4:	080177cb 	.word	0x080177cb
 80164a8:	080177f9 	.word	0x080177f9

080164ac <_calloc_r>:
 80164ac:	b570      	push	{r4, r5, r6, lr}
 80164ae:	fba1 5402 	umull	r5, r4, r1, r2
 80164b2:	b934      	cbnz	r4, 80164c2 <_calloc_r+0x16>
 80164b4:	4629      	mov	r1, r5
 80164b6:	f7fe f813 	bl	80144e0 <_malloc_r>
 80164ba:	4606      	mov	r6, r0
 80164bc:	b928      	cbnz	r0, 80164ca <_calloc_r+0x1e>
 80164be:	4630      	mov	r0, r6
 80164c0:	bd70      	pop	{r4, r5, r6, pc}
 80164c2:	220c      	movs	r2, #12
 80164c4:	6002      	str	r2, [r0, #0]
 80164c6:	2600      	movs	r6, #0
 80164c8:	e7f9      	b.n	80164be <_calloc_r+0x12>
 80164ca:	462a      	mov	r2, r5
 80164cc:	4621      	mov	r1, r4
 80164ce:	f7fd f823 	bl	8013518 <memset>
 80164d2:	e7f4      	b.n	80164be <_calloc_r+0x12>

080164d4 <rshift>:
 80164d4:	6903      	ldr	r3, [r0, #16]
 80164d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80164da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80164de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80164e2:	f100 0414 	add.w	r4, r0, #20
 80164e6:	dd45      	ble.n	8016574 <rshift+0xa0>
 80164e8:	f011 011f 	ands.w	r1, r1, #31
 80164ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80164f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80164f4:	d10c      	bne.n	8016510 <rshift+0x3c>
 80164f6:	f100 0710 	add.w	r7, r0, #16
 80164fa:	4629      	mov	r1, r5
 80164fc:	42b1      	cmp	r1, r6
 80164fe:	d334      	bcc.n	801656a <rshift+0x96>
 8016500:	1a9b      	subs	r3, r3, r2
 8016502:	009b      	lsls	r3, r3, #2
 8016504:	1eea      	subs	r2, r5, #3
 8016506:	4296      	cmp	r6, r2
 8016508:	bf38      	it	cc
 801650a:	2300      	movcc	r3, #0
 801650c:	4423      	add	r3, r4
 801650e:	e015      	b.n	801653c <rshift+0x68>
 8016510:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8016514:	f1c1 0820 	rsb	r8, r1, #32
 8016518:	40cf      	lsrs	r7, r1
 801651a:	f105 0e04 	add.w	lr, r5, #4
 801651e:	46a1      	mov	r9, r4
 8016520:	4576      	cmp	r6, lr
 8016522:	46f4      	mov	ip, lr
 8016524:	d815      	bhi.n	8016552 <rshift+0x7e>
 8016526:	1a9a      	subs	r2, r3, r2
 8016528:	0092      	lsls	r2, r2, #2
 801652a:	3a04      	subs	r2, #4
 801652c:	3501      	adds	r5, #1
 801652e:	42ae      	cmp	r6, r5
 8016530:	bf38      	it	cc
 8016532:	2200      	movcc	r2, #0
 8016534:	18a3      	adds	r3, r4, r2
 8016536:	50a7      	str	r7, [r4, r2]
 8016538:	b107      	cbz	r7, 801653c <rshift+0x68>
 801653a:	3304      	adds	r3, #4
 801653c:	1b1a      	subs	r2, r3, r4
 801653e:	42a3      	cmp	r3, r4
 8016540:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016544:	bf08      	it	eq
 8016546:	2300      	moveq	r3, #0
 8016548:	6102      	str	r2, [r0, #16]
 801654a:	bf08      	it	eq
 801654c:	6143      	streq	r3, [r0, #20]
 801654e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016552:	f8dc c000 	ldr.w	ip, [ip]
 8016556:	fa0c fc08 	lsl.w	ip, ip, r8
 801655a:	ea4c 0707 	orr.w	r7, ip, r7
 801655e:	f849 7b04 	str.w	r7, [r9], #4
 8016562:	f85e 7b04 	ldr.w	r7, [lr], #4
 8016566:	40cf      	lsrs	r7, r1
 8016568:	e7da      	b.n	8016520 <rshift+0x4c>
 801656a:	f851 cb04 	ldr.w	ip, [r1], #4
 801656e:	f847 cf04 	str.w	ip, [r7, #4]!
 8016572:	e7c3      	b.n	80164fc <rshift+0x28>
 8016574:	4623      	mov	r3, r4
 8016576:	e7e1      	b.n	801653c <rshift+0x68>

08016578 <__hexdig_fun>:
 8016578:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801657c:	2b09      	cmp	r3, #9
 801657e:	d802      	bhi.n	8016586 <__hexdig_fun+0xe>
 8016580:	3820      	subs	r0, #32
 8016582:	b2c0      	uxtb	r0, r0
 8016584:	4770      	bx	lr
 8016586:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801658a:	2b05      	cmp	r3, #5
 801658c:	d801      	bhi.n	8016592 <__hexdig_fun+0x1a>
 801658e:	3847      	subs	r0, #71	@ 0x47
 8016590:	e7f7      	b.n	8016582 <__hexdig_fun+0xa>
 8016592:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8016596:	2b05      	cmp	r3, #5
 8016598:	d801      	bhi.n	801659e <__hexdig_fun+0x26>
 801659a:	3827      	subs	r0, #39	@ 0x27
 801659c:	e7f1      	b.n	8016582 <__hexdig_fun+0xa>
 801659e:	2000      	movs	r0, #0
 80165a0:	4770      	bx	lr
	...

080165a4 <__gethex>:
 80165a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165a8:	b085      	sub	sp, #20
 80165aa:	468a      	mov	sl, r1
 80165ac:	9302      	str	r3, [sp, #8]
 80165ae:	680b      	ldr	r3, [r1, #0]
 80165b0:	9001      	str	r0, [sp, #4]
 80165b2:	4690      	mov	r8, r2
 80165b4:	1c9c      	adds	r4, r3, #2
 80165b6:	46a1      	mov	r9, r4
 80165b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80165bc:	2830      	cmp	r0, #48	@ 0x30
 80165be:	d0fa      	beq.n	80165b6 <__gethex+0x12>
 80165c0:	eba9 0303 	sub.w	r3, r9, r3
 80165c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80165c8:	f7ff ffd6 	bl	8016578 <__hexdig_fun>
 80165cc:	4605      	mov	r5, r0
 80165ce:	2800      	cmp	r0, #0
 80165d0:	d168      	bne.n	80166a4 <__gethex+0x100>
 80165d2:	49a0      	ldr	r1, [pc, #640]	@ (8016854 <__gethex+0x2b0>)
 80165d4:	2201      	movs	r2, #1
 80165d6:	4648      	mov	r0, r9
 80165d8:	f7ff fefe 	bl	80163d8 <strncmp>
 80165dc:	4607      	mov	r7, r0
 80165de:	2800      	cmp	r0, #0
 80165e0:	d167      	bne.n	80166b2 <__gethex+0x10e>
 80165e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80165e6:	4626      	mov	r6, r4
 80165e8:	f7ff ffc6 	bl	8016578 <__hexdig_fun>
 80165ec:	2800      	cmp	r0, #0
 80165ee:	d062      	beq.n	80166b6 <__gethex+0x112>
 80165f0:	4623      	mov	r3, r4
 80165f2:	7818      	ldrb	r0, [r3, #0]
 80165f4:	2830      	cmp	r0, #48	@ 0x30
 80165f6:	4699      	mov	r9, r3
 80165f8:	f103 0301 	add.w	r3, r3, #1
 80165fc:	d0f9      	beq.n	80165f2 <__gethex+0x4e>
 80165fe:	f7ff ffbb 	bl	8016578 <__hexdig_fun>
 8016602:	fab0 f580 	clz	r5, r0
 8016606:	096d      	lsrs	r5, r5, #5
 8016608:	f04f 0b01 	mov.w	fp, #1
 801660c:	464a      	mov	r2, r9
 801660e:	4616      	mov	r6, r2
 8016610:	3201      	adds	r2, #1
 8016612:	7830      	ldrb	r0, [r6, #0]
 8016614:	f7ff ffb0 	bl	8016578 <__hexdig_fun>
 8016618:	2800      	cmp	r0, #0
 801661a:	d1f8      	bne.n	801660e <__gethex+0x6a>
 801661c:	498d      	ldr	r1, [pc, #564]	@ (8016854 <__gethex+0x2b0>)
 801661e:	2201      	movs	r2, #1
 8016620:	4630      	mov	r0, r6
 8016622:	f7ff fed9 	bl	80163d8 <strncmp>
 8016626:	2800      	cmp	r0, #0
 8016628:	d13f      	bne.n	80166aa <__gethex+0x106>
 801662a:	b944      	cbnz	r4, 801663e <__gethex+0x9a>
 801662c:	1c74      	adds	r4, r6, #1
 801662e:	4622      	mov	r2, r4
 8016630:	4616      	mov	r6, r2
 8016632:	3201      	adds	r2, #1
 8016634:	7830      	ldrb	r0, [r6, #0]
 8016636:	f7ff ff9f 	bl	8016578 <__hexdig_fun>
 801663a:	2800      	cmp	r0, #0
 801663c:	d1f8      	bne.n	8016630 <__gethex+0x8c>
 801663e:	1ba4      	subs	r4, r4, r6
 8016640:	00a7      	lsls	r7, r4, #2
 8016642:	7833      	ldrb	r3, [r6, #0]
 8016644:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8016648:	2b50      	cmp	r3, #80	@ 0x50
 801664a:	d13e      	bne.n	80166ca <__gethex+0x126>
 801664c:	7873      	ldrb	r3, [r6, #1]
 801664e:	2b2b      	cmp	r3, #43	@ 0x2b
 8016650:	d033      	beq.n	80166ba <__gethex+0x116>
 8016652:	2b2d      	cmp	r3, #45	@ 0x2d
 8016654:	d034      	beq.n	80166c0 <__gethex+0x11c>
 8016656:	1c71      	adds	r1, r6, #1
 8016658:	2400      	movs	r4, #0
 801665a:	7808      	ldrb	r0, [r1, #0]
 801665c:	f7ff ff8c 	bl	8016578 <__hexdig_fun>
 8016660:	1e43      	subs	r3, r0, #1
 8016662:	b2db      	uxtb	r3, r3
 8016664:	2b18      	cmp	r3, #24
 8016666:	d830      	bhi.n	80166ca <__gethex+0x126>
 8016668:	f1a0 0210 	sub.w	r2, r0, #16
 801666c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016670:	f7ff ff82 	bl	8016578 <__hexdig_fun>
 8016674:	f100 3cff 	add.w	ip, r0, #4294967295
 8016678:	fa5f fc8c 	uxtb.w	ip, ip
 801667c:	f1bc 0f18 	cmp.w	ip, #24
 8016680:	f04f 030a 	mov.w	r3, #10
 8016684:	d91e      	bls.n	80166c4 <__gethex+0x120>
 8016686:	b104      	cbz	r4, 801668a <__gethex+0xe6>
 8016688:	4252      	negs	r2, r2
 801668a:	4417      	add	r7, r2
 801668c:	f8ca 1000 	str.w	r1, [sl]
 8016690:	b1ed      	cbz	r5, 80166ce <__gethex+0x12a>
 8016692:	f1bb 0f00 	cmp.w	fp, #0
 8016696:	bf0c      	ite	eq
 8016698:	2506      	moveq	r5, #6
 801669a:	2500      	movne	r5, #0
 801669c:	4628      	mov	r0, r5
 801669e:	b005      	add	sp, #20
 80166a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80166a4:	2500      	movs	r5, #0
 80166a6:	462c      	mov	r4, r5
 80166a8:	e7b0      	b.n	801660c <__gethex+0x68>
 80166aa:	2c00      	cmp	r4, #0
 80166ac:	d1c7      	bne.n	801663e <__gethex+0x9a>
 80166ae:	4627      	mov	r7, r4
 80166b0:	e7c7      	b.n	8016642 <__gethex+0x9e>
 80166b2:	464e      	mov	r6, r9
 80166b4:	462f      	mov	r7, r5
 80166b6:	2501      	movs	r5, #1
 80166b8:	e7c3      	b.n	8016642 <__gethex+0x9e>
 80166ba:	2400      	movs	r4, #0
 80166bc:	1cb1      	adds	r1, r6, #2
 80166be:	e7cc      	b.n	801665a <__gethex+0xb6>
 80166c0:	2401      	movs	r4, #1
 80166c2:	e7fb      	b.n	80166bc <__gethex+0x118>
 80166c4:	fb03 0002 	mla	r0, r3, r2, r0
 80166c8:	e7ce      	b.n	8016668 <__gethex+0xc4>
 80166ca:	4631      	mov	r1, r6
 80166cc:	e7de      	b.n	801668c <__gethex+0xe8>
 80166ce:	eba6 0309 	sub.w	r3, r6, r9
 80166d2:	3b01      	subs	r3, #1
 80166d4:	4629      	mov	r1, r5
 80166d6:	2b07      	cmp	r3, #7
 80166d8:	dc0a      	bgt.n	80166f0 <__gethex+0x14c>
 80166da:	9801      	ldr	r0, [sp, #4]
 80166dc:	f7fd ff8c 	bl	80145f8 <_Balloc>
 80166e0:	4604      	mov	r4, r0
 80166e2:	b940      	cbnz	r0, 80166f6 <__gethex+0x152>
 80166e4:	4b5c      	ldr	r3, [pc, #368]	@ (8016858 <__gethex+0x2b4>)
 80166e6:	4602      	mov	r2, r0
 80166e8:	21e4      	movs	r1, #228	@ 0xe4
 80166ea:	485c      	ldr	r0, [pc, #368]	@ (801685c <__gethex+0x2b8>)
 80166ec:	f7ff fec0 	bl	8016470 <__assert_func>
 80166f0:	3101      	adds	r1, #1
 80166f2:	105b      	asrs	r3, r3, #1
 80166f4:	e7ef      	b.n	80166d6 <__gethex+0x132>
 80166f6:	f100 0a14 	add.w	sl, r0, #20
 80166fa:	2300      	movs	r3, #0
 80166fc:	4655      	mov	r5, sl
 80166fe:	469b      	mov	fp, r3
 8016700:	45b1      	cmp	r9, r6
 8016702:	d337      	bcc.n	8016774 <__gethex+0x1d0>
 8016704:	f845 bb04 	str.w	fp, [r5], #4
 8016708:	eba5 050a 	sub.w	r5, r5, sl
 801670c:	10ad      	asrs	r5, r5, #2
 801670e:	6125      	str	r5, [r4, #16]
 8016710:	4658      	mov	r0, fp
 8016712:	f7fe f863 	bl	80147dc <__hi0bits>
 8016716:	016d      	lsls	r5, r5, #5
 8016718:	f8d8 6000 	ldr.w	r6, [r8]
 801671c:	1a2d      	subs	r5, r5, r0
 801671e:	42b5      	cmp	r5, r6
 8016720:	dd54      	ble.n	80167cc <__gethex+0x228>
 8016722:	1bad      	subs	r5, r5, r6
 8016724:	4629      	mov	r1, r5
 8016726:	4620      	mov	r0, r4
 8016728:	f7fe fbef 	bl	8014f0a <__any_on>
 801672c:	4681      	mov	r9, r0
 801672e:	b178      	cbz	r0, 8016750 <__gethex+0x1ac>
 8016730:	1e6b      	subs	r3, r5, #1
 8016732:	1159      	asrs	r1, r3, #5
 8016734:	f003 021f 	and.w	r2, r3, #31
 8016738:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801673c:	f04f 0901 	mov.w	r9, #1
 8016740:	fa09 f202 	lsl.w	r2, r9, r2
 8016744:	420a      	tst	r2, r1
 8016746:	d003      	beq.n	8016750 <__gethex+0x1ac>
 8016748:	454b      	cmp	r3, r9
 801674a:	dc36      	bgt.n	80167ba <__gethex+0x216>
 801674c:	f04f 0902 	mov.w	r9, #2
 8016750:	4629      	mov	r1, r5
 8016752:	4620      	mov	r0, r4
 8016754:	f7ff febe 	bl	80164d4 <rshift>
 8016758:	442f      	add	r7, r5
 801675a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801675e:	42bb      	cmp	r3, r7
 8016760:	da42      	bge.n	80167e8 <__gethex+0x244>
 8016762:	9801      	ldr	r0, [sp, #4]
 8016764:	4621      	mov	r1, r4
 8016766:	f7fd ff87 	bl	8014678 <_Bfree>
 801676a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801676c:	2300      	movs	r3, #0
 801676e:	6013      	str	r3, [r2, #0]
 8016770:	25a3      	movs	r5, #163	@ 0xa3
 8016772:	e793      	b.n	801669c <__gethex+0xf8>
 8016774:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8016778:	2a2e      	cmp	r2, #46	@ 0x2e
 801677a:	d012      	beq.n	80167a2 <__gethex+0x1fe>
 801677c:	2b20      	cmp	r3, #32
 801677e:	d104      	bne.n	801678a <__gethex+0x1e6>
 8016780:	f845 bb04 	str.w	fp, [r5], #4
 8016784:	f04f 0b00 	mov.w	fp, #0
 8016788:	465b      	mov	r3, fp
 801678a:	7830      	ldrb	r0, [r6, #0]
 801678c:	9303      	str	r3, [sp, #12]
 801678e:	f7ff fef3 	bl	8016578 <__hexdig_fun>
 8016792:	9b03      	ldr	r3, [sp, #12]
 8016794:	f000 000f 	and.w	r0, r0, #15
 8016798:	4098      	lsls	r0, r3
 801679a:	ea4b 0b00 	orr.w	fp, fp, r0
 801679e:	3304      	adds	r3, #4
 80167a0:	e7ae      	b.n	8016700 <__gethex+0x15c>
 80167a2:	45b1      	cmp	r9, r6
 80167a4:	d8ea      	bhi.n	801677c <__gethex+0x1d8>
 80167a6:	492b      	ldr	r1, [pc, #172]	@ (8016854 <__gethex+0x2b0>)
 80167a8:	9303      	str	r3, [sp, #12]
 80167aa:	2201      	movs	r2, #1
 80167ac:	4630      	mov	r0, r6
 80167ae:	f7ff fe13 	bl	80163d8 <strncmp>
 80167b2:	9b03      	ldr	r3, [sp, #12]
 80167b4:	2800      	cmp	r0, #0
 80167b6:	d1e1      	bne.n	801677c <__gethex+0x1d8>
 80167b8:	e7a2      	b.n	8016700 <__gethex+0x15c>
 80167ba:	1ea9      	subs	r1, r5, #2
 80167bc:	4620      	mov	r0, r4
 80167be:	f7fe fba4 	bl	8014f0a <__any_on>
 80167c2:	2800      	cmp	r0, #0
 80167c4:	d0c2      	beq.n	801674c <__gethex+0x1a8>
 80167c6:	f04f 0903 	mov.w	r9, #3
 80167ca:	e7c1      	b.n	8016750 <__gethex+0x1ac>
 80167cc:	da09      	bge.n	80167e2 <__gethex+0x23e>
 80167ce:	1b75      	subs	r5, r6, r5
 80167d0:	4621      	mov	r1, r4
 80167d2:	9801      	ldr	r0, [sp, #4]
 80167d4:	462a      	mov	r2, r5
 80167d6:	f7fe f95f 	bl	8014a98 <__lshift>
 80167da:	1b7f      	subs	r7, r7, r5
 80167dc:	4604      	mov	r4, r0
 80167de:	f100 0a14 	add.w	sl, r0, #20
 80167e2:	f04f 0900 	mov.w	r9, #0
 80167e6:	e7b8      	b.n	801675a <__gethex+0x1b6>
 80167e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80167ec:	42bd      	cmp	r5, r7
 80167ee:	dd6f      	ble.n	80168d0 <__gethex+0x32c>
 80167f0:	1bed      	subs	r5, r5, r7
 80167f2:	42ae      	cmp	r6, r5
 80167f4:	dc34      	bgt.n	8016860 <__gethex+0x2bc>
 80167f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80167fa:	2b02      	cmp	r3, #2
 80167fc:	d022      	beq.n	8016844 <__gethex+0x2a0>
 80167fe:	2b03      	cmp	r3, #3
 8016800:	d024      	beq.n	801684c <__gethex+0x2a8>
 8016802:	2b01      	cmp	r3, #1
 8016804:	d115      	bne.n	8016832 <__gethex+0x28e>
 8016806:	42ae      	cmp	r6, r5
 8016808:	d113      	bne.n	8016832 <__gethex+0x28e>
 801680a:	2e01      	cmp	r6, #1
 801680c:	d10b      	bne.n	8016826 <__gethex+0x282>
 801680e:	9a02      	ldr	r2, [sp, #8]
 8016810:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016814:	6013      	str	r3, [r2, #0]
 8016816:	2301      	movs	r3, #1
 8016818:	6123      	str	r3, [r4, #16]
 801681a:	f8ca 3000 	str.w	r3, [sl]
 801681e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016820:	2562      	movs	r5, #98	@ 0x62
 8016822:	601c      	str	r4, [r3, #0]
 8016824:	e73a      	b.n	801669c <__gethex+0xf8>
 8016826:	1e71      	subs	r1, r6, #1
 8016828:	4620      	mov	r0, r4
 801682a:	f7fe fb6e 	bl	8014f0a <__any_on>
 801682e:	2800      	cmp	r0, #0
 8016830:	d1ed      	bne.n	801680e <__gethex+0x26a>
 8016832:	9801      	ldr	r0, [sp, #4]
 8016834:	4621      	mov	r1, r4
 8016836:	f7fd ff1f 	bl	8014678 <_Bfree>
 801683a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801683c:	2300      	movs	r3, #0
 801683e:	6013      	str	r3, [r2, #0]
 8016840:	2550      	movs	r5, #80	@ 0x50
 8016842:	e72b      	b.n	801669c <__gethex+0xf8>
 8016844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016846:	2b00      	cmp	r3, #0
 8016848:	d1f3      	bne.n	8016832 <__gethex+0x28e>
 801684a:	e7e0      	b.n	801680e <__gethex+0x26a>
 801684c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801684e:	2b00      	cmp	r3, #0
 8016850:	d1dd      	bne.n	801680e <__gethex+0x26a>
 8016852:	e7ee      	b.n	8016832 <__gethex+0x28e>
 8016854:	080177a3 	.word	0x080177a3
 8016858:	08017739 	.word	0x08017739
 801685c:	080177fa 	.word	0x080177fa
 8016860:	1e6f      	subs	r7, r5, #1
 8016862:	f1b9 0f00 	cmp.w	r9, #0
 8016866:	d130      	bne.n	80168ca <__gethex+0x326>
 8016868:	b127      	cbz	r7, 8016874 <__gethex+0x2d0>
 801686a:	4639      	mov	r1, r7
 801686c:	4620      	mov	r0, r4
 801686e:	f7fe fb4c 	bl	8014f0a <__any_on>
 8016872:	4681      	mov	r9, r0
 8016874:	117a      	asrs	r2, r7, #5
 8016876:	2301      	movs	r3, #1
 8016878:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801687c:	f007 071f 	and.w	r7, r7, #31
 8016880:	40bb      	lsls	r3, r7
 8016882:	4213      	tst	r3, r2
 8016884:	4629      	mov	r1, r5
 8016886:	4620      	mov	r0, r4
 8016888:	bf18      	it	ne
 801688a:	f049 0902 	orrne.w	r9, r9, #2
 801688e:	f7ff fe21 	bl	80164d4 <rshift>
 8016892:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8016896:	1b76      	subs	r6, r6, r5
 8016898:	2502      	movs	r5, #2
 801689a:	f1b9 0f00 	cmp.w	r9, #0
 801689e:	d047      	beq.n	8016930 <__gethex+0x38c>
 80168a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80168a4:	2b02      	cmp	r3, #2
 80168a6:	d015      	beq.n	80168d4 <__gethex+0x330>
 80168a8:	2b03      	cmp	r3, #3
 80168aa:	d017      	beq.n	80168dc <__gethex+0x338>
 80168ac:	2b01      	cmp	r3, #1
 80168ae:	d109      	bne.n	80168c4 <__gethex+0x320>
 80168b0:	f019 0f02 	tst.w	r9, #2
 80168b4:	d006      	beq.n	80168c4 <__gethex+0x320>
 80168b6:	f8da 3000 	ldr.w	r3, [sl]
 80168ba:	ea49 0903 	orr.w	r9, r9, r3
 80168be:	f019 0f01 	tst.w	r9, #1
 80168c2:	d10e      	bne.n	80168e2 <__gethex+0x33e>
 80168c4:	f045 0510 	orr.w	r5, r5, #16
 80168c8:	e032      	b.n	8016930 <__gethex+0x38c>
 80168ca:	f04f 0901 	mov.w	r9, #1
 80168ce:	e7d1      	b.n	8016874 <__gethex+0x2d0>
 80168d0:	2501      	movs	r5, #1
 80168d2:	e7e2      	b.n	801689a <__gethex+0x2f6>
 80168d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80168d6:	f1c3 0301 	rsb	r3, r3, #1
 80168da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80168dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d0f0      	beq.n	80168c4 <__gethex+0x320>
 80168e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80168e6:	f104 0314 	add.w	r3, r4, #20
 80168ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80168ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80168f2:	f04f 0c00 	mov.w	ip, #0
 80168f6:	4618      	mov	r0, r3
 80168f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80168fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016900:	d01b      	beq.n	801693a <__gethex+0x396>
 8016902:	3201      	adds	r2, #1
 8016904:	6002      	str	r2, [r0, #0]
 8016906:	2d02      	cmp	r5, #2
 8016908:	f104 0314 	add.w	r3, r4, #20
 801690c:	d13c      	bne.n	8016988 <__gethex+0x3e4>
 801690e:	f8d8 2000 	ldr.w	r2, [r8]
 8016912:	3a01      	subs	r2, #1
 8016914:	42b2      	cmp	r2, r6
 8016916:	d109      	bne.n	801692c <__gethex+0x388>
 8016918:	1171      	asrs	r1, r6, #5
 801691a:	2201      	movs	r2, #1
 801691c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016920:	f006 061f 	and.w	r6, r6, #31
 8016924:	fa02 f606 	lsl.w	r6, r2, r6
 8016928:	421e      	tst	r6, r3
 801692a:	d13a      	bne.n	80169a2 <__gethex+0x3fe>
 801692c:	f045 0520 	orr.w	r5, r5, #32
 8016930:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016932:	601c      	str	r4, [r3, #0]
 8016934:	9b02      	ldr	r3, [sp, #8]
 8016936:	601f      	str	r7, [r3, #0]
 8016938:	e6b0      	b.n	801669c <__gethex+0xf8>
 801693a:	4299      	cmp	r1, r3
 801693c:	f843 cc04 	str.w	ip, [r3, #-4]
 8016940:	d8d9      	bhi.n	80168f6 <__gethex+0x352>
 8016942:	68a3      	ldr	r3, [r4, #8]
 8016944:	459b      	cmp	fp, r3
 8016946:	db17      	blt.n	8016978 <__gethex+0x3d4>
 8016948:	6861      	ldr	r1, [r4, #4]
 801694a:	9801      	ldr	r0, [sp, #4]
 801694c:	3101      	adds	r1, #1
 801694e:	f7fd fe53 	bl	80145f8 <_Balloc>
 8016952:	4681      	mov	r9, r0
 8016954:	b918      	cbnz	r0, 801695e <__gethex+0x3ba>
 8016956:	4b1a      	ldr	r3, [pc, #104]	@ (80169c0 <__gethex+0x41c>)
 8016958:	4602      	mov	r2, r0
 801695a:	2184      	movs	r1, #132	@ 0x84
 801695c:	e6c5      	b.n	80166ea <__gethex+0x146>
 801695e:	6922      	ldr	r2, [r4, #16]
 8016960:	3202      	adds	r2, #2
 8016962:	f104 010c 	add.w	r1, r4, #12
 8016966:	0092      	lsls	r2, r2, #2
 8016968:	300c      	adds	r0, #12
 801696a:	f7fc fed8 	bl	801371e <memcpy>
 801696e:	4621      	mov	r1, r4
 8016970:	9801      	ldr	r0, [sp, #4]
 8016972:	f7fd fe81 	bl	8014678 <_Bfree>
 8016976:	464c      	mov	r4, r9
 8016978:	6923      	ldr	r3, [r4, #16]
 801697a:	1c5a      	adds	r2, r3, #1
 801697c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016980:	6122      	str	r2, [r4, #16]
 8016982:	2201      	movs	r2, #1
 8016984:	615a      	str	r2, [r3, #20]
 8016986:	e7be      	b.n	8016906 <__gethex+0x362>
 8016988:	6922      	ldr	r2, [r4, #16]
 801698a:	455a      	cmp	r2, fp
 801698c:	dd0b      	ble.n	80169a6 <__gethex+0x402>
 801698e:	2101      	movs	r1, #1
 8016990:	4620      	mov	r0, r4
 8016992:	f7ff fd9f 	bl	80164d4 <rshift>
 8016996:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801699a:	3701      	adds	r7, #1
 801699c:	42bb      	cmp	r3, r7
 801699e:	f6ff aee0 	blt.w	8016762 <__gethex+0x1be>
 80169a2:	2501      	movs	r5, #1
 80169a4:	e7c2      	b.n	801692c <__gethex+0x388>
 80169a6:	f016 061f 	ands.w	r6, r6, #31
 80169aa:	d0fa      	beq.n	80169a2 <__gethex+0x3fe>
 80169ac:	4453      	add	r3, sl
 80169ae:	f1c6 0620 	rsb	r6, r6, #32
 80169b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80169b6:	f7fd ff11 	bl	80147dc <__hi0bits>
 80169ba:	42b0      	cmp	r0, r6
 80169bc:	dbe7      	blt.n	801698e <__gethex+0x3ea>
 80169be:	e7f0      	b.n	80169a2 <__gethex+0x3fe>
 80169c0:	08017739 	.word	0x08017739

080169c4 <L_shift>:
 80169c4:	f1c2 0208 	rsb	r2, r2, #8
 80169c8:	0092      	lsls	r2, r2, #2
 80169ca:	b570      	push	{r4, r5, r6, lr}
 80169cc:	f1c2 0620 	rsb	r6, r2, #32
 80169d0:	6843      	ldr	r3, [r0, #4]
 80169d2:	6804      	ldr	r4, [r0, #0]
 80169d4:	fa03 f506 	lsl.w	r5, r3, r6
 80169d8:	432c      	orrs	r4, r5
 80169da:	40d3      	lsrs	r3, r2
 80169dc:	6004      	str	r4, [r0, #0]
 80169de:	f840 3f04 	str.w	r3, [r0, #4]!
 80169e2:	4288      	cmp	r0, r1
 80169e4:	d3f4      	bcc.n	80169d0 <L_shift+0xc>
 80169e6:	bd70      	pop	{r4, r5, r6, pc}

080169e8 <__match>:
 80169e8:	b530      	push	{r4, r5, lr}
 80169ea:	6803      	ldr	r3, [r0, #0]
 80169ec:	3301      	adds	r3, #1
 80169ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80169f2:	b914      	cbnz	r4, 80169fa <__match+0x12>
 80169f4:	6003      	str	r3, [r0, #0]
 80169f6:	2001      	movs	r0, #1
 80169f8:	bd30      	pop	{r4, r5, pc}
 80169fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80169fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8016a02:	2d19      	cmp	r5, #25
 8016a04:	bf98      	it	ls
 8016a06:	3220      	addls	r2, #32
 8016a08:	42a2      	cmp	r2, r4
 8016a0a:	d0f0      	beq.n	80169ee <__match+0x6>
 8016a0c:	2000      	movs	r0, #0
 8016a0e:	e7f3      	b.n	80169f8 <__match+0x10>

08016a10 <__hexnan>:
 8016a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a14:	680b      	ldr	r3, [r1, #0]
 8016a16:	6801      	ldr	r1, [r0, #0]
 8016a18:	115e      	asrs	r6, r3, #5
 8016a1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8016a1e:	f013 031f 	ands.w	r3, r3, #31
 8016a22:	b087      	sub	sp, #28
 8016a24:	bf18      	it	ne
 8016a26:	3604      	addne	r6, #4
 8016a28:	2500      	movs	r5, #0
 8016a2a:	1f37      	subs	r7, r6, #4
 8016a2c:	4682      	mov	sl, r0
 8016a2e:	4690      	mov	r8, r2
 8016a30:	9301      	str	r3, [sp, #4]
 8016a32:	f846 5c04 	str.w	r5, [r6, #-4]
 8016a36:	46b9      	mov	r9, r7
 8016a38:	463c      	mov	r4, r7
 8016a3a:	9502      	str	r5, [sp, #8]
 8016a3c:	46ab      	mov	fp, r5
 8016a3e:	784a      	ldrb	r2, [r1, #1]
 8016a40:	1c4b      	adds	r3, r1, #1
 8016a42:	9303      	str	r3, [sp, #12]
 8016a44:	b342      	cbz	r2, 8016a98 <__hexnan+0x88>
 8016a46:	4610      	mov	r0, r2
 8016a48:	9105      	str	r1, [sp, #20]
 8016a4a:	9204      	str	r2, [sp, #16]
 8016a4c:	f7ff fd94 	bl	8016578 <__hexdig_fun>
 8016a50:	2800      	cmp	r0, #0
 8016a52:	d151      	bne.n	8016af8 <__hexnan+0xe8>
 8016a54:	9a04      	ldr	r2, [sp, #16]
 8016a56:	9905      	ldr	r1, [sp, #20]
 8016a58:	2a20      	cmp	r2, #32
 8016a5a:	d818      	bhi.n	8016a8e <__hexnan+0x7e>
 8016a5c:	9b02      	ldr	r3, [sp, #8]
 8016a5e:	459b      	cmp	fp, r3
 8016a60:	dd13      	ble.n	8016a8a <__hexnan+0x7a>
 8016a62:	454c      	cmp	r4, r9
 8016a64:	d206      	bcs.n	8016a74 <__hexnan+0x64>
 8016a66:	2d07      	cmp	r5, #7
 8016a68:	dc04      	bgt.n	8016a74 <__hexnan+0x64>
 8016a6a:	462a      	mov	r2, r5
 8016a6c:	4649      	mov	r1, r9
 8016a6e:	4620      	mov	r0, r4
 8016a70:	f7ff ffa8 	bl	80169c4 <L_shift>
 8016a74:	4544      	cmp	r4, r8
 8016a76:	d952      	bls.n	8016b1e <__hexnan+0x10e>
 8016a78:	2300      	movs	r3, #0
 8016a7a:	f1a4 0904 	sub.w	r9, r4, #4
 8016a7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8016a82:	f8cd b008 	str.w	fp, [sp, #8]
 8016a86:	464c      	mov	r4, r9
 8016a88:	461d      	mov	r5, r3
 8016a8a:	9903      	ldr	r1, [sp, #12]
 8016a8c:	e7d7      	b.n	8016a3e <__hexnan+0x2e>
 8016a8e:	2a29      	cmp	r2, #41	@ 0x29
 8016a90:	d157      	bne.n	8016b42 <__hexnan+0x132>
 8016a92:	3102      	adds	r1, #2
 8016a94:	f8ca 1000 	str.w	r1, [sl]
 8016a98:	f1bb 0f00 	cmp.w	fp, #0
 8016a9c:	d051      	beq.n	8016b42 <__hexnan+0x132>
 8016a9e:	454c      	cmp	r4, r9
 8016aa0:	d206      	bcs.n	8016ab0 <__hexnan+0xa0>
 8016aa2:	2d07      	cmp	r5, #7
 8016aa4:	dc04      	bgt.n	8016ab0 <__hexnan+0xa0>
 8016aa6:	462a      	mov	r2, r5
 8016aa8:	4649      	mov	r1, r9
 8016aaa:	4620      	mov	r0, r4
 8016aac:	f7ff ff8a 	bl	80169c4 <L_shift>
 8016ab0:	4544      	cmp	r4, r8
 8016ab2:	d936      	bls.n	8016b22 <__hexnan+0x112>
 8016ab4:	f1a8 0204 	sub.w	r2, r8, #4
 8016ab8:	4623      	mov	r3, r4
 8016aba:	f853 1b04 	ldr.w	r1, [r3], #4
 8016abe:	f842 1f04 	str.w	r1, [r2, #4]!
 8016ac2:	429f      	cmp	r7, r3
 8016ac4:	d2f9      	bcs.n	8016aba <__hexnan+0xaa>
 8016ac6:	1b3b      	subs	r3, r7, r4
 8016ac8:	f023 0303 	bic.w	r3, r3, #3
 8016acc:	3304      	adds	r3, #4
 8016ace:	3401      	adds	r4, #1
 8016ad0:	3e03      	subs	r6, #3
 8016ad2:	42b4      	cmp	r4, r6
 8016ad4:	bf88      	it	hi
 8016ad6:	2304      	movhi	r3, #4
 8016ad8:	4443      	add	r3, r8
 8016ada:	2200      	movs	r2, #0
 8016adc:	f843 2b04 	str.w	r2, [r3], #4
 8016ae0:	429f      	cmp	r7, r3
 8016ae2:	d2fb      	bcs.n	8016adc <__hexnan+0xcc>
 8016ae4:	683b      	ldr	r3, [r7, #0]
 8016ae6:	b91b      	cbnz	r3, 8016af0 <__hexnan+0xe0>
 8016ae8:	4547      	cmp	r7, r8
 8016aea:	d128      	bne.n	8016b3e <__hexnan+0x12e>
 8016aec:	2301      	movs	r3, #1
 8016aee:	603b      	str	r3, [r7, #0]
 8016af0:	2005      	movs	r0, #5
 8016af2:	b007      	add	sp, #28
 8016af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016af8:	3501      	adds	r5, #1
 8016afa:	2d08      	cmp	r5, #8
 8016afc:	f10b 0b01 	add.w	fp, fp, #1
 8016b00:	dd06      	ble.n	8016b10 <__hexnan+0x100>
 8016b02:	4544      	cmp	r4, r8
 8016b04:	d9c1      	bls.n	8016a8a <__hexnan+0x7a>
 8016b06:	2300      	movs	r3, #0
 8016b08:	f844 3c04 	str.w	r3, [r4, #-4]
 8016b0c:	2501      	movs	r5, #1
 8016b0e:	3c04      	subs	r4, #4
 8016b10:	6822      	ldr	r2, [r4, #0]
 8016b12:	f000 000f 	and.w	r0, r0, #15
 8016b16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016b1a:	6020      	str	r0, [r4, #0]
 8016b1c:	e7b5      	b.n	8016a8a <__hexnan+0x7a>
 8016b1e:	2508      	movs	r5, #8
 8016b20:	e7b3      	b.n	8016a8a <__hexnan+0x7a>
 8016b22:	9b01      	ldr	r3, [sp, #4]
 8016b24:	2b00      	cmp	r3, #0
 8016b26:	d0dd      	beq.n	8016ae4 <__hexnan+0xd4>
 8016b28:	f1c3 0320 	rsb	r3, r3, #32
 8016b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8016b30:	40da      	lsrs	r2, r3
 8016b32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8016b36:	4013      	ands	r3, r2
 8016b38:	f846 3c04 	str.w	r3, [r6, #-4]
 8016b3c:	e7d2      	b.n	8016ae4 <__hexnan+0xd4>
 8016b3e:	3f04      	subs	r7, #4
 8016b40:	e7d0      	b.n	8016ae4 <__hexnan+0xd4>
 8016b42:	2004      	movs	r0, #4
 8016b44:	e7d5      	b.n	8016af2 <__hexnan+0xe2>

08016b46 <__ascii_mbtowc>:
 8016b46:	b082      	sub	sp, #8
 8016b48:	b901      	cbnz	r1, 8016b4c <__ascii_mbtowc+0x6>
 8016b4a:	a901      	add	r1, sp, #4
 8016b4c:	b142      	cbz	r2, 8016b60 <__ascii_mbtowc+0x1a>
 8016b4e:	b14b      	cbz	r3, 8016b64 <__ascii_mbtowc+0x1e>
 8016b50:	7813      	ldrb	r3, [r2, #0]
 8016b52:	600b      	str	r3, [r1, #0]
 8016b54:	7812      	ldrb	r2, [r2, #0]
 8016b56:	1e10      	subs	r0, r2, #0
 8016b58:	bf18      	it	ne
 8016b5a:	2001      	movne	r0, #1
 8016b5c:	b002      	add	sp, #8
 8016b5e:	4770      	bx	lr
 8016b60:	4610      	mov	r0, r2
 8016b62:	e7fb      	b.n	8016b5c <__ascii_mbtowc+0x16>
 8016b64:	f06f 0001 	mvn.w	r0, #1
 8016b68:	e7f8      	b.n	8016b5c <__ascii_mbtowc+0x16>

08016b6a <_realloc_r>:
 8016b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b6e:	4607      	mov	r7, r0
 8016b70:	4614      	mov	r4, r2
 8016b72:	460d      	mov	r5, r1
 8016b74:	b921      	cbnz	r1, 8016b80 <_realloc_r+0x16>
 8016b76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b7a:	4611      	mov	r1, r2
 8016b7c:	f7fd bcb0 	b.w	80144e0 <_malloc_r>
 8016b80:	b92a      	cbnz	r2, 8016b8e <_realloc_r+0x24>
 8016b82:	f7fd fc39 	bl	80143f8 <_free_r>
 8016b86:	4625      	mov	r5, r4
 8016b88:	4628      	mov	r0, r5
 8016b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b8e:	f000 f840 	bl	8016c12 <_malloc_usable_size_r>
 8016b92:	4284      	cmp	r4, r0
 8016b94:	4606      	mov	r6, r0
 8016b96:	d802      	bhi.n	8016b9e <_realloc_r+0x34>
 8016b98:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016b9c:	d8f4      	bhi.n	8016b88 <_realloc_r+0x1e>
 8016b9e:	4621      	mov	r1, r4
 8016ba0:	4638      	mov	r0, r7
 8016ba2:	f7fd fc9d 	bl	80144e0 <_malloc_r>
 8016ba6:	4680      	mov	r8, r0
 8016ba8:	b908      	cbnz	r0, 8016bae <_realloc_r+0x44>
 8016baa:	4645      	mov	r5, r8
 8016bac:	e7ec      	b.n	8016b88 <_realloc_r+0x1e>
 8016bae:	42b4      	cmp	r4, r6
 8016bb0:	4622      	mov	r2, r4
 8016bb2:	4629      	mov	r1, r5
 8016bb4:	bf28      	it	cs
 8016bb6:	4632      	movcs	r2, r6
 8016bb8:	f7fc fdb1 	bl	801371e <memcpy>
 8016bbc:	4629      	mov	r1, r5
 8016bbe:	4638      	mov	r0, r7
 8016bc0:	f7fd fc1a 	bl	80143f8 <_free_r>
 8016bc4:	e7f1      	b.n	8016baa <_realloc_r+0x40>

08016bc6 <__ascii_wctomb>:
 8016bc6:	4603      	mov	r3, r0
 8016bc8:	4608      	mov	r0, r1
 8016bca:	b141      	cbz	r1, 8016bde <__ascii_wctomb+0x18>
 8016bcc:	2aff      	cmp	r2, #255	@ 0xff
 8016bce:	d904      	bls.n	8016bda <__ascii_wctomb+0x14>
 8016bd0:	228a      	movs	r2, #138	@ 0x8a
 8016bd2:	601a      	str	r2, [r3, #0]
 8016bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8016bd8:	4770      	bx	lr
 8016bda:	700a      	strb	r2, [r1, #0]
 8016bdc:	2001      	movs	r0, #1
 8016bde:	4770      	bx	lr

08016be0 <fiprintf>:
 8016be0:	b40e      	push	{r1, r2, r3}
 8016be2:	b503      	push	{r0, r1, lr}
 8016be4:	4601      	mov	r1, r0
 8016be6:	ab03      	add	r3, sp, #12
 8016be8:	4805      	ldr	r0, [pc, #20]	@ (8016c00 <fiprintf+0x20>)
 8016bea:	f853 2b04 	ldr.w	r2, [r3], #4
 8016bee:	6800      	ldr	r0, [r0, #0]
 8016bf0:	9301      	str	r3, [sp, #4]
 8016bf2:	f7ff f9b1 	bl	8015f58 <_vfiprintf_r>
 8016bf6:	b002      	add	sp, #8
 8016bf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8016bfc:	b003      	add	sp, #12
 8016bfe:	4770      	bx	lr
 8016c00:	20000020 	.word	0x20000020

08016c04 <abort>:
 8016c04:	b508      	push	{r3, lr}
 8016c06:	2006      	movs	r0, #6
 8016c08:	f000 f834 	bl	8016c74 <raise>
 8016c0c:	2001      	movs	r0, #1
 8016c0e:	f7eb fd43 	bl	8002698 <_exit>

08016c12 <_malloc_usable_size_r>:
 8016c12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016c16:	1f18      	subs	r0, r3, #4
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	bfbc      	itt	lt
 8016c1c:	580b      	ldrlt	r3, [r1, r0]
 8016c1e:	18c0      	addlt	r0, r0, r3
 8016c20:	4770      	bx	lr

08016c22 <_raise_r>:
 8016c22:	291f      	cmp	r1, #31
 8016c24:	b538      	push	{r3, r4, r5, lr}
 8016c26:	4605      	mov	r5, r0
 8016c28:	460c      	mov	r4, r1
 8016c2a:	d904      	bls.n	8016c36 <_raise_r+0x14>
 8016c2c:	2316      	movs	r3, #22
 8016c2e:	6003      	str	r3, [r0, #0]
 8016c30:	f04f 30ff 	mov.w	r0, #4294967295
 8016c34:	bd38      	pop	{r3, r4, r5, pc}
 8016c36:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016c38:	b112      	cbz	r2, 8016c40 <_raise_r+0x1e>
 8016c3a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016c3e:	b94b      	cbnz	r3, 8016c54 <_raise_r+0x32>
 8016c40:	4628      	mov	r0, r5
 8016c42:	f000 f831 	bl	8016ca8 <_getpid_r>
 8016c46:	4622      	mov	r2, r4
 8016c48:	4601      	mov	r1, r0
 8016c4a:	4628      	mov	r0, r5
 8016c4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016c50:	f000 b818 	b.w	8016c84 <_kill_r>
 8016c54:	2b01      	cmp	r3, #1
 8016c56:	d00a      	beq.n	8016c6e <_raise_r+0x4c>
 8016c58:	1c59      	adds	r1, r3, #1
 8016c5a:	d103      	bne.n	8016c64 <_raise_r+0x42>
 8016c5c:	2316      	movs	r3, #22
 8016c5e:	6003      	str	r3, [r0, #0]
 8016c60:	2001      	movs	r0, #1
 8016c62:	e7e7      	b.n	8016c34 <_raise_r+0x12>
 8016c64:	2100      	movs	r1, #0
 8016c66:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016c6a:	4620      	mov	r0, r4
 8016c6c:	4798      	blx	r3
 8016c6e:	2000      	movs	r0, #0
 8016c70:	e7e0      	b.n	8016c34 <_raise_r+0x12>
	...

08016c74 <raise>:
 8016c74:	4b02      	ldr	r3, [pc, #8]	@ (8016c80 <raise+0xc>)
 8016c76:	4601      	mov	r1, r0
 8016c78:	6818      	ldr	r0, [r3, #0]
 8016c7a:	f7ff bfd2 	b.w	8016c22 <_raise_r>
 8016c7e:	bf00      	nop
 8016c80:	20000020 	.word	0x20000020

08016c84 <_kill_r>:
 8016c84:	b538      	push	{r3, r4, r5, lr}
 8016c86:	4d07      	ldr	r5, [pc, #28]	@ (8016ca4 <_kill_r+0x20>)
 8016c88:	2300      	movs	r3, #0
 8016c8a:	4604      	mov	r4, r0
 8016c8c:	4608      	mov	r0, r1
 8016c8e:	4611      	mov	r1, r2
 8016c90:	602b      	str	r3, [r5, #0]
 8016c92:	f7eb fcf1 	bl	8002678 <_kill>
 8016c96:	1c43      	adds	r3, r0, #1
 8016c98:	d102      	bne.n	8016ca0 <_kill_r+0x1c>
 8016c9a:	682b      	ldr	r3, [r5, #0]
 8016c9c:	b103      	cbz	r3, 8016ca0 <_kill_r+0x1c>
 8016c9e:	6023      	str	r3, [r4, #0]
 8016ca0:	bd38      	pop	{r3, r4, r5, pc}
 8016ca2:	bf00      	nop
 8016ca4:	20004f50 	.word	0x20004f50

08016ca8 <_getpid_r>:
 8016ca8:	f7eb bcde 	b.w	8002668 <_getpid>

08016cac <fmodf>:
 8016cac:	b508      	push	{r3, lr}
 8016cae:	ed2d 8b02 	vpush	{d8}
 8016cb2:	eef0 8a40 	vmov.f32	s17, s0
 8016cb6:	eeb0 8a60 	vmov.f32	s16, s1
 8016cba:	f000 f93d 	bl	8016f38 <__ieee754_fmodf>
 8016cbe:	eef4 8a48 	vcmp.f32	s17, s16
 8016cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016cc6:	d60c      	bvs.n	8016ce2 <fmodf+0x36>
 8016cc8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8016ce8 <fmodf+0x3c>
 8016ccc:	eeb4 8a68 	vcmp.f32	s16, s17
 8016cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016cd4:	d105      	bne.n	8016ce2 <fmodf+0x36>
 8016cd6:	f7fc fcf5 	bl	80136c4 <__errno>
 8016cda:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8016cde:	2321      	movs	r3, #33	@ 0x21
 8016ce0:	6003      	str	r3, [r0, #0]
 8016ce2:	ecbd 8b02 	vpop	{d8}
 8016ce6:	bd08      	pop	{r3, pc}
 8016ce8:	00000000 	.word	0x00000000

08016cec <lroundf>:
 8016cec:	ee10 1a10 	vmov	r1, s0
 8016cf0:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8016cf4:	2900      	cmp	r1, #0
 8016cf6:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8016cfa:	bfac      	ite	ge
 8016cfc:	2001      	movge	r0, #1
 8016cfe:	f04f 30ff 	movlt.w	r0, #4294967295
 8016d02:	2a1e      	cmp	r2, #30
 8016d04:	dc1a      	bgt.n	8016d3c <lroundf+0x50>
 8016d06:	2a00      	cmp	r2, #0
 8016d08:	da03      	bge.n	8016d12 <lroundf+0x26>
 8016d0a:	3201      	adds	r2, #1
 8016d0c:	bf18      	it	ne
 8016d0e:	2000      	movne	r0, #0
 8016d10:	4770      	bx	lr
 8016d12:	2a16      	cmp	r2, #22
 8016d14:	bfd8      	it	le
 8016d16:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8016d1a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8016d1e:	bfd8      	it	le
 8016d20:	4113      	asrle	r3, r2
 8016d22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8016d26:	bfcd      	iteet	gt
 8016d28:	3b96      	subgt	r3, #150	@ 0x96
 8016d2a:	185b      	addle	r3, r3, r1
 8016d2c:	f1c2 0217 	rsble	r2, r2, #23
 8016d30:	fa01 f303 	lslgt.w	r3, r1, r3
 8016d34:	bfd8      	it	le
 8016d36:	40d3      	lsrle	r3, r2
 8016d38:	4358      	muls	r0, r3
 8016d3a:	4770      	bx	lr
 8016d3c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8016d40:	ee17 0a90 	vmov	r0, s15
 8016d44:	4770      	bx	lr
	...

08016d48 <ceil>:
 8016d48:	ec51 0b10 	vmov	r0, r1, d0
 8016d4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d54:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8016d58:	2e13      	cmp	r6, #19
 8016d5a:	460c      	mov	r4, r1
 8016d5c:	4605      	mov	r5, r0
 8016d5e:	4680      	mov	r8, r0
 8016d60:	dc2e      	bgt.n	8016dc0 <ceil+0x78>
 8016d62:	2e00      	cmp	r6, #0
 8016d64:	da11      	bge.n	8016d8a <ceil+0x42>
 8016d66:	a332      	add	r3, pc, #200	@ (adr r3, 8016e30 <ceil+0xe8>)
 8016d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d6c:	f7e9 fab6 	bl	80002dc <__adddf3>
 8016d70:	2200      	movs	r2, #0
 8016d72:	2300      	movs	r3, #0
 8016d74:	f7e9 fef8 	bl	8000b68 <__aeabi_dcmpgt>
 8016d78:	b120      	cbz	r0, 8016d84 <ceil+0x3c>
 8016d7a:	2c00      	cmp	r4, #0
 8016d7c:	db4f      	blt.n	8016e1e <ceil+0xd6>
 8016d7e:	4325      	orrs	r5, r4
 8016d80:	d151      	bne.n	8016e26 <ceil+0xde>
 8016d82:	462c      	mov	r4, r5
 8016d84:	4621      	mov	r1, r4
 8016d86:	4628      	mov	r0, r5
 8016d88:	e023      	b.n	8016dd2 <ceil+0x8a>
 8016d8a:	4f2b      	ldr	r7, [pc, #172]	@ (8016e38 <ceil+0xf0>)
 8016d8c:	4137      	asrs	r7, r6
 8016d8e:	ea01 0307 	and.w	r3, r1, r7
 8016d92:	4303      	orrs	r3, r0
 8016d94:	d01d      	beq.n	8016dd2 <ceil+0x8a>
 8016d96:	a326      	add	r3, pc, #152	@ (adr r3, 8016e30 <ceil+0xe8>)
 8016d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d9c:	f7e9 fa9e 	bl	80002dc <__adddf3>
 8016da0:	2200      	movs	r2, #0
 8016da2:	2300      	movs	r3, #0
 8016da4:	f7e9 fee0 	bl	8000b68 <__aeabi_dcmpgt>
 8016da8:	2800      	cmp	r0, #0
 8016daa:	d0eb      	beq.n	8016d84 <ceil+0x3c>
 8016dac:	2c00      	cmp	r4, #0
 8016dae:	bfc2      	ittt	gt
 8016db0:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8016db4:	4133      	asrgt	r3, r6
 8016db6:	18e4      	addgt	r4, r4, r3
 8016db8:	ea24 0407 	bic.w	r4, r4, r7
 8016dbc:	2500      	movs	r5, #0
 8016dbe:	e7e1      	b.n	8016d84 <ceil+0x3c>
 8016dc0:	2e33      	cmp	r6, #51	@ 0x33
 8016dc2:	dd0a      	ble.n	8016dda <ceil+0x92>
 8016dc4:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8016dc8:	d103      	bne.n	8016dd2 <ceil+0x8a>
 8016dca:	4602      	mov	r2, r0
 8016dcc:	460b      	mov	r3, r1
 8016dce:	f7e9 fa85 	bl	80002dc <__adddf3>
 8016dd2:	ec41 0b10 	vmov	d0, r0, r1
 8016dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016dda:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8016dde:	f04f 37ff 	mov.w	r7, #4294967295
 8016de2:	40df      	lsrs	r7, r3
 8016de4:	4238      	tst	r0, r7
 8016de6:	d0f4      	beq.n	8016dd2 <ceil+0x8a>
 8016de8:	a311      	add	r3, pc, #68	@ (adr r3, 8016e30 <ceil+0xe8>)
 8016dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016dee:	f7e9 fa75 	bl	80002dc <__adddf3>
 8016df2:	2200      	movs	r2, #0
 8016df4:	2300      	movs	r3, #0
 8016df6:	f7e9 feb7 	bl	8000b68 <__aeabi_dcmpgt>
 8016dfa:	2800      	cmp	r0, #0
 8016dfc:	d0c2      	beq.n	8016d84 <ceil+0x3c>
 8016dfe:	2c00      	cmp	r4, #0
 8016e00:	dd0a      	ble.n	8016e18 <ceil+0xd0>
 8016e02:	2e14      	cmp	r6, #20
 8016e04:	d101      	bne.n	8016e0a <ceil+0xc2>
 8016e06:	3401      	adds	r4, #1
 8016e08:	e006      	b.n	8016e18 <ceil+0xd0>
 8016e0a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8016e0e:	2301      	movs	r3, #1
 8016e10:	40b3      	lsls	r3, r6
 8016e12:	441d      	add	r5, r3
 8016e14:	45a8      	cmp	r8, r5
 8016e16:	d8f6      	bhi.n	8016e06 <ceil+0xbe>
 8016e18:	ea25 0507 	bic.w	r5, r5, r7
 8016e1c:	e7b2      	b.n	8016d84 <ceil+0x3c>
 8016e1e:	2500      	movs	r5, #0
 8016e20:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8016e24:	e7ae      	b.n	8016d84 <ceil+0x3c>
 8016e26:	4c05      	ldr	r4, [pc, #20]	@ (8016e3c <ceil+0xf4>)
 8016e28:	2500      	movs	r5, #0
 8016e2a:	e7ab      	b.n	8016d84 <ceil+0x3c>
 8016e2c:	f3af 8000 	nop.w
 8016e30:	8800759c 	.word	0x8800759c
 8016e34:	7e37e43c 	.word	0x7e37e43c
 8016e38:	000fffff 	.word	0x000fffff
 8016e3c:	3ff00000 	.word	0x3ff00000

08016e40 <floor>:
 8016e40:	ec51 0b10 	vmov	r0, r1, d0
 8016e44:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e4c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8016e50:	2e13      	cmp	r6, #19
 8016e52:	460c      	mov	r4, r1
 8016e54:	4605      	mov	r5, r0
 8016e56:	4680      	mov	r8, r0
 8016e58:	dc34      	bgt.n	8016ec4 <floor+0x84>
 8016e5a:	2e00      	cmp	r6, #0
 8016e5c:	da17      	bge.n	8016e8e <floor+0x4e>
 8016e5e:	a332      	add	r3, pc, #200	@ (adr r3, 8016f28 <floor+0xe8>)
 8016e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e64:	f7e9 fa3a 	bl	80002dc <__adddf3>
 8016e68:	2200      	movs	r2, #0
 8016e6a:	2300      	movs	r3, #0
 8016e6c:	f7e9 fe7c 	bl	8000b68 <__aeabi_dcmpgt>
 8016e70:	b150      	cbz	r0, 8016e88 <floor+0x48>
 8016e72:	2c00      	cmp	r4, #0
 8016e74:	da55      	bge.n	8016f22 <floor+0xe2>
 8016e76:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8016e7a:	432c      	orrs	r4, r5
 8016e7c:	2500      	movs	r5, #0
 8016e7e:	42ac      	cmp	r4, r5
 8016e80:	4c2b      	ldr	r4, [pc, #172]	@ (8016f30 <floor+0xf0>)
 8016e82:	bf08      	it	eq
 8016e84:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8016e88:	4621      	mov	r1, r4
 8016e8a:	4628      	mov	r0, r5
 8016e8c:	e023      	b.n	8016ed6 <floor+0x96>
 8016e8e:	4f29      	ldr	r7, [pc, #164]	@ (8016f34 <floor+0xf4>)
 8016e90:	4137      	asrs	r7, r6
 8016e92:	ea01 0307 	and.w	r3, r1, r7
 8016e96:	4303      	orrs	r3, r0
 8016e98:	d01d      	beq.n	8016ed6 <floor+0x96>
 8016e9a:	a323      	add	r3, pc, #140	@ (adr r3, 8016f28 <floor+0xe8>)
 8016e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ea0:	f7e9 fa1c 	bl	80002dc <__adddf3>
 8016ea4:	2200      	movs	r2, #0
 8016ea6:	2300      	movs	r3, #0
 8016ea8:	f7e9 fe5e 	bl	8000b68 <__aeabi_dcmpgt>
 8016eac:	2800      	cmp	r0, #0
 8016eae:	d0eb      	beq.n	8016e88 <floor+0x48>
 8016eb0:	2c00      	cmp	r4, #0
 8016eb2:	bfbe      	ittt	lt
 8016eb4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8016eb8:	4133      	asrlt	r3, r6
 8016eba:	18e4      	addlt	r4, r4, r3
 8016ebc:	ea24 0407 	bic.w	r4, r4, r7
 8016ec0:	2500      	movs	r5, #0
 8016ec2:	e7e1      	b.n	8016e88 <floor+0x48>
 8016ec4:	2e33      	cmp	r6, #51	@ 0x33
 8016ec6:	dd0a      	ble.n	8016ede <floor+0x9e>
 8016ec8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8016ecc:	d103      	bne.n	8016ed6 <floor+0x96>
 8016ece:	4602      	mov	r2, r0
 8016ed0:	460b      	mov	r3, r1
 8016ed2:	f7e9 fa03 	bl	80002dc <__adddf3>
 8016ed6:	ec41 0b10 	vmov	d0, r0, r1
 8016eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ede:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8016ee2:	f04f 37ff 	mov.w	r7, #4294967295
 8016ee6:	40df      	lsrs	r7, r3
 8016ee8:	4207      	tst	r7, r0
 8016eea:	d0f4      	beq.n	8016ed6 <floor+0x96>
 8016eec:	a30e      	add	r3, pc, #56	@ (adr r3, 8016f28 <floor+0xe8>)
 8016eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ef2:	f7e9 f9f3 	bl	80002dc <__adddf3>
 8016ef6:	2200      	movs	r2, #0
 8016ef8:	2300      	movs	r3, #0
 8016efa:	f7e9 fe35 	bl	8000b68 <__aeabi_dcmpgt>
 8016efe:	2800      	cmp	r0, #0
 8016f00:	d0c2      	beq.n	8016e88 <floor+0x48>
 8016f02:	2c00      	cmp	r4, #0
 8016f04:	da0a      	bge.n	8016f1c <floor+0xdc>
 8016f06:	2e14      	cmp	r6, #20
 8016f08:	d101      	bne.n	8016f0e <floor+0xce>
 8016f0a:	3401      	adds	r4, #1
 8016f0c:	e006      	b.n	8016f1c <floor+0xdc>
 8016f0e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8016f12:	2301      	movs	r3, #1
 8016f14:	40b3      	lsls	r3, r6
 8016f16:	441d      	add	r5, r3
 8016f18:	4545      	cmp	r5, r8
 8016f1a:	d3f6      	bcc.n	8016f0a <floor+0xca>
 8016f1c:	ea25 0507 	bic.w	r5, r5, r7
 8016f20:	e7b2      	b.n	8016e88 <floor+0x48>
 8016f22:	2500      	movs	r5, #0
 8016f24:	462c      	mov	r4, r5
 8016f26:	e7af      	b.n	8016e88 <floor+0x48>
 8016f28:	8800759c 	.word	0x8800759c
 8016f2c:	7e37e43c 	.word	0x7e37e43c
 8016f30:	bff00000 	.word	0xbff00000
 8016f34:	000fffff 	.word	0x000fffff

08016f38 <__ieee754_fmodf>:
 8016f38:	b570      	push	{r4, r5, r6, lr}
 8016f3a:	ee10 6a90 	vmov	r6, s1
 8016f3e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8016f42:	1e5a      	subs	r2, r3, #1
 8016f44:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8016f48:	d206      	bcs.n	8016f58 <__ieee754_fmodf+0x20>
 8016f4a:	ee10 4a10 	vmov	r4, s0
 8016f4e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8016f52:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8016f56:	d304      	bcc.n	8016f62 <__ieee754_fmodf+0x2a>
 8016f58:	ee60 0a20 	vmul.f32	s1, s0, s1
 8016f5c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8016f60:	bd70      	pop	{r4, r5, r6, pc}
 8016f62:	4299      	cmp	r1, r3
 8016f64:	dbfc      	blt.n	8016f60 <__ieee754_fmodf+0x28>
 8016f66:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8016f6a:	d105      	bne.n	8016f78 <__ieee754_fmodf+0x40>
 8016f6c:	4b32      	ldr	r3, [pc, #200]	@ (8017038 <__ieee754_fmodf+0x100>)
 8016f6e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8016f72:	ed93 0a00 	vldr	s0, [r3]
 8016f76:	e7f3      	b.n	8016f60 <__ieee754_fmodf+0x28>
 8016f78:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8016f7c:	d146      	bne.n	801700c <__ieee754_fmodf+0xd4>
 8016f7e:	020a      	lsls	r2, r1, #8
 8016f80:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8016f84:	2a00      	cmp	r2, #0
 8016f86:	dc3e      	bgt.n	8017006 <__ieee754_fmodf+0xce>
 8016f88:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8016f8c:	bf01      	itttt	eq
 8016f8e:	021a      	lsleq	r2, r3, #8
 8016f90:	fab2 f282 	clzeq	r2, r2
 8016f94:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8016f98:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8016f9c:	bf16      	itet	ne
 8016f9e:	15da      	asrne	r2, r3, #23
 8016fa0:	3282      	addeq	r2, #130	@ 0x82
 8016fa2:	3a7f      	subne	r2, #127	@ 0x7f
 8016fa4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8016fa8:	bfbb      	ittet	lt
 8016faa:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8016fae:	1a24      	sublt	r4, r4, r0
 8016fb0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8016fb4:	40a1      	lsllt	r1, r4
 8016fb6:	bfa8      	it	ge
 8016fb8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8016fbc:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8016fc0:	bfb5      	itete	lt
 8016fc2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8016fc6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8016fca:	1aa4      	sublt	r4, r4, r2
 8016fcc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8016fd0:	bfb8      	it	lt
 8016fd2:	fa03 f404 	lsllt.w	r4, r3, r4
 8016fd6:	1a80      	subs	r0, r0, r2
 8016fd8:	1b0b      	subs	r3, r1, r4
 8016fda:	b9d0      	cbnz	r0, 8017012 <__ieee754_fmodf+0xda>
 8016fdc:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8016fe0:	bf28      	it	cs
 8016fe2:	460b      	movcs	r3, r1
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d0c1      	beq.n	8016f6c <__ieee754_fmodf+0x34>
 8016fe8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8016fec:	db19      	blt.n	8017022 <__ieee754_fmodf+0xea>
 8016fee:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8016ff2:	db19      	blt.n	8017028 <__ieee754_fmodf+0xf0>
 8016ff4:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8016ff8:	327f      	adds	r2, #127	@ 0x7f
 8016ffa:	432b      	orrs	r3, r5
 8016ffc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8017000:	ee00 3a10 	vmov	s0, r3
 8017004:	e7ac      	b.n	8016f60 <__ieee754_fmodf+0x28>
 8017006:	3801      	subs	r0, #1
 8017008:	0052      	lsls	r2, r2, #1
 801700a:	e7bb      	b.n	8016f84 <__ieee754_fmodf+0x4c>
 801700c:	15c8      	asrs	r0, r1, #23
 801700e:	387f      	subs	r0, #127	@ 0x7f
 8017010:	e7ba      	b.n	8016f88 <__ieee754_fmodf+0x50>
 8017012:	2b00      	cmp	r3, #0
 8017014:	da02      	bge.n	801701c <__ieee754_fmodf+0xe4>
 8017016:	0049      	lsls	r1, r1, #1
 8017018:	3801      	subs	r0, #1
 801701a:	e7dd      	b.n	8016fd8 <__ieee754_fmodf+0xa0>
 801701c:	d0a6      	beq.n	8016f6c <__ieee754_fmodf+0x34>
 801701e:	0059      	lsls	r1, r3, #1
 8017020:	e7fa      	b.n	8017018 <__ieee754_fmodf+0xe0>
 8017022:	005b      	lsls	r3, r3, #1
 8017024:	3a01      	subs	r2, #1
 8017026:	e7df      	b.n	8016fe8 <__ieee754_fmodf+0xb0>
 8017028:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 801702c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8017030:	3282      	adds	r2, #130	@ 0x82
 8017032:	4113      	asrs	r3, r2
 8017034:	432b      	orrs	r3, r5
 8017036:	e7e3      	b.n	8017000 <__ieee754_fmodf+0xc8>
 8017038:	08017aac 	.word	0x08017aac

0801703c <_init>:
 801703c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801703e:	bf00      	nop
 8017040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017042:	bc08      	pop	{r3}
 8017044:	469e      	mov	lr, r3
 8017046:	4770      	bx	lr

08017048 <_fini>:
 8017048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801704a:	bf00      	nop
 801704c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801704e:	bc08      	pop	{r3}
 8017050:	469e      	mov	lr, r3
 8017052:	4770      	bx	lr
