{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 08 13:15:45 2020 " "Info: Processing started: Mon Jun 08 13:15:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dc -c dc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dc -c dc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "dc EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design dc" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "Warning: No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2 " "Info: Pin clk2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk2 } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -80 976 1152 -64 "clk2" "" } { -24 824 944 -8 "clk2" "" } { -88 936 976 -72 "clk2" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk3 " "Info: Pin clk3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk3 } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -120 864 1040 -104 "clk3" "" } { -128 832 864 -112 "clk3" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig " "Info: Pin trig not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { trig } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -88 240 416 -72 "trig" "" } { -96 208 240 -80 "trig" "" } { 96 344 363 112 "trig" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beg\[2\] " "Info: Pin beg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { beg[2] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -40 976 1152 -24 "beg\[2..0\]" "" } { 72 1120 1171 88 "beg\[2..0\]" "" } { -48 936 994 -32 "beg\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { beg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beg\[1\] " "Info: Pin beg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { beg[1] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -40 976 1152 -24 "beg\[2..0\]" "" } { 72 1120 1171 88 "beg\[2..0\]" "" } { -48 936 994 -32 "beg\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { beg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beg\[0\] " "Info: Pin beg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { beg[0] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -40 976 1152 -24 "beg\[2..0\]" "" } { 72 1120 1171 88 "beg\[2..0\]" "" } { -48 936 994 -32 "beg\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { beg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[6\] " "Info: Pin qout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[6] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[5\] " "Info: Pin qout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[5] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[4\] " "Info: Pin qout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[4] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[3\] " "Info: Pin qout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[3] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[2\] " "Info: Pin qout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[2] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[1\] " "Info: Pin qout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[1] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[0\] " "Info: Pin qout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[0] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "echo " "Info: Pin echo not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { echo } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -152 248 416 -136 "echo" "" } { 120 392 440 136 "echo" "" } { -160 416 448 -144 "echo" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp_xs:inst9\|out1 " "Info: Destination node fp_xs:inst9\|out1" {  } { { "fp_xs.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_xs.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fp_xs:inst9|out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp_js:inst3\|out1 " "Info: Destination node fp_js:inst3\|out1" {  } { { "fp_js.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_js.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fp_js:inst3|out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bjcfp:inst13\|out1 " "Info: Destination node bjcfp:inst13\|out1" {  } { { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bjcfp:inst13|out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bjcfp:inst13\|out1  " "Info: Automatically promoted node bjcfp:inst13\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bjcfp:inst13\|out1~0 " "Info: Destination node bjcfp:inst13\|out1~0" {  } { { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bjcfp:inst13|out1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bjcfp:inst13|out1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_js:inst3\|out1  " "Info: Automatically promoted node fp_js:inst3\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp_js:inst3\|out1~0 " "Info: Destination node fp_js:inst3\|out1~0" {  } { { "fp_js.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_js.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fp_js:inst3|out1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fp_js.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_js.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fp_js:inst3|out1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_xs:inst9\|out1  " "Info: Automatically promoted node fp_xs:inst9\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp_xs:inst9\|out1~0 " "Info: Destination node fp_xs:inst9\|out1~0" {  } { { "fp_xs.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_xs.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fp_xs:inst9|out1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk2 " "Info: Destination node clk2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk2 } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -80 976 1152 -64 "clk2" "" } { -24 824 944 -8 "clk2" "" } { -88 936 976 -72 "clk2" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_xs.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fp_xs:inst9|out1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jsq:inst\|Equal0~3  " "Info: Automatically promoted node jsq:inst\|Equal0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jsq:inst|Equal0~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hxjsq:inst4\|x\[15\]~1  " "Info: Automatically promoted node hxjsq:inst4\|x\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hxjsq:inst4\|t\[0\]~32 " "Info: Destination node hxjsq:inst4\|t\[0\]~32" {  } { { "hxjsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/hxjsq.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hxjsq:inst4|t[0]~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "hxjsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/hxjsq.vhd" 10 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hxjsq:inst4|x[15]~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scan_led3:inst8\|counter4:inst\|inst3  " "Info: Automatically promoted node scan_led3:inst8\|counter4:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/counter4.bdf" { { 232 408 472 312 "inst3" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led3:inst8|counter4:inst|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 1 13 0 " "Info: Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 1 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register bjpl:inst1\|count2\[13\] register bjpl:inst1\|count2\[7\] -2.44 ns " "Info: Slack time is -2.44 ns between source register \"bjpl:inst1\|count2\[13\]\" and destination register \"bjpl:inst1\|count2\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.869 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 6.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.712 ns) 3.615 ns bjcfp:inst13\|out1 2 REG Unassigned 2 " "Info: 2: + IC(2.116 ns) + CELL(0.712 ns) = 3.615 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'bjcfp:inst13\|out1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk bjcfp:inst13|out1 } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.000 ns) 5.554 ns bjcfp:inst13\|out1~clkctrl 3 COMB Unassigned 99 " "Info: 3: + IC(1.939 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 99; COMB Node = 'bjcfp:inst13\|out1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { bjcfp:inst13|out1 bjcfp:inst13|out1~clkctrl } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.869 ns bjpl:inst1\|count2\[7\] 4 REG Unassigned 4 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 6.869 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'bjpl:inst1\|count2\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { bjcfp:inst13|out1~clkctrl bjpl:inst1|count2[7] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.117 ns ( 30.82 % ) " "Info: Total cell delay = 2.117 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.752 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.752 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.869 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 6.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.712 ns) 3.615 ns bjcfp:inst13\|out1 2 REG Unassigned 2 " "Info: 2: + IC(2.116 ns) + CELL(0.712 ns) = 3.615 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'bjcfp:inst13\|out1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk bjcfp:inst13|out1 } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.000 ns) 5.554 ns bjcfp:inst13\|out1~clkctrl 3 COMB Unassigned 99 " "Info: 3: + IC(1.939 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 99; COMB Node = 'bjcfp:inst13\|out1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { bjcfp:inst13|out1 bjcfp:inst13|out1~clkctrl } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.869 ns bjpl:inst1\|count2\[7\] 4 REG Unassigned 4 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 6.869 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'bjpl:inst1\|count2\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { bjcfp:inst13|out1~clkctrl bjpl:inst1|count2[7] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.117 ns ( 30.82 % ) " "Info: Total cell delay = 2.117 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.752 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.752 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.869 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 6.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.712 ns) 3.615 ns bjcfp:inst13\|out1 2 REG Unassigned 2 " "Info: 2: + IC(2.116 ns) + CELL(0.712 ns) = 3.615 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'bjcfp:inst13\|out1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk bjcfp:inst13|out1 } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.000 ns) 5.554 ns bjcfp:inst13\|out1~clkctrl 3 COMB Unassigned 99 " "Info: 3: + IC(1.939 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 99; COMB Node = 'bjcfp:inst13\|out1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { bjcfp:inst13|out1 bjcfp:inst13|out1~clkctrl } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.869 ns bjpl:inst1\|count2\[13\] 4 REG Unassigned 3 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 6.869 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'bjpl:inst1\|count2\[13\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { bjcfp:inst13|out1~clkctrl bjpl:inst1|count2[13] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.117 ns ( 30.82 % ) " "Info: Total cell delay = 2.117 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.752 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.752 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.869 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 6.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.712 ns) 3.615 ns bjcfp:inst13\|out1 2 REG Unassigned 2 " "Info: 2: + IC(2.116 ns) + CELL(0.712 ns) = 3.615 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'bjcfp:inst13\|out1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk bjcfp:inst13|out1 } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.000 ns) 5.554 ns bjcfp:inst13\|out1~clkctrl 3 COMB Unassigned 99 " "Info: 3: + IC(1.939 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 99; COMB Node = 'bjcfp:inst13\|out1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { bjcfp:inst13|out1 bjcfp:inst13|out1~clkctrl } "NODE_NAME" } } { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.869 ns bjpl:inst1\|count2\[13\] 4 REG Unassigned 3 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 6.869 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'bjpl:inst1\|count2\[13\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { bjcfp:inst13|out1~clkctrl bjpl:inst1|count2[13] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.117 ns ( 30.82 % ) " "Info: Total cell delay = 2.117 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.752 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.752 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -112 248 416 -96 "clk" "" } { 0 256 296 16 "clk" "" } { -120 416 442 -104 "clk" "" } { -128 496 528 -112 "clk" "" } { 96 216 248 112 "clk" "" } { -24 672 728 -8 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.256 ns - Longest register register " "Info: - Longest register to register delay is 3.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bjpl:inst1\|count2\[13\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'bjpl:inst1\|count2\[13\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bjpl:inst1|count2[13] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.272 ns) 0.777 ns bjpl:inst1\|Equal1~2 2 COMB Unassigned 1 " "Info: 2: + IC(0.505 ns) + CELL(0.272 ns) = 0.777 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'bjpl:inst1\|Equal1~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { bjpl:inst1|count2[13] bjpl:inst1|Equal1~2 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.178 ns bjpl:inst1\|Equal1~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 1.178 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'bjpl:inst1\|Equal1~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { bjpl:inst1|Equal1~2 bjpl:inst1|Equal1~3 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 1.579 ns bjpl:inst1\|Equal1~6 4 COMB Unassigned 2 " "Info: 4: + IC(0.023 ns) + CELL(0.378 ns) = 1.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'bjpl:inst1\|Equal1~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { bjpl:inst1|Equal1~3 bjpl:inst1|Equal1~6 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.154 ns) 2.284 ns bjpl:inst1\|Equal1~7 5 COMB Unassigned 33 " "Info: 5: + IC(0.551 ns) + CELL(0.154 ns) = 2.284 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'bjpl:inst1\|Equal1~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { bjpl:inst1|Equal1~6 bjpl:inst1|Equal1~7 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.397 ns) 3.256 ns bjpl:inst1\|count2\[7\] 6 REG Unassigned 4 " "Info: 6: + IC(0.575 ns) + CELL(0.397 ns) = 3.256 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'bjpl:inst1\|count2\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { bjpl:inst1|Equal1~7 bjpl:inst1|count2[7] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 41.62 % ) " "Info: Total cell delay = 1.355 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 58.38 % ) " "Info: Total interconnect delay = 1.901 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.256 ns" { bjpl:inst1|count2[13] bjpl:inst1|Equal1~2 bjpl:inst1|Equal1~3 bjpl:inst1|Equal1~6 bjpl:inst1|Equal1~7 bjpl:inst1|count2[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.256 ns" { bjpl:inst1|count2[13] bjpl:inst1|Equal1~2 bjpl:inst1|Equal1~3 bjpl:inst1|Equal1~6 bjpl:inst1|Equal1~7 bjpl:inst1|count2[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.256 ns register register " "Info: Estimated most critical path is register to register delay of 3.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bjpl:inst1\|count2\[13\] 1 REG LAB_X30_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y16; Fanout = 3; REG Node = 'bjpl:inst1\|count2\[13\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bjpl:inst1|count2[13] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.272 ns) 0.777 ns bjpl:inst1\|Equal1~2 2 COMB LAB_X31_Y15 1 " "Info: 2: + IC(0.505 ns) + CELL(0.272 ns) = 0.777 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'bjpl:inst1\|Equal1~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { bjpl:inst1|count2[13] bjpl:inst1|Equal1~2 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.178 ns bjpl:inst1\|Equal1~3 3 COMB LAB_X31_Y15 1 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 1.178 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'bjpl:inst1\|Equal1~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { bjpl:inst1|Equal1~2 bjpl:inst1|Equal1~3 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 1.579 ns bjpl:inst1\|Equal1~6 4 COMB LAB_X31_Y15 2 " "Info: 4: + IC(0.023 ns) + CELL(0.378 ns) = 1.579 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'bjpl:inst1\|Equal1~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { bjpl:inst1|Equal1~3 bjpl:inst1|Equal1~6 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.154 ns) 2.284 ns bjpl:inst1\|Equal1~7 5 COMB LAB_X31_Y15 33 " "Info: 5: + IC(0.551 ns) + CELL(0.154 ns) = 2.284 ns; Loc. = LAB_X31_Y15; Fanout = 33; COMB Node = 'bjpl:inst1\|Equal1~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { bjpl:inst1|Equal1~6 bjpl:inst1|Equal1~7 } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.397 ns) 3.256 ns bjpl:inst1\|count2\[7\] 6 REG LAB_X30_Y16 4 " "Info: 6: + IC(0.575 ns) + CELL(0.397 ns) = 3.256 ns; Loc. = LAB_X30_Y16; Fanout = 4; REG Node = 'bjpl:inst1\|count2\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { bjpl:inst1|Equal1~7 bjpl:inst1|count2[7] } "NODE_NAME" } } { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 41.62 % ) " "Info: Total cell delay = 1.355 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 58.38 % ) " "Info: Total interconnect delay = 1.901 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.256 ns" { bjpl:inst1|count2[13] bjpl:inst1|Equal1~2 bjpl:inst1|Equal1~3 bjpl:inst1|Equal1~6 bjpl:inst1|Equal1~7 bjpl:inst1|count2[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "6 " "Info: Duplicated 6 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk2 0 " "Info: Pin \"clk2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk3 0 " "Info: Pin \"clk3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trig 0 " "Info: Pin \"trig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beg\[2\] 0 " "Info: Pin \"beg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beg\[1\] 0 " "Info: Pin \"beg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beg\[0\] 0 " "Info: Pin \"beg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[6\] 0 " "Info: Pin \"qout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[5\] 0 " "Info: Pin \"qout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[4\] 0 " "Info: Pin \"qout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[3\] 0 " "Info: Pin \"qout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[2\] 0 " "Info: Pin \"qout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[1\] 0 " "Info: Pin \"qout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[0\] 0 " "Info: Pin \"qout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qout\[6\] GND " "Info: Pin qout\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[6] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qout\[5\] GND " "Info: Pin qout\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[5] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qout\[4\] GND " "Info: Pin qout\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[4] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qout\[3\] GND " "Info: Pin qout\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[3] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qout\[2\] GND " "Info: Pin qout\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[2] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qout\[1\] GND " "Info: Pin qout\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[1] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qout\[0\] GND " "Info: Pin qout\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { qout[0] } } } { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 08 13:15:51 2020 " "Info: Processing ended: Mon Jun 08 13:15:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
