

================================================================
== Vitis HLS Report for 'qubit_processor_fixed_dma'
================================================================
* Date:           Sun Aug 10 14:52:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        single_qubit_dma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.300 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- process_stream_loop  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      44|     44|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|     267|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     311|    221|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  44|  44|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  44|  44|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+----------------+
    |             Instance             |             Module            |   Expression   |
    +----------------------------------+-------------------------------+----------------+
    |am_addmul_16s_16s_13ns_29_4_1_U1  |am_addmul_16s_16s_13ns_29_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_13ns_29_4_1_U2  |am_addmul_16s_16s_13ns_29_4_1  |  (i0 + i1) * i2|
    |am_submul_16s_16s_13ns_29_4_1_U3  |am_submul_16s_16s_13ns_29_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_13ns_29_4_1_U4  |am_submul_16s_16s_13ns_29_4_1  |  (i0 - i1) * i2|
    +----------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_condition_162           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   6|           3|           4|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter4                          |   9|          2|    1|          2|
    |ap_phi_mux_temp_out_alpha_i_V_phi_fu_146_p6      |   9|          2|   16|         32|
    |ap_phi_mux_temp_out_alpha_r_V_phi_fu_135_p6      |   9|          2|   16|         32|
    |ap_phi_mux_temp_out_beta_i_V_phi_fu_168_p6       |   9|          2|   16|         32|
    |ap_phi_mux_temp_out_beta_r_V_phi_fu_157_p6       |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_i_V_reg_143  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_r_V_reg_132  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_temp_out_beta_i_V_reg_165   |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_temp_out_beta_r_V_reg_154   |  14|          3|   16|         48|
    |in_stream_TDATA_blk_n                            |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n                           |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 139|         30|  132|        330|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_i_V_reg_143  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_r_V_reg_132  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_temp_out_beta_i_V_reg_165   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_temp_out_beta_r_V_reg_154   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_alpha_i_V_reg_143  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_alpha_r_V_reg_132  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_beta_i_V_reg_165   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_beta_r_V_reg_154   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_alpha_i_V_reg_143  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_alpha_r_V_reg_132  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_beta_i_V_reg_165   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_beta_r_V_reg_154   |  16|   0|   16|          0|
    |operation_read_reg_323                           |   2|   0|    2|          0|
    |tmp_last_V_reg_327                               |   1|   0|    1|          0|
    |tmp_last_V_reg_327                               |  64|  32|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 267|  32|  204|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                    control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                    control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                    control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                    control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                    control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                    control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                    control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  qubit_processor_fixed_dma|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  qubit_processor_fixed_dma|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  qubit_processor_fixed_dma|  return value|
|in_stream_TDATA        |   in|   64|        axis|         in_stream_V_data_V|       pointer|
|in_stream_TVALID       |   in|    1|        axis|         in_stream_V_last_V|       pointer|
|in_stream_TREADY       |  out|    1|        axis|         in_stream_V_last_V|       pointer|
|in_stream_TLAST        |   in|    1|        axis|         in_stream_V_last_V|       pointer|
|in_stream_TKEEP        |   in|    8|        axis|         in_stream_V_keep_V|       pointer|
|in_stream_TSTRB        |   in|    8|        axis|         in_stream_V_strb_V|       pointer|
|out_stream_TDATA       |  out|   64|        axis|        out_stream_V_data_V|       pointer|
|out_stream_TVALID      |  out|    1|        axis|        out_stream_V_last_V|       pointer|
|out_stream_TREADY      |   in|    1|        axis|        out_stream_V_last_V|       pointer|
|out_stream_TLAST       |  out|    1|        axis|        out_stream_V_last_V|       pointer|
|out_stream_TKEEP       |  out|    8|        axis|        out_stream_V_keep_V|       pointer|
|out_stream_TSTRB       |  out|    8|        axis|        out_stream_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [single_qubit_dma/core.cpp:18]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %operation"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_V_data_V, i8 %in_stream_V_keep_V, i8 %in_stream_V_strb_V, i1 %in_stream_V_last_V, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_V_data_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream_V_keep_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream_V_strb_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream_V_data_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_keep_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_strb_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%operation_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %operation"   --->   Operation 23 'read' 'operation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln34 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 0, i1 %out_stream_V_last_V, i1 0, i1 0, void @empty_6" [single_qubit_dma/core.cpp:34]   --->   Operation 24 'specaxissidechannel' 'specaxissidechannel_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln34 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %in_stream_V_data_V, i8 %in_stream_V_keep_V, i8 %in_stream_V_strb_V, i1 0, i1 %in_stream_V_last_V, i1 0, i1 0, void @empty_7" [single_qubit_dma/core.cpp:34]   --->   Operation 25 'specaxissidechannel' 'specaxissidechannel_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln34 = br void %while.body" [single_qubit_dma/core.cpp:34]   --->   Operation 26 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [single_qubit_dma/core.cpp:39]   --->   Operation 27 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [single_qubit_dma/core.cpp:44]   --->   Operation 28 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %in_stream_V_data_V, i8 %in_stream_V_keep_V, i8 %in_stream_V_strb_V, i1 %in_stream_V_last_V"   --->   Operation 29 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i81 %empty"   --->   Operation 30 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i81 %empty"   --->   Operation 31 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%temp_in_alpha_r_V = trunc i64 %tmp_data_V_1"   --->   Operation 32 'trunc' 'temp_in_alpha_r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp_in_alpha_i_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp_data_V_1, i32 16, i32 31"   --->   Operation 33 'partselect' 'temp_in_alpha_i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp_in_beta_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp_data_V_1, i32 32, i32 47"   --->   Operation 34 'partselect' 'temp_in_beta_r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%temp_in_beta_i_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp_data_V_1, i32 48, i32 63"   --->   Operation 35 'partselect' 'temp_in_beta_i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%switch_ln60 = switch i2 %operation_read, void %sw.default, i2 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i2 1, void %sw.epilog" [single_qubit_dma/core.cpp:60]   --->   Operation 36 'switch' 'switch_ln60' <Predicate = true> <Delay = 1.70>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %temp_in_alpha_r_V"   --->   Operation 37 'sext' 'sext_ln1347' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %temp_in_beta_r_V"   --->   Operation 38 'sext' 'sext_ln1347_1' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270)   --->   "%ret_V = add i17 %sext_ln1347_1, i17 %sext_ln1347"   --->   Operation 39 'add' 'ret_V' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270)   --->   "%sext_ln1270 = sext i17 %ret_V"   --->   Operation 40 'sext' 'sext_ln1270' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 41 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i16 %temp_in_alpha_i_V"   --->   Operation 42 'sext' 'sext_ln1347_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1347_3 = sext i16 %temp_in_beta_i_V"   --->   Operation 43 'sext' 'sext_ln1347_3' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270_1)   --->   "%ret_V_1 = add i17 %sext_ln1347_3, i17 %sext_ln1347_2"   --->   Operation 44 'add' 'ret_V_1' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270_1)   --->   "%sext_ln1270_1 = sext i17 %ret_V_1"   --->   Operation 45 'sext' 'sext_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 46 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 46 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270_2)   --->   "%ret_V_2 = sub i17 %sext_ln1347, i17 %sext_ln1347_1"   --->   Operation 47 'sub' 'ret_V_2' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270_2)   --->   "%sext_ln1270_2 = sext i17 %ret_V_2"   --->   Operation 48 'sext' 'sext_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 49 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 49 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270_3)   --->   "%ret_V_3 = sub i17 %sext_ln1347_2, i17 %sext_ln1347_3"   --->   Operation 50 'sub' 'ret_V_3' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270_3)   --->   "%sext_ln1270_3 = sext i17 %ret_V_3"   --->   Operation 51 'sext' 'sext_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 52 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (1.70ns)   --->   "%br_ln85 = br void %sw.epilog" [single_qubit_dma/core.cpp:85]   --->   Operation 53 'br' 'br_ln85' <Predicate = (operation_read != 0 & operation_read != 1)> <Delay = 1.70>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln34 = br void %while.body" [single_qubit_dma/core.cpp:34]   --->   Operation 54 'br' 'br_ln34' <Predicate = (!tmp_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 55 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 55 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 56 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 57 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 58 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 59 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 59 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 60 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 61 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 62 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 63 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%temp_out_alpha_r_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270, i32 13, i32 28"   --->   Operation 64 'partselect' 'temp_out_alpha_r_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 65 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 65 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%temp_out_alpha_i_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_1, i32 13, i32 28"   --->   Operation 66 'partselect' 'temp_out_alpha_i_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 67 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%temp_out_beta_r_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_2, i32 13, i32 28"   --->   Operation 68 'partselect' 'temp_out_beta_r_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 69 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%temp_out_beta_i_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_3, i32 13, i32 28"   --->   Operation 70 'partselect' 'temp_out_beta_i_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.70ns)   --->   "%br_ln67 = br void %sw.epilog" [single_qubit_dma/core.cpp:67]   --->   Operation 71 'br' 'br_ln67' <Predicate = (operation_read == 0)> <Delay = 1.70>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%temp_out_alpha_r_V = phi i16 %temp_in_alpha_r_V, void %sw.default, i16 %temp_out_alpha_r_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_beta_r_V, void %while.body"   --->   Operation 72 'phi' 'temp_out_alpha_r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%temp_out_alpha_i_V = phi i16 %temp_in_alpha_i_V, void %sw.default, i16 %temp_out_alpha_i_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_beta_i_V, void %while.body"   --->   Operation 73 'phi' 'temp_out_alpha_i_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%temp_out_beta_r_V = phi i16 %temp_in_beta_r_V, void %sw.default, i16 %temp_out_beta_r_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_alpha_r_V, void %while.body"   --->   Operation 74 'phi' 'temp_out_beta_r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%temp_out_beta_i_V = phi i16 %temp_in_beta_i_V, void %sw.default, i16 %temp_out_beta_i_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_alpha_i_V, void %while.body"   --->   Operation 75 'phi' 'temp_out_beta_i_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %temp_out_beta_i_V, i16 %temp_out_beta_r_V, i16 %temp_out_alpha_i_V, i16 %temp_out_alpha_r_V"   --->   Operation 76 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %p_Result_s, i8 255, i8 255, i1 %tmp_last_V"   --->   Operation 77 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %tmp_last_V, void %cleanup.cont, void %while.end"   --->   Operation 78 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %p_Result_s, i8 255, i8 255, i1 %tmp_last_V"   --->   Operation 79 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [single_qubit_dma/core.cpp:111]   --->   Operation 80 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln18       (spectopmodule      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
operation_read           (read               ) [ 00111110]
specaxissidechannel_ln34 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln34 (specaxissidechannel) [ 00000000]
br_ln34                  (br                 ) [ 00000000]
specpipeline_ln39        (specpipeline       ) [ 00000000]
specloopname_ln44        (specloopname       ) [ 00000000]
empty                    (read               ) [ 00000000]
tmp_data_V_1             (extractvalue       ) [ 00000000]
tmp_last_V               (extractvalue       ) [ 00111110]
temp_in_alpha_r_V        (trunc              ) [ 00111110]
temp_in_alpha_i_V        (partselect         ) [ 00111110]
temp_in_beta_r_V         (partselect         ) [ 00111110]
temp_in_beta_i_V         (partselect         ) [ 00111110]
switch_ln60              (switch             ) [ 00111110]
sext_ln1347              (sext               ) [ 00000000]
sext_ln1347_1            (sext               ) [ 00000000]
ret_V                    (add                ) [ 00000000]
sext_ln1270              (sext               ) [ 00111100]
sext_ln1347_2            (sext               ) [ 00000000]
sext_ln1347_3            (sext               ) [ 00000000]
ret_V_1                  (add                ) [ 00000000]
sext_ln1270_1            (sext               ) [ 00111100]
ret_V_2                  (sub                ) [ 00000000]
sext_ln1270_2            (sext               ) [ 00111100]
ret_V_3                  (sub                ) [ 00000000]
sext_ln1270_3            (sext               ) [ 00111100]
br_ln85                  (br                 ) [ 00111110]
br_ln34                  (br                 ) [ 00000000]
mul_ln1270               (mul                ) [ 00000000]
temp_out_alpha_r_V_2     (partselect         ) [ 00000000]
mul_ln1270_1             (mul                ) [ 00000000]
temp_out_alpha_i_V_2     (partselect         ) [ 00000000]
mul_ln1270_2             (mul                ) [ 00000000]
temp_out_beta_r_V_2      (partselect         ) [ 00000000]
mul_ln1270_3             (mul                ) [ 00000000]
temp_out_beta_i_V_2      (partselect         ) [ 00000000]
br_ln67                  (br                 ) [ 00000000]
temp_out_alpha_r_V       (phi                ) [ 00111100]
temp_out_alpha_i_V       (phi                ) [ 00111100]
temp_out_beta_r_V        (phi                ) [ 00111100]
temp_out_beta_i_V        (phi                ) [ 00111100]
p_Result_s               (bitconcatenate     ) [ 00100010]
br_ln247                 (br                 ) [ 00000000]
write_ln258              (write              ) [ 00000000]
ret_ln111                (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="operation">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="operation_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="81" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="8" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="0" index="3" bw="8" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="64" slack="0"/>
<pin id="121" dir="0" index="6" bw="1" slack="0"/>
<pin id="122" dir="0" index="7" bw="1" slack="0"/>
<pin id="123" dir="0" index="8" bw="1" slack="3"/>
<pin id="124" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="temp_out_alpha_r_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_out_alpha_r_V (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="temp_out_alpha_r_V_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="3"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="16" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="16" slack="3"/>
<pin id="141" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_out_alpha_r_V/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="temp_out_alpha_i_V_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_out_alpha_i_V (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp_out_alpha_i_V_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="3"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="4" bw="16" slack="3"/>
<pin id="152" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_out_alpha_i_V/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="temp_out_beta_r_V_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_out_beta_r_V (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="temp_out_beta_r_V_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="3"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="16" slack="3"/>
<pin id="163" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_out_beta_r_V/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="temp_out_beta_i_V_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_out_beta_i_V (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="temp_out_beta_i_V_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="3"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="16" slack="3"/>
<pin id="174" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_out_beta_i_V/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_data_V_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="81" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_last_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="81" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="temp_in_alpha_r_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_in_alpha_r_V/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="temp_in_alpha_i_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_in_alpha_i_V/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="temp_in_beta_r_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="0" index="3" bw="7" slack="0"/>
<pin id="203" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_in_beta_r_V/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="temp_in_beta_i_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="0" index="3" bw="7" slack="0"/>
<pin id="213" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_in_beta_i_V/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln1347_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln1347_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln1347_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln1347_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="temp_out_alpha_r_V_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="29" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_out_alpha_r_V_2/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="temp_out_alpha_i_V_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="29" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_out_alpha_i_V_2/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="temp_out_beta_r_V_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="29" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_out_beta_r_V_2/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="temp_out_beta_i_V_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="29" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_out_beta_i_V_2/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="0" index="3" bw="16" slack="0"/>
<pin id="279" dir="0" index="4" bw="16" slack="0"/>
<pin id="280" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="287" class="1007" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="0" index="2" bw="13" slack="0"/>
<pin id="291" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/2 sext_ln1270/2 mul_ln1270/2 "/>
</bind>
</comp>

<comp id="296" class="1007" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="13" slack="0"/>
<pin id="300" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_1/2 sext_ln1270_1/2 mul_ln1270_1/2 "/>
</bind>
</comp>

<comp id="305" class="1007" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="0" index="2" bw="13" slack="0"/>
<pin id="309" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_2/2 sext_ln1270_2/2 mul_ln1270_2/2 "/>
</bind>
</comp>

<comp id="314" class="1007" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="13" slack="0"/>
<pin id="318" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_3/2 sext_ln1270_3/2 mul_ln1270_3/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="operation_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="1"/>
<pin id="325" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="operation_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_last_V_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="3"/>
<pin id="329" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="332" class="1005" name="temp_in_alpha_r_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="3"/>
<pin id="334" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="temp_in_alpha_r_V "/>
</bind>
</comp>

<comp id="338" class="1005" name="temp_in_alpha_i_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="3"/>
<pin id="340" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="temp_in_alpha_i_V "/>
</bind>
</comp>

<comp id="344" class="1005" name="temp_in_beta_r_V_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="3"/>
<pin id="346" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="temp_in_beta_r_V "/>
</bind>
</comp>

<comp id="350" class="1005" name="temp_in_beta_i_V_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="3"/>
<pin id="352" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="temp_in_beta_i_V "/>
</bind>
</comp>

<comp id="356" class="1005" name="p_Result_s_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="125"><net_src comp="92" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="130"><net_src comp="94" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="131"><net_src comp="94" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="179"><net_src comp="102" pin="5"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="102" pin="5"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="176" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="176" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="176" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="184" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="198" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="188" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="208" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="84" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="86" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="88" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="243"><net_src comp="234" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="250"><net_src comp="84" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="88" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="253"><net_src comp="244" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="260"><net_src comp="84" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="88" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="263"><net_src comp="254" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="270"><net_src comp="84" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="86" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="88" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="273"><net_src comp="264" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="281"><net_src comp="90" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="168" pin="6"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="157" pin="6"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="146" pin="6"/><net_sink comp="274" pin=3"/></net>

<net id="285"><net_src comp="135" pin="6"/><net_sink comp="274" pin=4"/></net>

<net id="286"><net_src comp="274" pin="5"/><net_sink comp="114" pin=5"/></net>

<net id="292"><net_src comp="222" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="218" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="82" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="301"><net_src comp="230" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="226" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="82" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="310"><net_src comp="218" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="222" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="82" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="319"><net_src comp="226" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="230" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="82" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="326"><net_src comp="96" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="180" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="114" pin=8"/></net>

<net id="335"><net_src comp="184" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="341"><net_src comp="188" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="347"><net_src comp="198" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="353"><net_src comp="208" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="359"><net_src comp="274" pin="5"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="114" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {6 }
	Port: out_stream_V_keep_V | {6 }
	Port: out_stream_V_strb_V | {6 }
	Port: out_stream_V_last_V | {6 }
 - Input state : 
	Port: qubit_processor_fixed_dma : operation | {1 }
	Port: qubit_processor_fixed_dma : in_stream_V_data_V | {2 }
	Port: qubit_processor_fixed_dma : in_stream_V_keep_V | {2 }
	Port: qubit_processor_fixed_dma : in_stream_V_strb_V | {2 }
	Port: qubit_processor_fixed_dma : in_stream_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		temp_in_alpha_r_V : 1
		temp_in_alpha_i_V : 1
		temp_in_beta_r_V : 1
		temp_in_beta_i_V : 1
		sext_ln1347 : 2
		sext_ln1347_1 : 2
		ret_V : 3
		sext_ln1270 : 4
		mul_ln1270 : 5
		sext_ln1347_2 : 2
		sext_ln1347_3 : 2
		ret_V_1 : 3
		sext_ln1270_1 : 4
		mul_ln1270_1 : 5
		ret_V_2 : 3
		sext_ln1270_2 : 4
		mul_ln1270_2 : 5
		ret_V_3 : 3
		sext_ln1270_3 : 4
		mul_ln1270_3 : 5
	State 3
	State 4
	State 5
		temp_out_alpha_r_V_2 : 1
		temp_out_alpha_i_V_2 : 1
		temp_out_beta_r_V_2 : 1
		temp_out_beta_i_V_2 : 1
		temp_out_alpha_r_V : 2
		temp_out_alpha_i_V : 2
		temp_out_beta_r_V : 2
		temp_out_beta_i_V : 2
		p_Result_s : 3
		write_ln258 : 4
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|
| Operation|       Functional Unit       |   DSP   |
|----------|-----------------------------|---------|
|  addmul  |          grp_fu_287         |    1    |
|          |          grp_fu_296         |    1    |
|----------|-----------------------------|---------|
|  submul  |          grp_fu_305         |    1    |
|          |          grp_fu_314         |    1    |
|----------|-----------------------------|---------|
|   read   |  operation_read_read_fu_96  |    0    |
|          |      empty_read_fu_102      |    0    |
|----------|-----------------------------|---------|
|   write  |       grp_write_fu_114      |    0    |
|----------|-----------------------------|---------|
|extractvalue|     tmp_data_V_1_fu_176     |    0    |
|          |      tmp_last_V_fu_180      |    0    |
|----------|-----------------------------|---------|
|   trunc  |   temp_in_alpha_r_V_fu_184  |    0    |
|----------|-----------------------------|---------|
|          |   temp_in_alpha_i_V_fu_188  |    0    |
|          |   temp_in_beta_r_V_fu_198   |    0    |
|          |   temp_in_beta_i_V_fu_208   |    0    |
|partselect| temp_out_alpha_r_V_2_fu_234 |    0    |
|          | temp_out_alpha_i_V_2_fu_244 |    0    |
|          |  temp_out_beta_r_V_2_fu_254 |    0    |
|          |  temp_out_beta_i_V_2_fu_264 |    0    |
|----------|-----------------------------|---------|
|          |      sext_ln1347_fu_218     |    0    |
|   sext   |     sext_ln1347_1_fu_222    |    0    |
|          |     sext_ln1347_2_fu_226    |    0    |
|          |     sext_ln1347_3_fu_230    |    0    |
|----------|-----------------------------|---------|
|bitconcatenate|      p_Result_s_fu_274      |    0    |
|----------|-----------------------------|---------|
|   Total  |                             |    4    |
|----------|-----------------------------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  operation_read_reg_323  |    2   |
|    p_Result_s_reg_356    |   64   |
| temp_in_alpha_i_V_reg_338|   16   |
| temp_in_alpha_r_V_reg_332|   16   |
| temp_in_beta_i_V_reg_350 |   16   |
| temp_in_beta_r_V_reg_344 |   16   |
|temp_out_alpha_i_V_reg_143|   16   |
|temp_out_alpha_r_V_reg_132|   16   |
| temp_out_beta_i_V_reg_165|   16   |
| temp_out_beta_r_V_reg_154|   16   |
|    tmp_last_V_reg_327    |    1   |
+--------------------------+--------+
|           Total          |   195  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_114 |  p5  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   195  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   195  |    9   |
+-----------+--------+--------+--------+--------+
