// Seed: 3160127568
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_0 = 1 << -1;
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout reg id_6;
  input wire id_5;
  output wire id_4;
  output wor id_3;
  input wire id_2;
  module_2 modCall_1 ();
  input wire id_1;
  wire id_7;
  ;
  generate
    for (id_8 = id_6; $realtime; id_6 = id_2) begin : LABEL_0
      assign id_3 = id_1 < 1'b0;
    end
  endgenerate
endmodule
