Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 19 15:15:26 2024
| Host         : DESKTOP-RRQBLO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_TOP_timing_summary_routed.rpt -pb UART_TOP_timing_summary_routed.pb -rpx UART_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.223        0.000                      0                  142        0.188        0.000                      0                  142        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.223        0.000                      0                  142        0.188        0.000                      0                  142        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.198ns (46.736%)  route 2.505ns (53.264%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  rx_y/counter_nsec_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.520    rx_y/counter_nsec_reg[24]_i_1__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.854 r  rx_y/counter_nsec_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.854    rx_y/counter_nsec_reg[28]_i_1__0_n_6
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446     9.787    rx_y/CLK
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X55Y34         FDCE (Setup_fdce_C_D)        0.065    10.077    rx_y/counter_nsec_reg[29]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 2.177ns (46.497%)  route 2.505ns (53.503%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  rx_y/counter_nsec_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.520    rx_y/counter_nsec_reg[24]_i_1__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.833 r  rx_y/counter_nsec_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.833    rx_y/counter_nsec_reg[28]_i_1__0_n_4
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446     9.787    rx_y/CLK
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X55Y34         FDCE (Setup_fdce_C_D)        0.065    10.077    rx_y/counter_nsec_reg[31]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 2.103ns (45.637%)  route 2.505ns (54.363%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  rx_y/counter_nsec_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.520    rx_y/counter_nsec_reg[24]_i_1__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  rx_y/counter_nsec_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.759    rx_y/counter_nsec_reg[28]_i_1__0_n_5
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446     9.787    rx_y/CLK
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X55Y34         FDCE (Setup_fdce_C_D)        0.065    10.077    rx_y/counter_nsec_reg[30]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.087ns (45.448%)  route 2.505ns (54.552%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  rx_y/counter_nsec_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.520    rx_y/counter_nsec_reg[24]_i_1__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.743 r  rx_y/counter_nsec_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.743    rx_y/counter_nsec_reg[28]_i_1__0_n_7
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446     9.787    rx_y/CLK
    SLICE_X55Y34         FDCE                                         r  rx_y/counter_nsec_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X55Y34         FDCE (Setup_fdce_C_D)        0.065    10.077    rx_y/counter_nsec_reg[28]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.084ns (45.412%)  route 2.505ns (54.588%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.740 r  rx_y/counter_nsec_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.740    rx_y/counter_nsec_reg[24]_i_1__0_n_6
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445     9.786    rx_y/CLK
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_D)        0.065    10.076    rx_y/counter_nsec_reg[25]
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 2.063ns (45.161%)  route 2.505ns (54.839%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.719 r  rx_y/counter_nsec_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.719    rx_y/counter_nsec_reg[24]_i_1__0_n_4
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445     9.786    rx_y/CLK
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_D)        0.065    10.076    rx_y/counter_nsec_reg[27]
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.989ns (44.258%)  route 2.505ns (55.742%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.645 r  rx_y/counter_nsec_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.645    rx_y/counter_nsec_reg[24]_i_1__0_n_5
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445     9.786    rx_y/CLK
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_D)        0.065    10.076    rx_y/counter_nsec_reg[26]
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.973ns (44.059%)  route 2.505ns (55.941%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  rx_y/counter_nsec_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    rx_y/counter_nsec_reg[20]_i_1__0_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.629 r  rx_y/counter_nsec_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.629    rx_y/counter_nsec_reg[24]_i_1__0_n_7
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445     9.786    rx_y/CLK
    SLICE_X55Y33         FDCE                                         r  rx_y/counter_nsec_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_D)        0.065    10.076    rx_y/counter_nsec_reg[24]
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.970ns (44.022%)  route 2.505ns (55.978%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.626 r  rx_y/counter_nsec_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.626    rx_y/counter_nsec_reg[20]_i_1__0_n_6
    SLICE_X55Y32         FDCE                                         r  rx_y/counter_nsec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444     9.785    rx_y/CLK
    SLICE_X55Y32         FDCE                                         r  rx_y/counter_nsec_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X55Y32         FDCE (Setup_fdce_C_D)        0.065    10.075    rx_y/counter_nsec_reg[21]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 rx_y/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/counter_nsec_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.949ns (43.758%)  route 2.505ns (56.242%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.478     5.629 r  rx_y/counter_nsec_en_reg/Q
                         net (fo=34, routed)          2.505     8.134    rx_y/counter_nsec_en_reg_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.301     8.435 r  rx_y/counter_nsec[0]_i_2__0/O
                         net (fo=1, routed)           0.000     8.435    rx_y/counter_nsec[0]_i_2__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.836 r  rx_y/counter_nsec_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    rx_y/counter_nsec_reg[0]_i_1__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  rx_y/counter_nsec_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    rx_y/counter_nsec_reg[4]_i_1__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  rx_y/counter_nsec_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.064    rx_y/counter_nsec_reg[8]_i_1__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  rx_y/counter_nsec_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.178    rx_y/counter_nsec_reg[12]_i_1__0_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  rx_y/counter_nsec_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.292    rx_y/counter_nsec_reg[16]_i_1__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.605 r  rx_y/counter_nsec_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.605    rx_y/counter_nsec_reg[20]_i_1__0_n_4
    SLICE_X55Y32         FDCE                                         r  rx_y/counter_nsec_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444     9.785    rx_y/CLK
    SLICE_X55Y32         FDCE                                         r  rx_y/counter_nsec_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X55Y32         FDCE (Setup_fdce_C_D)        0.065    10.075    rx_y/counter_nsec_reg[23]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  0.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/vga_c/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.673%)  route 0.106ns (36.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    vga/vga_c/CLK
    SLICE_X63Y27         FDCE                                         r  vga/vga_c/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga/vga_c/h_count_reg_reg[7]/Q
                         net (fo=11, routed)          0.106     1.715    vga/vga_c/h_count_reg_reg[9]_0[7]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  vga/vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga/vga_c/h_sync_next
    SLICE_X62Y27         FDCE                                         r  vga/vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.853     1.980    vga/vga_c/CLK
    SLICE_X62Y27         FDCE                                         r  vga/vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.091     1.572    vga/vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fnd/rc/ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.588     1.471    fnd/rc/ed/CLK
    SLICE_X64Y31         FDCE                                         r  fnd/rc/ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fnd/rc/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.121     1.756    fnd/rc/ed/p_0_in[1]
    SLICE_X64Y32         FDCE                                         r  fnd/rc/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.858     1.985    fnd/rc/ed/CLK
    SLICE_X64Y32         FDCE                                         r  fnd/rc/ed/ff_old_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         FDCE (Hold_fdce_C_D)         0.059     1.545    fnd/rc/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rx_y/next_state_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_y/next_state_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/next_state_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  rx_y/next_state_reg[2]_C/Q
                         net (fo=2, routed)           0.148     1.785    rx_y/next_state_reg[2]_C_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  rx_y/next_state[2]_C_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    rx_y/next_state[2]_C_i_1__0_n_0
    SLICE_X60Y34         FDCE                                         r  rx_y/next_state_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.858     1.985    rx_y/CLK
    SLICE_X60Y34         FDCE                                         r  rx_y/next_state_reg[2]_C/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.121     1.594    rx_y/next_state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.583     1.466    fnd/rc/CLK
    SLICE_X65Y23         FDRE                                         r  fnd/rc/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fnd/rc/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    fnd/rc/clk_div_reg_n_0_[11]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  fnd/rc/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    fnd/rc/clk_div_reg[8]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  fnd/rc/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.851     1.978    fnd/rc/CLK
    SLICE_X65Y23         FDRE                                         r  fnd/rc/clk_div_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    fnd/rc/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.582     1.465    fnd/rc/CLK
    SLICE_X65Y24         FDRE                                         r  fnd/rc/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/rc/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    fnd/rc/clk_div_reg_n_0_[15]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  fnd/rc/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    fnd/rc/clk_div_reg[12]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  fnd/rc/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.850     1.977    fnd/rc/CLK
    SLICE_X65Y24         FDRE                                         r  fnd/rc/clk_div_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    fnd/rc/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    fnd/rc/CLK
    SLICE_X65Y21         FDRE                                         r  fnd/rc/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fnd/rc/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    fnd/rc/clk_div_reg_n_0_[3]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  fnd/rc/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    fnd/rc/clk_div_reg[0]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  fnd/rc/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.854     1.981    fnd/rc/CLK
    SLICE_X65Y21         FDRE                                         r  fnd/rc/clk_div_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    fnd/rc/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    fnd/rc/CLK
    SLICE_X65Y22         FDRE                                         r  fnd/rc/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fnd/rc/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    fnd/rc/clk_div_reg_n_0_[7]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  fnd/rc/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    fnd/rc/clk_div_reg[4]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  fnd/rc/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.853     1.980    fnd/rc/CLK
    SLICE_X65Y22         FDRE                                         r  fnd/rc/clk_div_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    fnd/rc/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.582     1.465    fnd/rc/CLK
    SLICE_X65Y24         FDRE                                         r  fnd/rc/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/rc/clk_div_reg[12]/Q
                         net (fo=1, routed)           0.105     1.711    fnd/rc/clk_div_reg_n_0_[12]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  fnd/rc/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    fnd/rc/clk_div_reg[12]_i_1_n_7
    SLICE_X65Y24         FDRE                                         r  fnd/rc/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.850     1.977    fnd/rc/CLK
    SLICE_X65Y24         FDRE                                         r  fnd/rc/clk_div_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    fnd/rc/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    fnd/rc/CLK
    SLICE_X65Y22         FDRE                                         r  fnd/rc/clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fnd/rc/clk_div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.714    fnd/rc/clk_div_reg_n_0_[4]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  fnd/rc/clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    fnd/rc/clk_div_reg[4]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  fnd/rc/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.853     1.980    fnd/rc/CLK
    SLICE_X65Y22         FDRE                                         r  fnd/rc/clk_div_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    fnd/rc/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.583     1.466    fnd/rc/CLK
    SLICE_X65Y23         FDRE                                         r  fnd/rc/clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fnd/rc/clk_div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.712    fnd/rc/clk_div_reg_n_0_[8]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  fnd/rc/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    fnd/rc/clk_div_reg[8]_i_1_n_7
    SLICE_X65Y23         FDRE                                         r  fnd/rc/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.851     1.978    fnd/rc/CLK
    SLICE_X65Y23         FDRE                                         r  fnd/rc/clk_div_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    fnd/rc/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   fnd/hex_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   fnd/hex_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   fnd/hex_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   fnd/hex_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   fnd/rc/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   fnd/rc/clk_div_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   fnd/rc/clk_div_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   fnd/rc/clk_div_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   fnd/rc/clk_div_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   vga/vga_c/v_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   vga/vga_c/v_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   fnd/hex_value_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   rx_y/counter_nsec_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   rx_y/counter_nsec_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   rx_y/counter_nsec_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   rx_y/counter_nsec_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   fnd/rc/clk_div_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   fnd/rc/clk_div_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   fnd/rc/clk_div_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   fnd/rc/clk_div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   fnd/rc/clk_div_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   fnd/rc/ed/ff_old_reg/C



