
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  escenario.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b escenario.vhd -u escenario.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Thu Dec 16 21:26:10 2021

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Thu Dec 16 21:26:10 2021

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Thu Dec 16 21:26:10 2021

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
State variable 'state' is represented by a Bit_vector (0 to 2).
State encoding (sequential) for 'state' is:
	s0 :=	b"000";
	s1 :=	b"001";
	s2 :=	b"010";
	s3 :=	b"011";
	s4 :=	b"100";
	s5 :=	b"101";

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 2 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 22 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (21:26:12)

Input File(s): escenario.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : escenario.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (21:26:12)

Messages:
  Information: Process virtual 'stateSBV_1D'stateSBV_1D ... expanded.
  Information: Process virtual 'stateSBV_0D'stateSBV_0D ... expanded.
  Information: Process virtual '\output(3)D\'\output(3)D\ ... expanded.
  Information: Process virtual '\output(4)D\'\output(4)D\ ... expanded.
  Information: Process virtual '\output(6)D\'\output(6)D\ ... expanded.
  Information: Process virtual 'stateSBV_2' ... converted to NODE.
  Information: Process virtual 'stateSBV_1' ... converted to NODE.
  Information: Process virtual 'stateSBV_0' ... converted to NODE.
  Information: Process virtual '\output(2)D\'\output(2)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         output(4).D output(6).D stateSBV_0.D stateSBV_1.D

  Information: Selected logic optimization OFF for signals:
         output(0) output(1) output(2).D output(2).C output(3).D output(3).C
         output(4).C output(5).D output(5).C output(6).C stateSBV_0.C
         stateSBV_1.C stateSBV_2.D stateSBV_2.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (21:26:12)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (21:26:12)
</CYPRESSTAG>

    output(0) =
          GND

    output(1) =
          GND

    output(2).D =
          /stateSBV_0.Q * /stateSBV_1.Q * /stateSBV_2.Q 

    output(2).AR =
          GND

    output(2).SP =
          GND

    output(2).C =
          clk 

    output(3).D =
          /stateSBV_0.Q * /stateSBV_1.Q 

    output(3).AR =
          GND

    output(3).SP =
          GND

    output(3).C =
          clk 

    output(4).D =
          /stateSBV_0.Q * /stateSBV_1.Q 
        + stateSBV_1.Q * /stateSBV_2.Q 

    output(4).AR =
          GND

    output(4).SP =
          GND

    output(4).C =
          clk 

    output(5).D =
          /stateSBV_0.Q 

    output(5).AR =
          GND

    output(5).SP =
          GND

    output(5).C =
          clk 

    /output(6).D =
          /stateSBV_0.Q * /stateSBV_1.Q * /stateSBV_2.Q 
        + stateSBV_0.Q * /stateSBV_1.Q * stateSBV_2.Q 

    output(6).AR =
          GND

    output(6).SP =
          GND

    output(6).C =
          clk 

    stateSBV_0.D =
          stateSBV_1.Q * stateSBV_2.Q 
        + stateSBV_0.Q * /stateSBV_2.Q 

    stateSBV_0.AR =
          GND

    stateSBV_0.SP =
          GND

    stateSBV_0.C =
          clk 

    stateSBV_1.D =
          /stateSBV_0.Q * /stateSBV_1.Q * stateSBV_2.Q 
        + stateSBV_1.Q * /stateSBV_2.Q 

    stateSBV_1.AR =
          GND

    stateSBV_1.SP =
          GND

    stateSBV_1.C =
          clk 

    stateSBV_2.D =
          /stateSBV_2.Q 

    stateSBV_2.AR =
          GND

    stateSBV_2.SP =
          GND

    stateSBV_2.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (21:26:12)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (21:26:12)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
       not used *| 2|                                  |23|= output(6)      
       not used *| 3|                                  |22|= output(5)      
       not used *| 4|                                  |21|= output(4)      
       not used *| 5|                                  |20|= output(3)      
       not used *| 6|                                  |19|= output(2)      
       not used *| 7|                                  |18|= output(1)      
       not used *| 8|                                  |17|= output(0)      
       not used *| 9|                                  |16|= (stateSBV_2)   
       not used *|10|                                  |15|= (stateSBV_0)   
       not used *|11|                                  |14|= (stateSBV_1)   
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (21:26:12)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    0  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          11  /   22   = 50  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  stateSBV_1      |   2  |   8  |
                 | 15  |  stateSBV_0      |   2  |  10  |
                 | 16  |  stateSBV_2      |   1  |  12  |
                 | 17  |  output(0)       |   1  |  14  |
                 | 18  |  output(1)       |   1  |  16  |
                 | 19  |  output(2)       |   1  |  16  |
                 | 20  |  output(3)       |   1  |  14  |
                 | 21  |  output(4)       |   2  |  12  |
                 | 22  |  output(5)       |   1  |  10  |
                 | 23  |  output(6)       |   2  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             14  / 121   = 11  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (21:26:12)

Messages:
  Information: Output file 'escenario.pin' created.
  Information: Output file 'escenario.jed' created.

  Usercode:    
  Checksum:    6543



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 21:26:12
