// Seed: 1359175785
module module_0 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    output wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wor id_15,
    input wire id_16,
    input tri id_17,
    output tri id_18,
    input wire id_19,
    input supply1 id_20
);
  assign id_1 = 1'h0 << 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri id_8,
    output wire id_9,
    output uwire id_10,
    output wand id_11,
    input wire id_12,
    output wor id_13,
    input uwire id_14,
    input wire id_15
);
  wire id_17;
  module_0(
      id_6,
      id_11,
      id_3,
      id_11,
      id_1,
      id_5,
      id_8,
      id_11,
      id_2,
      id_7,
      id_4,
      id_14,
      id_10,
      id_0,
      id_1,
      id_13,
      id_2,
      id_7,
      id_10,
      id_4,
      id_12
  );
endmodule
