O-2018.09-1_Full64
Build Date = Oct 12 2018 20:38:10
RedHat
Compile Location: /home/ICer/homework/Verilog/UCAS-Advanced_DIC/ch6-8/Prj_2.2/sim/script
