==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Adding design file 'qspline.h' to the project
INFO: [HLS 200-10] Adding design file 'qspline.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'testes.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'qspline.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from qspline.cpp:1:
qspline.cpp:12:16: error: subscripted value is not an array, pointer, or vector
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
            ~~~^~
qspline.cpp:12:22: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                     ^
qspline.cpp:12:29: error: use of undeclared identifier 'a'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                            ^
qspline.cpp:12:36: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                   ^
qspline.cpp:12:43: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                          ^
qspline.cpp:12:50: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                 ^
qspline.cpp:12:57: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                        ^
qspline.cpp:12:64: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                               ^
qspline.cpp:12:71: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                                      ^
qspline.cpp:12:78: error: use of undeclared identifier 'f'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                                             ^
qspline.cpp:12:89: error: use of undeclared identifier 'c'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                                                        ^
qspline.cpp:12:96: error: use of undeclared identifier 'b'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                                                               ^
qspline.cpp:12:103: error: use of undeclared identifier 'f'
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
                                                                                                      ^
qspline.cpp:13:22: error: use of undeclared identifier 'e'
                     e[k] * f[k] * f[k] * f[k] + b[k] * f[k] * f[k] * 4 * g[k] * f[k];
                     ^
qspline.cpp:13:29: error: use of undeclared identifier 'f'
                     e[k] * f[k] * f[k] * f[k] + b[k] * f[k] * f[k] * 4 * g[k] * f[k];
                            ^
qspline.cpp:13:36: error: use of undeclared identifier 'f'
                     e[k] * f[k] * f[k] * f[k] + b[k] * f[k] * f[k] * 4 * g[k] * f[k];
                                   ^
qspline.cpp:13:43: error: use of undeclared identifier 'f'
                     e[k] * f[k] * f[k] * f[k] + b[k] * f[k] * f[k] * 4 * g[k] * f[k];
                                          ^
qspline.cpp:13:50: error: use of undeclared identifier 'b'
                     e[k] * f[k] * f[k] * f[k] + b[k] * f[k] * f[k] * 4 * g[k] * f[k];
                                                 ^
qspline.cpp:13:57: error: use of undeclared identifier 'f'
                     e[k] * f[k] * f[k] * f[k] + b[k] * f[k] * f[k] * 4 * g[k] * f[k];
                                                        ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'qspline.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from qspline.cpp:1:
qspline.cpp:12:16: error: subscripted value is not an array, pointer, or vector
            out[k] = b[k] * a[k] * b[k] * b[k] * b[k] + b[k] * b[k] + b[k] * f[k] * 6 * c[k] * b[k] * f[k] +
            ~~~^~
qspline.cpp:21:16: error: subscripted value is not an array, pointer, or vector
    int v = out[0];
            ~~~^~
2 errors generated.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'qspline.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:10 . Memory (MB): peak = 893.289 ; gain = 194.969 ; free physical = 41788 ; free virtual = 125789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:10 . Memory (MB): peak = 893.289 ; gain = 194.969 ; free physical = 41788 ; free virtual = 125789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 893.289 ; gain = 194.969 ; free physical = 41789 ; free virtual = 125790
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 893.289 ; gain = 194.969 ; free physical = 41789 ; free virtual = 125790
INFO: [XFORM 203-11] Balancing expressions in function 'qspline' (qspline.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 893.289 ; gain = 194.969 ; free physical = 41772 ; free virtual = 125773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 893.289 ; gain = 194.969 ; free physical = 41772 ; free virtual = 125773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'qspline' ...
WARNING: [SYN 201-107] Renaming port name 'qspline/out' to 'qspline/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qspline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.18 seconds; current allocated memory: 97.527 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 97.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qspline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/d' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/e' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/f' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/g' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'qspline' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'qspline/d_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_address0' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_we0' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_d0' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'qspline/d_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_address1' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_we1' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qspline/d_d1' to 0.
WARNING: [RTGEN 206-101] Port 'qspline/d_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'qspline_mul_mul_16s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qspline_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qspline'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 98.457 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:12 . Memory (MB): peak = 893.289 ; gain = 194.969 ; free physical = 41768 ; free virtual = 125771
INFO: [VHDL 208-304] Generating VHDL RTL for qspline.
INFO: [VLOG 209-307] Generating Verilog RTL for qspline.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
