<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/AE58F21F-3622-4382-97BB-1359BD183E9F"><gtr:id>AE58F21F-3622-4382-97BB-1359BD183E9F</gtr:id><gtr:name>University of Glasgow</gtr:name><gtr:department>School of Computing Science</gtr:department><gtr:address><gtr:line1>University Avenue</gtr:line1><gtr:line4>Glasgow</gtr:line4><gtr:postCode>G12 8QQ</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/AE58F21F-3622-4382-97BB-1359BD183E9F"><gtr:id>AE58F21F-3622-4382-97BB-1359BD183E9F</gtr:id><gtr:name>University of Glasgow</gtr:name><gtr:address><gtr:line1>University Avenue</gtr:line1><gtr:line4>Glasgow</gtr:line4><gtr:postCode>G12 8QQ</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/94CC1A5A-6B98-4312-BCCF-8EAA5BA75201"><gtr:id>94CC1A5A-6B98-4312-BCCF-8EAA5BA75201</gtr:id><gtr:name>ABB Group</gtr:name><gtr:address><gtr:line1>UK Headquarters</gtr:line1><gtr:line2>Daresbury Park</gtr:line2><gtr:postCode>WA4 4BT</gtr:postCode><gtr:region>North West</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1C67D278-2CB2-462D-B636-944B6853A3F6"><gtr:id>1C67D278-2CB2-462D-B636-944B6853A3F6</gtr:id><gtr:name>EDF Energy Plc</gtr:name><gtr:address><gtr:line1>40 Grosvenor Place</gtr:line1><gtr:line2>Victoria</gtr:line2><gtr:postCode>SW1X 7EN</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/49AEE688-5FF6-41D1-8A9E-A5B2CAE8D638"><gtr:id>49AEE688-5FF6-41D1-8A9E-A5B2CAE8D638</gtr:id><gtr:name>Xilinx Ireland</gtr:name><gtr:address><gtr:line1>Logic Drive</gtr:line1><gtr:line2>Citywest Business Campus</gtr:line2><gtr:line3>Saggart</gtr:line3><gtr:line4>Co. Dublin</gtr:line4><gtr:region>Outside UK</gtr:region><gtr:country>Ireland</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/1CF52775-F763-4027-8AEF-9640ED59CDA3"><gtr:id>1CF52775-F763-4027-8AEF-9640ED59CDA3</gtr:id><gtr:firstName>Wim</gtr:firstName><gtr:surname>Vanderbauwhede</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/8D7C4EAE-3B90-44B5-A20B-F4977BF4B8B7"><gtr:id>8D7C4EAE-3B90-44B5-A20B-F4977BF4B8B7</gtr:id><gtr:firstName>Sven-Bodo</gtr:firstName><gtr:surname>Scholz</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/2AC08F65-40E8-400B-B2DE-25878628E80F"><gtr:id>2AC08F65-40E8-400B-B2DE-25878628E80F</gtr:id><gtr:firstName>Christian</gtr:firstName><gtr:surname>Fensch</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/0EBCD6B8-1106-4B30-A999-AEFBCB6C3B73"><gtr:id>0EBCD6B8-1106-4B30-A999-AEFBCB6C3B73</gtr:id><gtr:firstName>Syed Waqar</gtr:firstName><gtr:surname>Nabi</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/E15DB891-4338-45D6-AEA4-0005758A9A6A"><gtr:id>E15DB891-4338-45D6-AEA4-0005758A9A6A</gtr:id><gtr:firstName>Nobuko</gtr:firstName><gtr:surname>Yoshida</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FN028201%2F1"><gtr:id>39F12520-AA32-43FE-AC7C-F0B7BD60AA43</gtr:id><gtr:title>Border Patrol: Improving Smart Device Security through Type-Aware Systems Design</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/N028201/1</gtr:grantReference><gtr:abstractText>There are increasing concerns about the safety and security of critical infrastructure such as nuclear power plants, the electricity grid and other utilities in the face of possible cyber attacks. As ageing controllers are replaced by smart devices based on Field-Programmable Gate Arrays (FPGAs) and embedded microprocessors, the safety of such devices raises many concerns. In particular, there is the very real risk of malicious functionality hidden in the silicon or in software binaries, dormant and waiting to be activated. Current
hardware and software systems are of such complexity that it is impossible to discover such malicious code through testing. 

We aim to address this problem by closely connecting the system design specification with the actual implementation through the use of a formal design methodology based on type systems with static and dynamic type checking. The type system will be used as a formal language to encode the design specification so that the actual implementation will automatically be checked against the specification. 

Static type checking of data types and multiparty session types can ensure the correctness of the interaction between the components. However, as static checking assume full access to the design source code it cannot be used to protect against potential threads issuing from third-party functional blocks (know as ``Intellectual Property Cores'' or IP cores) that are commonly used in hardware design:
the provider of the IP core can claim adherence to the types and protocols, so that the IP core will meet the compile-time requirements, but the run-time the behaviour cannot be controlled using static techniques. The same applies to third-party compiled software libraries.
Therefore we propose to use run-time checking of data types as well as session types at the boundaries of untrusted modules (&amp;quot;Border Patrol&amp;quot;), so that any intentional or unintentional
breach of the specification will safely be intercepted.</gtr:abstractText><gtr:potentialImpactText>Realising our vision will lead to a revolution in the programming of FPGA-based Systems-on-Chip in particular and embedded systems in general. Progress in the area of systems security is essential to ensure trust in critical infrastructure (e.g. controllers for nuclear power plants) as well as consumer products (cars, smart household appliances). Thanks to the strong theoretical foundations of our work, our methodology will provide very string guarantees about system security. Adoption of our approach into standards for embedded systems would have a very significant impact by removing the security concerns related to the adoption of such systems.

Our proposed work will lead to highly novel compiler technologies, based on a sound formal foundation with guarantees for systems integrity. Not only will our approach make systems more secure, it will also make application development more efficient.. 

In a nutshell, our methodology encodes the design specification of the system in the type system, so that it is not possible to design a system implementation that does not conform to the formal specification. There is a clear need for more secure systems design, driven by the sectors mentioned above: protection of critical infrastructure is becoming more and more important not only because of the increased threat level but also because aging controller are being replaced with smart devices. The Internet of Things promises a revolution in the home by allowing us a high degree of remote control over our appliances, but security is crucial because compromising such systems could lead to nightmare scenarios. The same is true for the automotive industry: already embedded systems in cars have been hacked, demonstrating the need for a more secure desing approach.

The applications domain for our work is very broad, both in terms of the sectors where smart devices and FPGA-based systems are deployed (much wider than the three examples cited above) but also in terms of applications that are not security related. The obvious one is safety, because our approach makes systems more safe as well as more secure. But apart from that, the adoption of the advanced type systems we propose into design tools and methodologies will make systems design more efficient as well: by dramatically reducing the amount of errors and catching the errors much sooner in the design phase, the debugging times will be reduced very considerably.

Impact of our work will result primarily from adoption of our approach in industry and academia. The Pathways to Impact document explains how we will achieve this impact.</gtr:potentialImpactText><gtr:fund><gtr:end>2022-01-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2017-02-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>1765759</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>DE37B1DE-F0C9-40B2-9F0B-1B3C24705AB1</gtr:id><gtr:title>RIPL</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/424da25bbe587e89ee3712f0b534778a"><gtr:id>424da25bbe587e89ee3712f0b534778a</gtr:id><gtr:otherNames>Stewart R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5aaa4c61e0ea85.97979663</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>188AA94C-E5FF-433A-BA42-9CB7E6D5C316</gtr:id><gtr:title>Timed runtime monitoring for multiparty conversations</gtr:title><gtr:parentPublicationTitle>Formal Aspects of Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5b7d00f29b0b984324dabaa0efb9171e"><gtr:id>5b7d00f29b0b984324dabaa0efb9171e</gtr:id><gtr:otherNames>Neykova R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fe8e7c018c9.34378436</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>47032448-B58C-4DF5-A56D-E6C42A525165</gtr:id><gtr:title>Replicable parallel branch and bound search</gtr:title><gtr:parentPublicationTitle>Journal of Parallel and Distributed Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/070501a61ae3ccece0b0b9b4852f0d9a"><gtr:id>070501a61ae3ccece0b0b9b4852f0d9a</gtr:id><gtr:otherNames>Archibald B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5a66182daa46c1.59467670</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/N028201/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>76783275-A9F8-4B4E-B314-51363124259C</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>Fundamentals of Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>