

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Thu Oct  3 12:33:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.855 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   250010|   250010|  0.833 ms|  0.833 ms|  250010|  250010|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop2_loop3  |   250008|   250008|        13|          4|          1|  62500|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      219|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      465|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      166|    -|
|Register             |        -|     -|      530|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     3|      916|      978|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U11   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |mul_8ns_9ns_16_1_1_U13             |mul_8ns_9ns_16_1_1             |        0|   0|    0|   49|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  465|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v20_U  |node3_v33_RAM_AUTO_1R1W  |        1|  0|   0|    0|   250|   32|     1|         8000|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |        1|  0|   0|    0|   250|   32|     1|         8000|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_180_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln58_fu_192_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln59_fu_252_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln62_fu_297_p2                 |         +|   0|  0|  23|          16|          16|
    |ap_block_state13_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_230                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_428                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_174_p2                |      icmp|   0|  0|  23|          16|          13|
    |icmp_ln59_1_fu_258_p2              |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln59_fu_198_p2                |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln64_fu_307_p2                |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln71_fu_246_p2                |      icmp|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln58_fu_204_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_148_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln58_1_fu_218_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln58_fu_210_p3              |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 219|         105|          62|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_load               |  14|          3|   32|         96|
    |ap_sig_allocacmp_v21_load             |   9|          2|    8|         16|
    |ap_sig_allocacmp_v22_load             |   9|          2|    8|         16|
    |empty_fu_76                           |   9|          2|   32|         64|
    |indvar_flatten_fu_72                  |   9|          2|   16|         32|
    |v21_fu_68                             |   9|          2|    8|         16|
    |v22_fu_64                             |   9|          2|    8|         16|
    |v47_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 166|         36|  136|        307|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_fu_76                       |  32|   0|   32|          0|
    |icmp_ln58_reg_357                 |   1|   0|    1|          0|
    |icmp_ln59_1_reg_391               |   1|   0|    1|          0|
    |icmp_ln64_reg_420                 |   1|   0|    1|          0|
    |icmp_ln64_reg_420_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln71_reg_387                 |   1|   0|    1|          0|
    |indvar_flatten_fu_72              |  16|   0|   16|          0|
    |mul_ln62_reg_371                  |  16|   0|   16|          0|
    |or_ln58_reg_361                   |   1|   0|    1|          0|
    |or_ln58_reg_361_pp0_iter1_reg     |   1|   0|    1|          0|
    |select_ln58_reg_365               |   8|   0|    8|          0|
    |v20_addr_reg_376                  |   8|   0|    8|          0|
    |v20_load_reg_395                  |  32|   0|   32|          0|
    |v21_fu_68                         |   8|   0|    8|          0|
    |v22_fu_64                         |   8|   0|    8|          0|
    |v26_reg_400                       |  32|   0|   32|          0|
    |v27_reg_440                       |  32|   0|   32|          0|
    |v43_load_reg_425                  |  32|   0|   32|          0|
    |v44_load_reg_415                  |  32|   0|   32|          0|
    |icmp_ln58_reg_357                 |  64|  32|    1|          0|
    |icmp_ln59_1_reg_391               |  64|  32|    1|          0|
    |icmp_ln71_reg_387                 |  64|  32|    1|          0|
    |v20_addr_reg_376                  |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 530| 128|  285|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v43_address0        |  out|   16|   ap_memory|           v43|         array|
|v43_ce0             |  out|    1|   ap_memory|           v43|         array|
|v43_q0              |   in|   32|   ap_memory|           v43|         array|
|v44_address1        |  out|    8|   ap_memory|           v44|         array|
|v44_ce1             |  out|    1|   ap_memory|           v44|         array|
|v44_q1              |   in|   32|   ap_memory|           v44|         array|
|v47_din             |  out|   32|     ap_fifo|           v47|       pointer|
|v47_num_data_valid  |   in|    9|     ap_fifo|           v47|       pointer|
|v47_fifo_cap        |   in|    9|     ap_fifo|           v47|       pointer|
|v47_full_n          |   in|    1|     ap_fifo|           v47|       pointer|
|v47_write           |  out|    1|     ap_fifo|           v47|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

