// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)

/dts-v1/;

#include "ipq9574.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

/ {
	model = "Askey SBE1V1K";
	compatible = "askey,sbe1v1k", "qcom,ipq9574";

	aliases {
		led-boot = &led_blue;
		led-failsafe = &led_red;
		led-running = &led_blue;
		led-upgrade = &led_blue;

		serial0 = &blsp1_uart2;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	reserved-memory {
		tzapp:tzapp@49B00000 {
			no-map;
			reg = <0x0 0x49B00000 0x0 0x00600000>;
		};
	};

	regulator_fixed_3p3: s3300 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
		regulator-name = "fixed_3p3";
	};

	regulator_fixed_0p925: s0925 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <925000>;
		regulator-max-microvolt = <925000>;
		regulator-boot-on;
		regulator-always-on;
		regulator-name = "fixed_0p925";
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&gpio_keys_default>;
		pinctrl-names = "default";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&tlmm 54 GPIO_ACTIVE_LOW>;
			debounce-interal = <60>;
		};
	};

	leds {
		compatible = "gpio-leds";
		
		led_blue: led-blue {
			label = "blue:system";
			gpios = <&tlmm 56 GPIO_ACTIVE_HIGH>;
		};

		led_red: led-red {
			label = "red:system";
			gpios = <&tlmm 44 GPIO_ACTIVE_HIGH>;
		};

		led-green {
			label = "green:system";
			gpios = <&tlmm 45 GPIO_ACTIVE_HIGH>;
		};
	};

	fan: pwm-fan {
		compatible = "pwm-fan";
		pwms = <&pwm 3 40000 0>;
		#cooling-cells = <2>;
		cooling-levels = <36 128 192 255>;
	};

	thermal-zones {
		top-glue-thermal {
			thermal-sensors = <&tsens 15>;

			trips {
				cpu_trip_crit: crit {
					temperature = <110000>;
					hysteresis = <1000>;
					type = "critical";
				};

				cpu_trip_hot: hot {
					temperature = <100000>;
					hysteresis = <1000>;
					type = "hot";
				};

				cpu_trip_active_high: active-high {
					temperature = <80000>;
					hysteresis = <1000>;
					type = "active";
				};

				cpu_trip_active_med: active-med {
					temperature = <65000>;
					hysteresis = <1000>;
					type = "active";
				};

				cpu_trip_active_low: active-low {
					temperature = <50000>;
					hysteresis = <1000>;
					type = "active";
				};

				cpu_trip_active_silent: active-silent {
					temperature = <40000>;
					hysteresis = <1000>;
					type = "active";
				};
			};

			cooling-maps {
				cpu-active-high {
					cooling-device = <&fan 3 3>;
					trip = <&cpu_trip_active_high>;
				};

				cpu-active-med {
					cooling-device = <&fan 2 2>;
					trip = <&cpu_trip_active_med>;
				};

				cpu-active-low {
					cooling-device = <&fan 1 1>;
					trip = <&cpu_trip_active_low>;
				};

				cpu-active-silent {
					cooling-device = <&fan 0 0>;
					trip = <&cpu_trip_active_silent>;
				};
			};
		};
	};
};

&pwm {
	pinctrl-0 = <&pwm_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&blsp1_uart2 {
	pinctrl-0 = <&uart2_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&rpm_requests {
	regulators {
		compatible = "qcom,rpm-mp5496-regulators";

		ipq9574_s1: s1 {
		/*
		* During kernel bootup, the SoC runs at 800MHz with 875mV set by the bootloaders.
		* During regulator registration, kernel not knowing the initial voltage,
		* considers it as zero and brings up the regulators with minimum supported voltage.
		* Update the regulator-min-microvolt with SVS voltage of 725mV so that
		* the regulators are brought up with 725mV which is sufficient for all the
		* corner parts to operate at 800MHz
		*/
			regulator-min-microvolt = <725000>;
			regulator-max-microvolt = <1075000>;
		};

		mp5496_l5: l5 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
			regulator-boot-on;
		};
	};
};

&sdhc_1 {
	bus-width = <8>;
	max-frequency = <384000000>;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	mmc-hs400-1_8v;
	mmc-hs400-enhanced-strobe;
	pinctrl-0 = <&sdc_default_state>;
	pinctrl-names = "default";
	status = "okay";
};

&sleep_clk {
	clock-frequency = <32000>;
};

&tlmm {
	gpio_keys_default: gpio-keys-default-state {
		pins = "gpio54";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	sdc_default_state: sdc-default-state {
		clk-pins {
			pins = "gpio5";
			function = "sdc_clk";
			drive-strength = <8>;
			bias-disable;
		};

		cmd-pins {
			pins = "gpio4";
			function = "sdc_cmd";
			drive-strength = <8>;
			bias-pull-up;
		};

		data-pins {
			pins = "gpio0", "gpio1", "gpio2",
				"gpio3", "gpio6", "gpio7",
				"gpio8", "gpio9";
			function = "sdc_data";
			drive-strength = <8>;
			bias-pull-up;
		};

		rclk-pins {
			pins = "gpio10";
			function = "sdc_rclk";
			drive-strength = <8>;
			bias-pull-down;
		};
	};

	pcie1_default: pcie1-default-state {
		clkreq-n-pins {
			pins = "gpio25";
			function = "pcie1_clk";
			drive-strength = <6>;
			bias-pull-up;
		};

		perst-n-pins {
			pins = "gpio26";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};

		wake-n-pins {
			pins = "gpio27";
			function = "pcie1_wake";
			drive-strength = <6>;
			bias-pull-up;
		};
	};

	pcie2_default: pcie2-default-state {
		clkreq-n-pins {
			pins = "gpio28";
			function = "pcie2_clk";
			drive-strength = <6>;
			bias-pull-up;
		};

		perst-n-pins {
			pins = "gpio29";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};

		wake-n-pins {
			pins = "gpio30";
			function = "pcie2_wake";
			drive-strength = <6>;
			bias-pull-up;
		};
	};

	pcie3_default: pcie3-default-state {
		clkreq-n-pins {
			pins = "gpio31";
			function = "pcie3_clk";
			drive-strength = <6>;
			bias-pull-up;
		};

		perst-n-pins {
			pins = "gpio32";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};

		wake-n-pins {
			pins = "gpio33";
			function = "pcie3_wake";
			drive-strength = <6>;
			bias-pull-up;
		};
	};

	pwm_pins: pwm-pins {
		pwm {
			pins = "gpio53";
			function = "pwm";
			drive-strength = <8>;
		};
	};
};

&qpic_bam {
	status = "okay";
};

&qcom_ppe {
	status = "okay";

	ethernet-ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@3 {
			reg = <3>;
			phy-mode = "qsgmii";
			phy-handle = <&qca8075_18>;
			pcs-handle = <&pcs0_ch2>;
			label = "lan2";

			clocks = <&nsscc NSS_CC_PORT3_MAC_CLK>,
				 <&nsscc NSS_CC_PORT3_RX_CLK>,
				 <&nsscc NSS_CC_PORT3_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT3_MAC_ARES>,
				 <&nsscc PORT3_RX_ARES>,
				 <&nsscc PORT3_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};

		port@4 {
			reg = <4>;
			phy-mode = "qsgmii";
			phy-handle = <&qca8075_19>;
			pcs-handle = <&pcs0_ch3>;
			label = "lan3";

			clocks = <&nsscc NSS_CC_PORT4_MAC_CLK>,
				 <&nsscc NSS_CC_PORT4_RX_CLK>,
				 <&nsscc NSS_CC_PORT4_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT4_MAC_ARES>,
				 <&nsscc PORT4_RX_ARES>,
				 <&nsscc PORT4_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};

		port@5 {
			reg = <5>;
			phy-mode = "2500base-x";
			phy-handle = <&qca8081_28>;
			pcs-handle = <&pcs1_ch0>;
			label = "lan1";

			clocks = <&nsscc NSS_CC_PORT5_MAC_CLK>,
				 <&nsscc NSS_CC_PORT5_RX_CLK>,
				 <&nsscc NSS_CC_PORT5_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT5_MAC_ARES>,
				 <&nsscc PORT5_RX_ARES>,
				 <&nsscc PORT5_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};

		port@6 {
			reg = <6>;
			phy-mode = "usxgmii";
			phy-handle = <&rtl8261be_0>;
			pcs-handle = <&pcs2_ch0>;
			managed = "in-band-status";
			label = "wan";

			clocks = <&nsscc NSS_CC_PORT6_MAC_CLK>,
				 <&nsscc NSS_CC_PORT6_RX_CLK>,
				 <&nsscc NSS_CC_PORT6_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT6_MAC_ARES>,
				 <&nsscc PORT6_RX_ARES>,
				 <&nsscc PORT6_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};
	};
};

&mdio {
	status = "okay";

	rtl8261be_0: ethernet-phy@5 {
		reg = <0>;
		compatible = "ethernet-phy-ieee802.3-c45";
		reset-gpios = <&tlmm 60 GPIO_ACTIVE_LOW>;
		reset-assert-us = <40000>;
		reset-deassert-us = <150000>;
	};

	ethernet-phy-package@16 {
		compatible = "qcom,qca8075-package";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <16>;

		qcom,package-mode = "qsgmii";

		qca8075_18: ethernet-phy@18 {
			reg = <18>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};

		qca8075_19: ethernet-phy@19 {
			reg = <19>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
	};

	qca8081_28: ethernet-phy@28 {
		reg = <28>;
		compatible = "ethernet-phy-id004d.d101"; 
		reset-gpios = <&tlmm 52 GPIO_ACTIVE_LOW>;
		reset-deassert-us = <10000>;

		leds {
			#address-cells = <1>;
			#size-cells = <0>;

			led@0 {
				reg = <0>;
				color = <LED_COLOR_ID_YELLOW>;
				default-state = "keep";
				function = LED_FUNCTION_LAN;
				active-low;
			};

			led@2 {
				reg = <2>;
				color = <LED_COLOR_ID_GREEN>;
				function = LED_FUNCTION_LAN;
				default-state = "keep";
				active-low;
			};
		};
	};
};

&ref_48mhz_clk {
	clock-div = <1>;
	clock-mult = <1>;
};

&xo_board_clk {
	clock-div = <2>;
	clock-mult = <1>;
};

&xo_clk {
	clock-frequency = <48000000>;
};

&pcie1_phy {
	status = "okay";
};

&pcie1 {
	pinctrl-0 = <&pcie1_default>;
	pinctrl-names = "default";

	perst-gpios = <&tlmm 26 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 27 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie@0 {
		#address-cells = <3>;
		#size-cells = <2>;
		reg = <0x0 0x0 0x0 0x0 0x0>;

		wifi@0 {
			compatible = "pci17cb,1109";
			reg = <0 0 0 0 0>;
			qcom,calibration-variant = "Askey-SBE1V1K_1";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					wifi1_wsi_tx: endpoint {
						remote-endpoint = <&wifi2_wsi_rx>;
					};
				};

				port@1 {
					reg = <1>;

					wifi1_wsi_rx: endpoint {
						remote-endpoint = <&wifi3_wsi_tx>;
					};
				};
			};
		};
	};
};

&pcie2_phy {
	status = "okay";
};

&pcie2 {
	pinctrl-0 = <&pcie2_default>;
	pinctrl-names = "default";

	perst-gpios = <&tlmm 29 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 30 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie@1 {
		#address-cells = <3>;
		#size-cells = <2>;
		reg = <0x0 0x0 0x1 0x0 0x0>;

		wifi@0 {
			compatible = "pci17cb,1109";
			reg = <0 0 0 0 0>;
			qcom,calibration-variant = "Askey-SBE1V1K_4";
			qcom,wsi-controller;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					wifi2_wsi_tx: endpoint {
						remote-endpoint = <&wifi3_wsi_rx>;
					};
				};

				port@1 {
					reg = <1>;

					wifi2_wsi_rx: endpoint {
						remote-endpoint = <&wifi1_wsi_tx>;
					};
				};
			};
		};
	};
};

&pcie3_phy {
	status = "okay";
};

&pcie3 {
	pinctrl-0 = <&pcie3_default>;
	pinctrl-names = "default";

	perst-gpios = <&tlmm 32 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 33 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie@2 {
		#address-cells = <3>;
		#size-cells = <2>;
		reg = <0x0 0x0 0x2 0x0 0x0>;

		wifi@0 {
			compatible = "pci17cb,1109";
			reg = <0 0 0 0 0>;
			qcom,calibration-variant = "Askey-SBE1V1K_2";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					wifi3_wsi_tx: endpoint {
						remote-endpoint = <&wifi1_wsi_rx>;
					};
				};

				port@1 {
					reg = <1>;

					wifi3_wsi_rx: endpoint {
						remote-endpoint = <&wifi2_wsi_tx>;
					};
				};
			};
		};
	};
};
