
WS2813mini_SPI_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059d8  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018e0  08005c70  08005c70  00006c70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007550  08007550  00008550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08007554  08007554  00008554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000060  24000000  08007558  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001b8c  24000060  080075b8  00009060  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24001bec  080075b8  00009bec  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e438  00000000  00000000  0000908e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002002  00000000  00000000  000174c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ca8  00000000  00000000  000194c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000009bc  00000000  00000000  0001a170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037a67  00000000  00000000  0001ab2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00011673  00000000  00000000  00052593  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00164aa6  00000000  00000000  00063c06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c86ac  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000037c0  00000000  00000000  001c86f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000066  00000000  00000000  001cbeb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000060 	.word	0x24000060
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005c58 	.word	0x08005c58

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000064 	.word	0x24000064
 80002d4:	08005c58 	.word	0x08005c58

080002d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002de:	4b0d      	ldr	r3, [pc, #52]	@ (8000314 <MX_DMA_Init+0x3c>)
 80002e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80002e4:	4a0b      	ldr	r2, [pc, #44]	@ (8000314 <MX_DMA_Init+0x3c>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80002ee:	4b09      	ldr	r3, [pc, #36]	@ (8000314 <MX_DMA_Init+0x3c>)
 80002f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80002f4:	f003 0301 	and.w	r3, r3, #1
 80002f8:	607b      	str	r3, [r7, #4]
 80002fa:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80002fc:	2200      	movs	r2, #0
 80002fe:	2100      	movs	r1, #0
 8000300:	200b      	movs	r0, #11
 8000302:	f000 fe36 	bl	8000f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000306:	200b      	movs	r0, #11
 8000308:	f000 fe4d 	bl	8000fa6 <HAL_NVIC_EnableIRQ>

}
 800030c:	bf00      	nop
 800030e:	3708      	adds	r7, #8
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}
 8000314:	58024400 	.word	0x58024400

08000318 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b08a      	sub	sp, #40	@ 0x28
 800031c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800031e:	f107 0314 	add.w	r3, r7, #20
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800032e:	4b42      	ldr	r3, [pc, #264]	@ (8000438 <MX_GPIO_Init+0x120>)
 8000330:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000334:	4a40      	ldr	r2, [pc, #256]	@ (8000438 <MX_GPIO_Init+0x120>)
 8000336:	f043 0304 	orr.w	r3, r3, #4
 800033a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800033e:	4b3e      	ldr	r3, [pc, #248]	@ (8000438 <MX_GPIO_Init+0x120>)
 8000340:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000344:	f003 0304 	and.w	r3, r3, #4
 8000348:	613b      	str	r3, [r7, #16]
 800034a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800034c:	4b3a      	ldr	r3, [pc, #232]	@ (8000438 <MX_GPIO_Init+0x120>)
 800034e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000352:	4a39      	ldr	r2, [pc, #228]	@ (8000438 <MX_GPIO_Init+0x120>)
 8000354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000358:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800035c:	4b36      	ldr	r3, [pc, #216]	@ (8000438 <MX_GPIO_Init+0x120>)
 800035e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000366:	60fb      	str	r3, [r7, #12]
 8000368:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800036a:	4b33      	ldr	r3, [pc, #204]	@ (8000438 <MX_GPIO_Init+0x120>)
 800036c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000370:	4a31      	ldr	r2, [pc, #196]	@ (8000438 <MX_GPIO_Init+0x120>)
 8000372:	f043 0302 	orr.w	r3, r3, #2
 8000376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800037a:	4b2f      	ldr	r3, [pc, #188]	@ (8000438 <MX_GPIO_Init+0x120>)
 800037c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000380:	f003 0302 	and.w	r3, r3, #2
 8000384:	60bb      	str	r3, [r7, #8]
 8000386:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000388:	4b2b      	ldr	r3, [pc, #172]	@ (8000438 <MX_GPIO_Init+0x120>)
 800038a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038e:	4a2a      	ldr	r2, [pc, #168]	@ (8000438 <MX_GPIO_Init+0x120>)
 8000390:	f043 0308 	orr.w	r3, r3, #8
 8000394:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000398:	4b27      	ldr	r3, [pc, #156]	@ (8000438 <MX_GPIO_Init+0x120>)
 800039a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800039e:	f003 0308 	and.w	r3, r3, #8
 80003a2:	607b      	str	r3, [r7, #4]
 80003a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003a6:	4b24      	ldr	r3, [pc, #144]	@ (8000438 <MX_GPIO_Init+0x120>)
 80003a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ac:	4a22      	ldr	r2, [pc, #136]	@ (8000438 <MX_GPIO_Init+0x120>)
 80003ae:	f043 0310 	orr.w	r3, r3, #16
 80003b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003b6:	4b20      	ldr	r3, [pc, #128]	@ (8000438 <MX_GPIO_Init+0x120>)
 80003b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003bc:	f003 0310 	and.w	r3, r3, #16
 80003c0:	603b      	str	r3, [r7, #0]
 80003c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80003c4:	2200      	movs	r2, #0
 80003c6:	f244 0101 	movw	r1, #16385	@ 0x4001
 80003ca:	481c      	ldr	r0, [pc, #112]	@ (800043c <MX_GPIO_Init+0x124>)
 80003cc:	f003 f88e 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003d0:	2200      	movs	r2, #0
 80003d2:	2102      	movs	r1, #2
 80003d4:	481a      	ldr	r0, [pc, #104]	@ (8000440 <MX_GPIO_Init+0x128>)
 80003d6:	f003 f889 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003e0:	2300      	movs	r3, #0
 80003e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e4:	2300      	movs	r3, #0
 80003e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003e8:	f107 0314 	add.w	r3, r7, #20
 80003ec:	4619      	mov	r1, r3
 80003ee:	4815      	ldr	r0, [pc, #84]	@ (8000444 <MX_GPIO_Init+0x12c>)
 80003f0:	f002 fecc 	bl	800318c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80003f4:	f244 0301 	movw	r3, #16385	@ 0x4001
 80003f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fa:	2301      	movs	r3, #1
 80003fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	2300      	movs	r3, #0
 8000400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000402:	2300      	movs	r3, #0
 8000404:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000406:	f107 0314 	add.w	r3, r7, #20
 800040a:	4619      	mov	r1, r3
 800040c:	480b      	ldr	r0, [pc, #44]	@ (800043c <MX_GPIO_Init+0x124>)
 800040e:	f002 febd 	bl	800318c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000412:	2302      	movs	r3, #2
 8000414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000416:	2301      	movs	r3, #1
 8000418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041a:	2300      	movs	r3, #0
 800041c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041e:	2300      	movs	r3, #0
 8000420:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000422:	f107 0314 	add.w	r3, r7, #20
 8000426:	4619      	mov	r1, r3
 8000428:	4805      	ldr	r0, [pc, #20]	@ (8000440 <MX_GPIO_Init+0x128>)
 800042a:	f002 feaf 	bl	800318c <HAL_GPIO_Init>

}
 800042e:	bf00      	nop
 8000430:	3728      	adds	r7, #40	@ 0x28
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	58024400 	.word	0x58024400
 800043c:	58020400 	.word	0x58020400
 8000440:	58021000 	.word	0x58021000
 8000444:	58020800 	.word	0x58020800

08000448 <gammaCorrect>:
 *****************************************************************************/
#define WS2813_T0H  3  // ~300 ns High for ‘0’ bit, example
#define WS2813_T1H  10  // ~937.5 ns High for ‘1’ bit, calculated

/* Gamma correction function */
uint8_t gammaCorrect(uint8_t value) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	4603      	mov	r3, r0
 8000450:	71fb      	strb	r3, [r7, #7]
    float gamma = 2.2;  // Standard gamma value
 8000452:	4b15      	ldr	r3, [pc, #84]	@ (80004a8 <gammaCorrect+0x60>)
 8000454:	60fb      	str	r3, [r7, #12]
    return (uint8_t)(pow((float)value / 255.0, gamma) * 255.0);
 8000456:	79fb      	ldrb	r3, [r7, #7]
 8000458:	ee07 3a90 	vmov	s15, r3
 800045c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000460:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000464:	ed9f 5b0e 	vldr	d5, [pc, #56]	@ 80004a0 <gammaCorrect+0x58>
 8000468:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800046c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000470:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000474:	eeb0 1b47 	vmov.f64	d1, d7
 8000478:	eeb0 0b46 	vmov.f64	d0, d6
 800047c:	f005 f928 	bl	80056d0 <pow>
 8000480:	eeb0 7b40 	vmov.f64	d7, d0
 8000484:	ed9f 6b06 	vldr	d6, [pc, #24]	@ 80004a0 <gammaCorrect+0x58>
 8000488:	ee27 7b06 	vmul.f64	d7, d7, d6
 800048c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000490:	edc7 7a00 	vstr	s15, [r7]
 8000494:	783b      	ldrb	r3, [r7, #0]
 8000496:	b2db      	uxtb	r3, r3
}
 8000498:	4618      	mov	r0, r3
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	00000000 	.word	0x00000000
 80004a4:	406fe000 	.word	0x406fe000
 80004a8:	400ccccd 	.word	0x400ccccd

080004ac <WS2812_SetColor>:
  * @param  led: LED index (0-15)
  * @param  green: Green intensity (0-255)
  * @param  red:   Red intensity (0-255)
  * @param  blue:  Blue intensity (0-255)
  */
void WS2812_SetColor(uint8_t led, uint8_t green, uint8_t red, uint8_t blue) {
 80004ac:	b590      	push	{r4, r7, lr}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	4604      	mov	r4, r0
 80004b4:	4608      	mov	r0, r1
 80004b6:	4611      	mov	r1, r2
 80004b8:	461a      	mov	r2, r3
 80004ba:	4623      	mov	r3, r4
 80004bc:	71fb      	strb	r3, [r7, #7]
 80004be:	4603      	mov	r3, r0
 80004c0:	71bb      	strb	r3, [r7, #6]
 80004c2:	460b      	mov	r3, r1
 80004c4:	717b      	strb	r3, [r7, #5]
 80004c6:	4613      	mov	r3, r2
 80004c8:	713b      	strb	r3, [r7, #4]
    if (led >= NUM_LEDS) return;  // Check if the LED index is valid
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	2b09      	cmp	r3, #9
 80004ce:	d824      	bhi.n	800051a <WS2812_SetColor+0x6e>

    uint32_t ledOffset = led * 3;
 80004d0:	79fa      	ldrb	r2, [r7, #7]
 80004d2:	4613      	mov	r3, r2
 80004d4:	005b      	lsls	r3, r3, #1
 80004d6:	4413      	add	r3, r2
 80004d8:	60fb      	str	r3, [r7, #12]

    // Apply gamma correction to each color component
    LED_Data[ledOffset]     = gammaCorrect(green);  // Corrected Green
 80004da:	79bb      	ldrb	r3, [r7, #6]
 80004dc:	4618      	mov	r0, r3
 80004de:	f7ff ffb3 	bl	8000448 <gammaCorrect>
 80004e2:	4603      	mov	r3, r0
 80004e4:	4619      	mov	r1, r3
 80004e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000524 <WS2812_SetColor+0x78>)
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	4413      	add	r3, r2
 80004ec:	460a      	mov	r2, r1
 80004ee:	701a      	strb	r2, [r3, #0]
    LED_Data[ledOffset + 1] = gammaCorrect(red);    // Corrected Red
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	1c5c      	adds	r4, r3, #1
 80004f4:	797b      	ldrb	r3, [r7, #5]
 80004f6:	4618      	mov	r0, r3
 80004f8:	f7ff ffa6 	bl	8000448 <gammaCorrect>
 80004fc:	4603      	mov	r3, r0
 80004fe:	461a      	mov	r2, r3
 8000500:	4b08      	ldr	r3, [pc, #32]	@ (8000524 <WS2812_SetColor+0x78>)
 8000502:	551a      	strb	r2, [r3, r4]
    LED_Data[ledOffset + 2] = gammaCorrect(blue);   // Corrected Blue
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	1c9c      	adds	r4, r3, #2
 8000508:	793b      	ldrb	r3, [r7, #4]
 800050a:	4618      	mov	r0, r3
 800050c:	f7ff ff9c 	bl	8000448 <gammaCorrect>
 8000510:	4603      	mov	r3, r0
 8000512:	461a      	mov	r2, r3
 8000514:	4b03      	ldr	r3, [pc, #12]	@ (8000524 <WS2812_SetColor+0x78>)
 8000516:	551a      	strb	r2, [r3, r4]
 8000518:	e000      	b.n	800051c <WS2812_SetColor+0x70>
    if (led >= NUM_LEDS) return;  // Check if the LED index is valid
 800051a:	bf00      	nop
}
 800051c:	3714      	adds	r7, #20
 800051e:	46bd      	mov	sp, r7
 8000520:	bd90      	pop	{r4, r7, pc}
 8000522:	bf00      	nop
 8000524:	240019cc 	.word	0x240019cc

08000528 <WS2812_Refresh>:

/**
  * @brief  Prepare and send LED data via DMA
  */
void WS2812_Refresh(void) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0
    uint16_t pos = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	82fb      	strh	r3, [r7, #22]

    // Convert LED_Data to PWM signal
    for (int led = 0; led < NUM_LEDS; led++) {
 8000532:	2300      	movs	r3, #0
 8000534:	613b      	str	r3, [r7, #16]
 8000536:	e036      	b.n	80005a6 <WS2812_Refresh+0x7e>
        for (int color = 0; color < 3; color++) {
 8000538:	2300      	movs	r3, #0
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	e02d      	b.n	800059a <WS2812_Refresh+0x72>
            uint8_t byte = LED_Data[led * 3 + color];
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4613      	mov	r3, r2
 8000542:	005b      	lsls	r3, r3, #1
 8000544:	441a      	add	r2, r3
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	4413      	add	r3, r2
 800054a:	4a26      	ldr	r2, [pc, #152]	@ (80005e4 <WS2812_Refresh+0xbc>)
 800054c:	5cd3      	ldrb	r3, [r2, r3]
 800054e:	70fb      	strb	r3, [r7, #3]

            // Send each bit (MSB first)
            for (int bit = 7; bit >= 0; bit--) {
 8000550:	2307      	movs	r3, #7
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	e01b      	b.n	800058e <WS2812_Refresh+0x66>
                if (byte & (1 << bit)) {
 8000556:	78fa      	ldrb	r2, [r7, #3]
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	fa42 f303 	asr.w	r3, r2, r3
 800055e:	f003 0301 	and.w	r3, r3, #1
 8000562:	2b00      	cmp	r3, #0
 8000564:	d008      	beq.n	8000578 <WS2812_Refresh+0x50>
                    // '1' bit => wider pulse
                    LEDBuffer[pos++] = WS2813_T1H;
 8000566:	8afb      	ldrh	r3, [r7, #22]
 8000568:	1c5a      	adds	r2, r3, #1
 800056a:	82fa      	strh	r2, [r7, #22]
 800056c:	461a      	mov	r2, r3
 800056e:	4b1e      	ldr	r3, [pc, #120]	@ (80005e8 <WS2812_Refresh+0xc0>)
 8000570:	210a      	movs	r1, #10
 8000572:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8000576:	e007      	b.n	8000588 <WS2812_Refresh+0x60>
                } else {
                    // '0' bit => narrower pulse
                    LEDBuffer[pos++] = WS2813_T0H;
 8000578:	8afb      	ldrh	r3, [r7, #22]
 800057a:	1c5a      	adds	r2, r3, #1
 800057c:	82fa      	strh	r2, [r7, #22]
 800057e:	461a      	mov	r2, r3
 8000580:	4b19      	ldr	r3, [pc, #100]	@ (80005e8 <WS2812_Refresh+0xc0>)
 8000582:	2103      	movs	r1, #3
 8000584:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for (int bit = 7; bit >= 0; bit--) {
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	3b01      	subs	r3, #1
 800058c:	60bb      	str	r3, [r7, #8]
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	2b00      	cmp	r3, #0
 8000592:	dae0      	bge.n	8000556 <WS2812_Refresh+0x2e>
        for (int color = 0; color < 3; color++) {
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	3301      	adds	r3, #1
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	2b02      	cmp	r3, #2
 800059e:	ddce      	ble.n	800053e <WS2812_Refresh+0x16>
    for (int led = 0; led < NUM_LEDS; led++) {
 80005a0:	693b      	ldr	r3, [r7, #16]
 80005a2:	3301      	adds	r3, #1
 80005a4:	613b      	str	r3, [r7, #16]
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	2b09      	cmp	r3, #9
 80005aa:	ddc5      	ble.n	8000538 <WS2812_Refresh+0x10>
            }
        }
    }

    // Add reset pulse (all zeros)
    for (int i = pos; i < LED_BUFFER_SIZE; i++) {
 80005ac:	8afb      	ldrh	r3, [r7, #22]
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	e007      	b.n	80005c2 <WS2812_Refresh+0x9a>
        LEDBuffer[i] = 0;  // Ensure 200+ zero ticks for reset
 80005b2:	4a0d      	ldr	r2, [pc, #52]	@ (80005e8 <WS2812_Refresh+0xc0>)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2100      	movs	r1, #0
 80005b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = pos; i < LED_BUFFER_SIZE; i++) {
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3301      	adds	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	f640 42a7 	movw	r2, #3239	@ 0xca7
 80005c8:	4293      	cmp	r3, r2
 80005ca:	ddf2      	ble.n	80005b2 <WS2812_Refresh+0x8a>
    }

    // Start DMA transfer using TIM4 Channel 3
    HAL_TIM_PWM_Start_DMA(&htim4, TIM_CHANNEL_3, (uint32_t *)LEDBuffer, LED_BUFFER_SIZE);
 80005cc:	f640 43a8 	movw	r3, #3240	@ 0xca8
 80005d0:	4a05      	ldr	r2, [pc, #20]	@ (80005e8 <WS2812_Refresh+0xc0>)
 80005d2:	2108      	movs	r1, #8
 80005d4:	4805      	ldr	r0, [pc, #20]	@ (80005ec <WS2812_Refresh+0xc4>)
 80005d6:	f003 ffbf 	bl	8004558 <HAL_TIM_PWM_Start_DMA>
}
 80005da:	bf00      	nop
 80005dc:	3718      	adds	r7, #24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	240019cc 	.word	0x240019cc
 80005e8:	2400007c 	.word	0x2400007c
 80005ec:	240019ec 	.word	0x240019ec

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b086      	sub	sp, #24
 80005f4:	af00      	add	r7, sp, #0
    /* MCU Configuration--------------------------------------------------------*/
    HAL_Init();
 80005f6:	f000 fb1f 	bl	8000c38 <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 80005fa:	f000 f8a5 	bl	8000748 <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80005fe:	f7ff fe8b 	bl	8000318 <MX_GPIO_Init>
    MX_DMA_Init();
 8000602:	f7ff fe69 	bl	80002d8 <MX_DMA_Init>
    MX_TIM4_Init();  // Updated to initialize TIM4 instead of TIM3
 8000606:	f000 fa01 	bl	8000a0c <MX_TIM4_Init>

    /* Define LED colors */
    uint8_t redShade[3]     = {0x40, 0x00, 0x00};   // Shade of red (GRB format)
 800060a:	4a4a      	ldr	r2, [pc, #296]	@ (8000734 <main+0x144>)
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	6812      	ldr	r2, [r2, #0]
 8000612:	4611      	mov	r1, r2
 8000614:	8019      	strh	r1, [r3, #0]
 8000616:	3302      	adds	r3, #2
 8000618:	0c12      	lsrs	r2, r2, #16
 800061a:	701a      	strb	r2, [r3, #0]
    uint8_t currentColor[3] = {0x6B, 0x00, 0x3C};   // Some color (GRB format)
 800061c:	4a46      	ldr	r2, [pc, #280]	@ (8000738 <main+0x148>)
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	6812      	ldr	r2, [r2, #0]
 8000622:	4611      	mov	r1, r2
 8000624:	8019      	strh	r1, [r3, #0]
 8000626:	3302      	adds	r3, #2
 8000628:	0c12      	lsrs	r2, r2, #16
 800062a:	701a      	strb	r2, [r3, #0]
    uint8_t greenShade[3]   = {0x00, 0x40, 0x00};   // Shade of green (GRB format)
 800062c:	4a43      	ldr	r2, [pc, #268]	@ (800073c <main+0x14c>)
 800062e:	463b      	mov	r3, r7
 8000630:	6812      	ldr	r2, [r2, #0]
 8000632:	4611      	mov	r1, r2
 8000634:	8019      	strh	r1, [r3, #0]
 8000636:	3302      	adds	r3, #2
 8000638:	0c12      	lsrs	r2, r2, #16
 800063a:	701a      	strb	r2, [r3, #0]

    /* Infinite loop */
    while (1)
    {
        // Loop through cycles with different delays
        for (float delay = 1.0; delay >= 0.25; delay /= 2)
 800063c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000640:	617b      	str	r3, [r7, #20]
 8000642:	e06d      	b.n	8000720 <main+0x130>
        {
            // Loop through all LEDs
            for (int i = 0; i < NUM_LEDS; i++)
 8000644:	2300      	movs	r3, #0
 8000646:	613b      	str	r3, [r7, #16]
 8000648:	e040      	b.n	80006cc <main+0xdc>
            {
                // Set LED color based on position
                if (i % 3 == 0) {
 800064a:	6939      	ldr	r1, [r7, #16]
 800064c:	4b3c      	ldr	r3, [pc, #240]	@ (8000740 <main+0x150>)
 800064e:	fb83 3201 	smull	r3, r2, r3, r1
 8000652:	17cb      	asrs	r3, r1, #31
 8000654:	1ad2      	subs	r2, r2, r3
 8000656:	4613      	mov	r3, r2
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	4413      	add	r3, r2
 800065c:	1aca      	subs	r2, r1, r3
 800065e:	2a00      	cmp	r2, #0
 8000660:	d107      	bne.n	8000672 <main+0x82>
                    WS2812_SetColor(i, redShade[0], redShade[1], redShade[2]);
 8000662:	693b      	ldr	r3, [r7, #16]
 8000664:	b2d8      	uxtb	r0, r3
 8000666:	7a39      	ldrb	r1, [r7, #8]
 8000668:	7a7a      	ldrb	r2, [r7, #9]
 800066a:	7abb      	ldrb	r3, [r7, #10]
 800066c:	f7ff ff1e 	bl	80004ac <WS2812_SetColor>
 8000670:	e01a      	b.n	80006a8 <main+0xb8>
                } else if (i % 3 == 1) {
 8000672:	6939      	ldr	r1, [r7, #16]
 8000674:	4b32      	ldr	r3, [pc, #200]	@ (8000740 <main+0x150>)
 8000676:	fb83 3201 	smull	r3, r2, r3, r1
 800067a:	17cb      	asrs	r3, r1, #31
 800067c:	1ad2      	subs	r2, r2, r3
 800067e:	4613      	mov	r3, r2
 8000680:	005b      	lsls	r3, r3, #1
 8000682:	4413      	add	r3, r2
 8000684:	1aca      	subs	r2, r1, r3
 8000686:	2a01      	cmp	r2, #1
 8000688:	d107      	bne.n	800069a <main+0xaa>
                    WS2812_SetColor(i, currentColor[0], currentColor[1], currentColor[2]);
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	b2d8      	uxtb	r0, r3
 800068e:	7939      	ldrb	r1, [r7, #4]
 8000690:	797a      	ldrb	r2, [r7, #5]
 8000692:	79bb      	ldrb	r3, [r7, #6]
 8000694:	f7ff ff0a 	bl	80004ac <WS2812_SetColor>
 8000698:	e006      	b.n	80006a8 <main+0xb8>
                } else {
                    WS2812_SetColor(i, greenShade[0], greenShade[1], greenShade[2]);
 800069a:	693b      	ldr	r3, [r7, #16]
 800069c:	b2d8      	uxtb	r0, r3
 800069e:	7839      	ldrb	r1, [r7, #0]
 80006a0:	787a      	ldrb	r2, [r7, #1]
 80006a2:	78bb      	ldrb	r3, [r7, #2]
 80006a4:	f7ff ff02 	bl	80004ac <WS2812_SetColor>
                }

                // Refresh LED strip
                WS2812_Refresh();
 80006a8:	f7ff ff3e 	bl	8000528 <WS2812_Refresh>
                HAL_Delay((int)(delay * 1000)); // Delay in milliseconds
 80006ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80006b0:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000744 <main+0x154>
 80006b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80006bc:	ee17 3a90 	vmov	r3, s15
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fb4b 	bl	8000d5c <HAL_Delay>
            for (int i = 0; i < NUM_LEDS; i++)
 80006c6:	693b      	ldr	r3, [r7, #16]
 80006c8:	3301      	adds	r3, #1
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
 80006ce:	2b09      	cmp	r3, #9
 80006d0:	ddbb      	ble.n	800064a <main+0x5a>
            }

            // Clear all LEDs after a full cycle
            for (int i = 0; i < NUM_LEDS; i++) {
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	e009      	b.n	80006ec <main+0xfc>
                WS2812_SetColor(i, 0, 0, 0); // Turn off LED
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	b2d8      	uxtb	r0, r3
 80006dc:	2300      	movs	r3, #0
 80006de:	2200      	movs	r2, #0
 80006e0:	2100      	movs	r1, #0
 80006e2:	f7ff fee3 	bl	80004ac <WS2812_SetColor>
            for (int i = 0; i < NUM_LEDS; i++) {
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	3301      	adds	r3, #1
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	2b09      	cmp	r3, #9
 80006f0:	ddf2      	ble.n	80006d8 <main+0xe8>
            }
            WS2812_Refresh();
 80006f2:	f7ff ff19 	bl	8000528 <WS2812_Refresh>
            HAL_Delay((int)(delay * 1000)); // Add a gap before the next cycle
 80006f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80006fa:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000744 <main+0x154>
 80006fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000702:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000706:	ee17 3a90 	vmov	r3, s15
 800070a:	4618      	mov	r0, r3
 800070c:	f000 fb26 	bl	8000d5c <HAL_Delay>
        for (float delay = 1.0; delay >= 0.25; delay /= 2)
 8000710:	ed97 7a05 	vldr	s14, [r7, #20]
 8000714:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800071c:	edc7 7a05 	vstr	s15, [r7, #20]
 8000720:	edd7 7a05 	vldr	s15, [r7, #20]
 8000724:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8000728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800072c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000730:	da88      	bge.n	8000644 <main+0x54>
 8000732:	e783      	b.n	800063c <main+0x4c>
 8000734:	08005c70 	.word	0x08005c70
 8000738:	08005c74 	.word	0x08005c74
 800073c:	08005c78 	.word	0x08005c78
 8000740:	55555556 	.word	0x55555556
 8000744:	447a0000 	.word	0x447a0000

08000748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b09c      	sub	sp, #112	@ 0x70
 800074c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000752:	224c      	movs	r2, #76	@ 0x4c
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f004 ff52 	bl	8005600 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	2220      	movs	r2, #32
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f004 ff4c 	bl	8005600 <memset>

    HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000768:	2002      	movs	r0, #2
 800076a:	f002 fed9 	bl	8003520 <HAL_PWREx_ConfigSupply>
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800076e:	2300      	movs	r3, #0
 8000770:	603b      	str	r3, [r7, #0]
 8000772:	4b28      	ldr	r3, [pc, #160]	@ (8000814 <SystemClock_Config+0xcc>)
 8000774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000776:	4a27      	ldr	r2, [pc, #156]	@ (8000814 <SystemClock_Config+0xcc>)
 8000778:	f023 0301 	bic.w	r3, r3, #1
 800077c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800077e:	4b25      	ldr	r3, [pc, #148]	@ (8000814 <SystemClock_Config+0xcc>)
 8000780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	4b23      	ldr	r3, [pc, #140]	@ (8000818 <SystemClock_Config+0xd0>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000790:	4a21      	ldr	r2, [pc, #132]	@ (8000818 <SystemClock_Config+0xd0>)
 8000792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000796:	6193      	str	r3, [r2, #24]
 8000798:	4b1f      	ldr	r3, [pc, #124]	@ (8000818 <SystemClock_Config+0xd0>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007a0:	603b      	str	r3, [r7, #0]
 80007a2:	683b      	ldr	r3, [r7, #0]

    while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007a4:	bf00      	nop
 80007a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000818 <SystemClock_Config+0xd0>)
 80007a8:	699b      	ldr	r3, [r3, #24]
 80007aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007b2:	d1f8      	bne.n	80007a6 <SystemClock_Config+0x5e>

    RCC_OscInitStruct.OscillatorType       = RCC_OSCILLATORTYPE_HSI;
 80007b4:	2302      	movs	r3, #2
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSIState            = RCC_HSI_DIV1;
 80007b8:	2301      	movs	r3, #1
 80007ba:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007bc:	2340      	movs	r3, #64	@ 0x40
 80007be:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_NONE;
 80007c0:	2300      	movs	r3, #0
 80007c2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80007c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007c8:	4618      	mov	r0, r3
 80007ca:	f002 fee3 	bl	8003594 <HAL_RCC_OscConfig>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <SystemClock_Config+0x90>
        Error_Handler();
 80007d4:	f000 f822 	bl	800081c <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d8:	233f      	movs	r3, #63	@ 0x3f
 80007da:	607b      	str	r3, [r7, #4]
                                     |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                                     |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSI;
 80007dc:	2300      	movs	r3, #0
 80007de:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKDivider  = RCC_SYSCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	2101      	movs	r1, #1
 80007fc:	4618      	mov	r0, r3
 80007fe:	f003 fb23 	bl	8003e48 <HAL_RCC_ClockConfig>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <SystemClock_Config+0xc4>
        Error_Handler();
 8000808:	f000 f808 	bl	800081c <Error_Handler>
    }
}
 800080c:	bf00      	nop
 800080e:	3770      	adds	r7, #112	@ 0x70
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	58000400 	.word	0x58000400
 8000818:	58024800 	.word	0x58024800

0800081c <Error_Handler>:

/**
  * @brief Error handler
  */
void Error_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
    // Infinite loop
    while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <Error_Handler+0x4>

08000824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082a:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <HAL_MspInit+0x30>)
 800082c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000830:	4a08      	ldr	r2, [pc, #32]	@ (8000854 <HAL_MspInit+0x30>)
 8000832:	f043 0302 	orr.w	r3, r3, #2
 8000836:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800083a:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <HAL_MspInit+0x30>)
 800083c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000840:	f003 0302 	and.w	r3, r3, #2
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	58024400 	.word	0x58024400

08000858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <NMI_Handler+0x4>

08000860 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <HardFault_Handler+0x4>

08000868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <MemManage_Handler+0x4>

08000870 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <BusFault_Handler+0x4>

08000878 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <UsageFault_Handler+0x4>

08000880 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000884:	bf00      	nop
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr

0800088e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800088e:	b480      	push	{r7}
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008aa:	b580      	push	{r7, lr}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ae:	f000 fa35 	bl	8000d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80008bc:	4802      	ldr	r0, [pc, #8]	@ (80008c8 <DMA1_Stream0_IRQHandler+0x10>)
 80008be:	f001 f953 	bl	8001b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	24001a38 	.word	0x24001a38

080008cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80008d0:	4b37      	ldr	r3, [pc, #220]	@ (80009b0 <SystemInit+0xe4>)
 80008d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008d6:	4a36      	ldr	r2, [pc, #216]	@ (80009b0 <SystemInit+0xe4>)
 80008d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008e0:	4b34      	ldr	r3, [pc, #208]	@ (80009b4 <SystemInit+0xe8>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f003 030f 	and.w	r3, r3, #15
 80008e8:	2b06      	cmp	r3, #6
 80008ea:	d807      	bhi.n	80008fc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80008ec:	4b31      	ldr	r3, [pc, #196]	@ (80009b4 <SystemInit+0xe8>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f023 030f 	bic.w	r3, r3, #15
 80008f4:	4a2f      	ldr	r2, [pc, #188]	@ (80009b4 <SystemInit+0xe8>)
 80008f6:	f043 0307 	orr.w	r3, r3, #7
 80008fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80008fc:	4b2e      	ldr	r3, [pc, #184]	@ (80009b8 <SystemInit+0xec>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a2d      	ldr	r2, [pc, #180]	@ (80009b8 <SystemInit+0xec>)
 8000902:	f043 0301 	orr.w	r3, r3, #1
 8000906:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000908:	4b2b      	ldr	r3, [pc, #172]	@ (80009b8 <SystemInit+0xec>)
 800090a:	2200      	movs	r2, #0
 800090c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800090e:	4b2a      	ldr	r3, [pc, #168]	@ (80009b8 <SystemInit+0xec>)
 8000910:	681a      	ldr	r2, [r3, #0]
 8000912:	4929      	ldr	r1, [pc, #164]	@ (80009b8 <SystemInit+0xec>)
 8000914:	4b29      	ldr	r3, [pc, #164]	@ (80009bc <SystemInit+0xf0>)
 8000916:	4013      	ands	r3, r2
 8000918:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800091a:	4b26      	ldr	r3, [pc, #152]	@ (80009b4 <SystemInit+0xe8>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f003 0308 	and.w	r3, r3, #8
 8000922:	2b00      	cmp	r3, #0
 8000924:	d007      	beq.n	8000936 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000926:	4b23      	ldr	r3, [pc, #140]	@ (80009b4 <SystemInit+0xe8>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f023 030f 	bic.w	r3, r3, #15
 800092e:	4a21      	ldr	r2, [pc, #132]	@ (80009b4 <SystemInit+0xe8>)
 8000930:	f043 0307 	orr.w	r3, r3, #7
 8000934:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000936:	4b20      	ldr	r3, [pc, #128]	@ (80009b8 <SystemInit+0xec>)
 8000938:	2200      	movs	r2, #0
 800093a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800093c:	4b1e      	ldr	r3, [pc, #120]	@ (80009b8 <SystemInit+0xec>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <SystemInit+0xec>)
 8000944:	2200      	movs	r2, #0
 8000946:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000948:	4b1b      	ldr	r3, [pc, #108]	@ (80009b8 <SystemInit+0xec>)
 800094a:	4a1d      	ldr	r2, [pc, #116]	@ (80009c0 <SystemInit+0xf4>)
 800094c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800094e:	4b1a      	ldr	r3, [pc, #104]	@ (80009b8 <SystemInit+0xec>)
 8000950:	4a1c      	ldr	r2, [pc, #112]	@ (80009c4 <SystemInit+0xf8>)
 8000952:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000954:	4b18      	ldr	r3, [pc, #96]	@ (80009b8 <SystemInit+0xec>)
 8000956:	4a1c      	ldr	r2, [pc, #112]	@ (80009c8 <SystemInit+0xfc>)
 8000958:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800095a:	4b17      	ldr	r3, [pc, #92]	@ (80009b8 <SystemInit+0xec>)
 800095c:	2200      	movs	r2, #0
 800095e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000960:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <SystemInit+0xec>)
 8000962:	4a19      	ldr	r2, [pc, #100]	@ (80009c8 <SystemInit+0xfc>)
 8000964:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000966:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <SystemInit+0xec>)
 8000968:	2200      	movs	r2, #0
 800096a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800096c:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <SystemInit+0xec>)
 800096e:	4a16      	ldr	r2, [pc, #88]	@ (80009c8 <SystemInit+0xfc>)
 8000970:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <SystemInit+0xec>)
 8000974:	2200      	movs	r2, #0
 8000976:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000978:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <SystemInit+0xec>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a0e      	ldr	r2, [pc, #56]	@ (80009b8 <SystemInit+0xec>)
 800097e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000982:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <SystemInit+0xec>)
 8000986:	2200      	movs	r2, #0
 8000988:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800098a:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <SystemInit+0x100>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	4b10      	ldr	r3, [pc, #64]	@ (80009d0 <SystemInit+0x104>)
 8000990:	4013      	ands	r3, r2
 8000992:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000996:	d202      	bcs.n	800099e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000998:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <SystemInit+0x108>)
 800099a:	2201      	movs	r2, #1
 800099c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800099e:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <SystemInit+0x10c>)
 80009a0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80009a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr
 80009b0:	e000ed00 	.word	0xe000ed00
 80009b4:	52002000 	.word	0x52002000
 80009b8:	58024400 	.word	0x58024400
 80009bc:	eaf6ed7f 	.word	0xeaf6ed7f
 80009c0:	02020200 	.word	0x02020200
 80009c4:	01ff0000 	.word	0x01ff0000
 80009c8:	01010280 	.word	0x01010280
 80009cc:	5c001000 	.word	0x5c001000
 80009d0:	ffff0000 	.word	0xffff0000
 80009d4:	51008108 	.word	0x51008108
 80009d8:	52004000 	.word	0x52004000

080009dc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80009e0:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <ExitRun0Mode+0x2c>)
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	4a08      	ldr	r2, [pc, #32]	@ (8000a08 <ExitRun0Mode+0x2c>)
 80009e6:	f043 0302 	orr.w	r3, r3, #2
 80009ea:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80009ec:	bf00      	nop
 80009ee:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <ExitRun0Mode+0x2c>)
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d0f9      	beq.n	80009ee <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80009fa:	bf00      	nop
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	58024800 	.word	0x58024800

08000a0c <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim4_ch3;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a1e:	463b      	mov	r3, r7
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
 8000a2c:	615a      	str	r2, [r3, #20]
 8000a2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a30:	4b21      	ldr	r3, [pc, #132]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a32:	4a22      	ldr	r2, [pc, #136]	@ (8000abc <MX_TIM4_Init+0xb0>)
 8000a34:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5;
 8000a36:	4b20      	ldr	r3, [pc, #128]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a38:	2205      	movs	r2, #5
 8000a3a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 14;
 8000a42:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a44:	220e      	movs	r2, #14
 8000a46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000a54:	4818      	ldr	r0, [pc, #96]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a56:	f003 fd27 	bl	80044a8 <HAL_TIM_PWM_Init>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000a60:	f7ff fedc 	bl	800081c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a6c:	f107 031c 	add.w	r3, r7, #28
 8000a70:	4619      	mov	r1, r3
 8000a72:	4811      	ldr	r0, [pc, #68]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a74:	f004 fd36 	bl	80054e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000a7e:	f7ff fecd 	bl	800081c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a82:	2360      	movs	r3, #96	@ 0x60
 8000a84:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a92:	463b      	mov	r3, r7
 8000a94:	2208      	movs	r2, #8
 8000a96:	4619      	mov	r1, r3
 8000a98:	4807      	ldr	r0, [pc, #28]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000a9a:	f003 ff83 	bl	80049a4 <HAL_TIM_PWM_ConfigChannel>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000aa4:	f7ff feba 	bl	800081c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000aa8:	4803      	ldr	r0, [pc, #12]	@ (8000ab8 <MX_TIM4_Init+0xac>)
 8000aaa:	f000 f85d 	bl	8000b68 <HAL_TIM_MspPostInit>

}
 8000aae:	bf00      	nop
 8000ab0:	3728      	adds	r7, #40	@ 0x28
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	240019ec 	.word	0x240019ec
 8000abc:	40000800 	.word	0x40000800

08000ac0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a22      	ldr	r2, [pc, #136]	@ (8000b58 <HAL_TIM_PWM_MspInit+0x98>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d13e      	bne.n	8000b50 <HAL_TIM_PWM_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ad2:	4b22      	ldr	r3, [pc, #136]	@ (8000b5c <HAL_TIM_PWM_MspInit+0x9c>)
 8000ad4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ad8:	4a20      	ldr	r2, [pc, #128]	@ (8000b5c <HAL_TIM_PWM_MspInit+0x9c>)
 8000ada:	f043 0304 	orr.w	r3, r3, #4
 8000ade:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b5c <HAL_TIM_PWM_MspInit+0x9c>)
 8000ae4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ae8:	f003 0304 	and.w	r3, r3, #4
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 8000af0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000af2:	4a1c      	ldr	r2, [pc, #112]	@ (8000b64 <HAL_TIM_PWM_MspInit+0xa4>)
 8000af4:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8000af6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000af8:	221f      	movs	r2, #31
 8000afa:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000afc:	4b18      	ldr	r3, [pc, #96]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000afe:	2240      	movs	r2, #64	@ 0x40
 8000b00:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b02:	4b17      	ldr	r3, [pc, #92]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000b08:	4b15      	ldr	r3, [pc, #84]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b0e:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b10:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b16:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b18:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b1e:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8000b20:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b28:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b2c:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8000b34:	480a      	ldr	r0, [pc, #40]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b36:	f000 fa51 	bl	8000fdc <HAL_DMA_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <HAL_TIM_PWM_MspInit+0x84>
    {
      Error_Handler();
 8000b40:	f7ff fe6c 	bl	800081c <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a06      	ldr	r2, [pc, #24]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b48:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b4a:	4a05      	ldr	r2, [pc, #20]	@ (8000b60 <HAL_TIM_PWM_MspInit+0xa0>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000b50:	bf00      	nop
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40000800 	.word	0x40000800
 8000b5c:	58024400 	.word	0x58024400
 8000b60:	24001a38 	.word	0x24001a38
 8000b64:	40020010 	.word	0x40020010

08000b68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 030c 	add.w	r3, r7, #12
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a13      	ldr	r2, [pc, #76]	@ (8000bd4 <HAL_TIM_MspPostInit+0x6c>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d11f      	bne.n	8000bca <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b8a:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <HAL_TIM_MspPostInit+0x70>)
 8000b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b90:	4a11      	ldr	r2, [pc, #68]	@ (8000bd8 <HAL_TIM_MspPostInit+0x70>)
 8000b92:	f043 0308 	orr.w	r3, r3, #8
 8000b96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <HAL_TIM_MspPostInit+0x70>)
 8000b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba0:	f003 0308 	and.w	r3, r3, #8
 8000ba4:	60bb      	str	r3, [r7, #8]
 8000ba6:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ba8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bbe:	f107 030c 	add.w	r3, r7, #12
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <HAL_TIM_MspPostInit+0x74>)
 8000bc6:	f002 fae1 	bl	800318c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000bca:	bf00      	nop
 8000bcc:	3720      	adds	r7, #32
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40000800 	.word	0x40000800
 8000bd8:	58024400 	.word	0x58024400
 8000bdc:	58020c00 	.word	0x58020c00

08000be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000be0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000c1c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000be4:	f7ff fefa 	bl	80009dc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000be8:	f7ff fe70 	bl	80008cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bec:	480c      	ldr	r0, [pc, #48]	@ (8000c20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bee:	490d      	ldr	r1, [pc, #52]	@ (8000c24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf4:	e002      	b.n	8000bfc <LoopCopyDataInit>

08000bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bfa:	3304      	adds	r3, #4

08000bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c00:	d3f9      	bcc.n	8000bf6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c02:	4a0a      	ldr	r2, [pc, #40]	@ (8000c2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c04:	4c0a      	ldr	r4, [pc, #40]	@ (8000c30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c08:	e001      	b.n	8000c0e <LoopFillZerobss>

08000c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c0c:	3204      	adds	r2, #4

08000c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c10:	d3fb      	bcc.n	8000c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c12:	f004 fd03 	bl	800561c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c16:	f7ff fceb 	bl	80005f0 <main>
  bx  lr
 8000c1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c1c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000c20:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000c24:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8000c28:	08007558 	.word	0x08007558
  ldr r2, =_sbss
 8000c2c:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8000c30:	24001bec 	.word	0x24001bec

08000c34 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c34:	e7fe      	b.n	8000c34 <ADC3_IRQHandler>
	...

08000c38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c3e:	2003      	movs	r0, #3
 8000c40:	f000 f98c 	bl	8000f5c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000c44:	f003 fab6 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8000c48:	4602      	mov	r2, r0
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <HAL_Init+0x68>)
 8000c4c:	699b      	ldr	r3, [r3, #24]
 8000c4e:	0a1b      	lsrs	r3, r3, #8
 8000c50:	f003 030f 	and.w	r3, r3, #15
 8000c54:	4913      	ldr	r1, [pc, #76]	@ (8000ca4 <HAL_Init+0x6c>)
 8000c56:	5ccb      	ldrb	r3, [r1, r3]
 8000c58:	f003 031f 	and.w	r3, r3, #31
 8000c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8000c60:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca0 <HAL_Init+0x68>)
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	f003 030f 	and.w	r3, r3, #15
 8000c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca4 <HAL_Init+0x6c>)
 8000c6c:	5cd3      	ldrb	r3, [r2, r3]
 8000c6e:	f003 031f 	and.w	r3, r3, #31
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	fa22 f303 	lsr.w	r3, r2, r3
 8000c78:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca8 <HAL_Init+0x70>)
 8000c7a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000c7c:	4a0b      	ldr	r2, [pc, #44]	@ (8000cac <HAL_Init+0x74>)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c82:	2000      	movs	r0, #0
 8000c84:	f000 f814 	bl	8000cb0 <HAL_InitTick>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e002      	b.n	8000c98 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c92:	f7ff fdc7 	bl	8000824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	58024400 	.word	0x58024400
 8000ca4:	08005c7c 	.word	0x08005c7c
 8000ca8:	24000004 	.word	0x24000004
 8000cac:	24000000 	.word	0x24000000

08000cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000cb8:	4b15      	ldr	r3, [pc, #84]	@ (8000d10 <HAL_InitTick+0x60>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d101      	bne.n	8000cc4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	e021      	b.n	8000d08 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000cc4:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <HAL_InitTick+0x64>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <HAL_InitTick+0x60>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f000 f971 	bl	8000fc2 <HAL_SYSTICK_Config>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e00e      	b.n	8000d08 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2b0f      	cmp	r3, #15
 8000cee:	d80a      	bhi.n	8000d06 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	6879      	ldr	r1, [r7, #4]
 8000cf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cf8:	f000 f93b 	bl	8000f72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cfc:	4a06      	ldr	r2, [pc, #24]	@ (8000d18 <HAL_InitTick+0x68>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d02:	2300      	movs	r3, #0
 8000d04:	e000      	b.n	8000d08 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	2400000c 	.word	0x2400000c
 8000d14:	24000000 	.word	0x24000000
 8000d18:	24000008 	.word	0x24000008

08000d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <HAL_IncTick+0x20>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	461a      	mov	r2, r3
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_IncTick+0x24>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	4a04      	ldr	r2, [pc, #16]	@ (8000d40 <HAL_IncTick+0x24>)
 8000d2e:	6013      	str	r3, [r2, #0]
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	2400000c 	.word	0x2400000c
 8000d40:	24001ab0 	.word	0x24001ab0

08000d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return uwTick;
 8000d48:	4b03      	ldr	r3, [pc, #12]	@ (8000d58 <HAL_GetTick+0x14>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	24001ab0 	.word	0x24001ab0

08000d5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d64:	f7ff ffee 	bl	8000d44 <HAL_GetTick>
 8000d68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000d74:	d005      	beq.n	8000d82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d76:	4b0a      	ldr	r3, [pc, #40]	@ (8000da0 <HAL_Delay+0x44>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	4413      	add	r3, r2
 8000d80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d82:	bf00      	nop
 8000d84:	f7ff ffde 	bl	8000d44 <HAL_GetTick>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d8f7      	bhi.n	8000d84 <HAL_Delay+0x28>
  {
  }
}
 8000d94:	bf00      	nop
 8000d96:	bf00      	nop
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	2400000c 	.word	0x2400000c

08000da4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000da8:	4b03      	ldr	r3, [pc, #12]	@ (8000db8 <HAL_GetREVID+0x14>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	0c1b      	lsrs	r3, r3, #16
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	5c001000 	.word	0x5c001000

08000dbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f003 0307 	and.w	r3, r3, #7
 8000dca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <__NVIC_SetPriorityGrouping+0x40>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <__NVIC_SetPriorityGrouping+0x44>)
 8000de6:	4313      	orrs	r3, r2
 8000de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dea:	4a04      	ldr	r2, [pc, #16]	@ (8000dfc <__NVIC_SetPriorityGrouping+0x40>)
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	60d3      	str	r3, [r2, #12]
}
 8000df0:	bf00      	nop
 8000df2:	3714      	adds	r7, #20
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000ed00 	.word	0xe000ed00
 8000e00:	05fa0000 	.word	0x05fa0000

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4907      	ldr	r1, [pc, #28]	@ (8000e58 <__NVIC_EnableIRQ+0x38>)
 8000e3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000e100 	.word	0xe000e100

08000e5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	6039      	str	r1, [r7, #0]
 8000e66:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	db0a      	blt.n	8000e86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	b2da      	uxtb	r2, r3
 8000e74:	490c      	ldr	r1, [pc, #48]	@ (8000ea8 <__NVIC_SetPriority+0x4c>)
 8000e76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e7a:	0112      	lsls	r2, r2, #4
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	440b      	add	r3, r1
 8000e80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e84:	e00a      	b.n	8000e9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	4908      	ldr	r1, [pc, #32]	@ (8000eac <__NVIC_SetPriority+0x50>)
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	f003 030f 	and.w	r3, r3, #15
 8000e92:	3b04      	subs	r3, #4
 8000e94:	0112      	lsls	r2, r2, #4
 8000e96:	b2d2      	uxtb	r2, r2
 8000e98:	440b      	add	r3, r1
 8000e9a:	761a      	strb	r2, [r3, #24]
}
 8000e9c:	bf00      	nop
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000e100 	.word	0xe000e100
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b089      	sub	sp, #36	@ 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	f1c3 0307 	rsb	r3, r3, #7
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	bf28      	it	cs
 8000ece:	2304      	movcs	r3, #4
 8000ed0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	3304      	adds	r3, #4
 8000ed6:	2b06      	cmp	r3, #6
 8000ed8:	d902      	bls.n	8000ee0 <NVIC_EncodePriority+0x30>
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	3b03      	subs	r3, #3
 8000ede:	e000      	b.n	8000ee2 <NVIC_EncodePriority+0x32>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43da      	mvns	r2, r3
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	fa01 f303 	lsl.w	r3, r1, r3
 8000f02:	43d9      	mvns	r1, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f08:	4313      	orrs	r3, r2
         );
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3724      	adds	r7, #36	@ 0x24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
	...

08000f18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f28:	d301      	bcc.n	8000f2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e00f      	b.n	8000f4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f58 <SysTick_Config+0x40>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	3b01      	subs	r3, #1
 8000f34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f36:	210f      	movs	r1, #15
 8000f38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f3c:	f7ff ff8e 	bl	8000e5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f40:	4b05      	ldr	r3, [pc, #20]	@ (8000f58 <SysTick_Config+0x40>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f46:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <SysTick_Config+0x40>)
 8000f48:	2207      	movs	r2, #7
 8000f4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	e000e010 	.word	0xe000e010

08000f5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff ff29 	bl	8000dbc <__NVIC_SetPriorityGrouping>
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b086      	sub	sp, #24
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	4603      	mov	r3, r0
 8000f7a:	60b9      	str	r1, [r7, #8]
 8000f7c:	607a      	str	r2, [r7, #4]
 8000f7e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f80:	f7ff ff40 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8000f84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	68b9      	ldr	r1, [r7, #8]
 8000f8a:	6978      	ldr	r0, [r7, #20]
 8000f8c:	f7ff ff90 	bl	8000eb0 <NVIC_EncodePriority>
 8000f90:	4602      	mov	r2, r0
 8000f92:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f96:	4611      	mov	r1, r2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff5f 	bl	8000e5c <__NVIC_SetPriority>
}
 8000f9e:	bf00      	nop
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	4603      	mov	r3, r0
 8000fae:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ff33 	bl	8000e20 <__NVIC_EnableIRQ>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b082      	sub	sp, #8
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff ffa4 	bl	8000f18 <SysTick_Config>
 8000fd0:	4603      	mov	r3, r0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000fe4:	f7ff feae 	bl	8000d44 <HAL_GetTick>
 8000fe8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d101      	bne.n	8000ff4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e316      	b.n	8001622 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a66      	ldr	r2, [pc, #408]	@ (8001194 <HAL_DMA_Init+0x1b8>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d04a      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a65      	ldr	r2, [pc, #404]	@ (8001198 <HAL_DMA_Init+0x1bc>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d045      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a63      	ldr	r2, [pc, #396]	@ (800119c <HAL_DMA_Init+0x1c0>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d040      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a62      	ldr	r2, [pc, #392]	@ (80011a0 <HAL_DMA_Init+0x1c4>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d03b      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a60      	ldr	r2, [pc, #384]	@ (80011a4 <HAL_DMA_Init+0x1c8>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d036      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a5f      	ldr	r2, [pc, #380]	@ (80011a8 <HAL_DMA_Init+0x1cc>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d031      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a5d      	ldr	r2, [pc, #372]	@ (80011ac <HAL_DMA_Init+0x1d0>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d02c      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a5c      	ldr	r2, [pc, #368]	@ (80011b0 <HAL_DMA_Init+0x1d4>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d027      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a5a      	ldr	r2, [pc, #360]	@ (80011b4 <HAL_DMA_Init+0x1d8>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d022      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a59      	ldr	r2, [pc, #356]	@ (80011b8 <HAL_DMA_Init+0x1dc>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d01d      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a57      	ldr	r2, [pc, #348]	@ (80011bc <HAL_DMA_Init+0x1e0>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d018      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a56      	ldr	r2, [pc, #344]	@ (80011c0 <HAL_DMA_Init+0x1e4>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d013      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a54      	ldr	r2, [pc, #336]	@ (80011c4 <HAL_DMA_Init+0x1e8>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d00e      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a53      	ldr	r2, [pc, #332]	@ (80011c8 <HAL_DMA_Init+0x1ec>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d009      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a51      	ldr	r2, [pc, #324]	@ (80011cc <HAL_DMA_Init+0x1f0>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d004      	beq.n	8001094 <HAL_DMA_Init+0xb8>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a50      	ldr	r2, [pc, #320]	@ (80011d0 <HAL_DMA_Init+0x1f4>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d101      	bne.n	8001098 <HAL_DMA_Init+0xbc>
 8001094:	2301      	movs	r3, #1
 8001096:	e000      	b.n	800109a <HAL_DMA_Init+0xbe>
 8001098:	2300      	movs	r3, #0
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 813b 	beq.w	8001316 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2202      	movs	r2, #2
 80010a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a37      	ldr	r2, [pc, #220]	@ (8001194 <HAL_DMA_Init+0x1b8>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d04a      	beq.n	8001150 <HAL_DMA_Init+0x174>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a36      	ldr	r2, [pc, #216]	@ (8001198 <HAL_DMA_Init+0x1bc>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d045      	beq.n	8001150 <HAL_DMA_Init+0x174>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a34      	ldr	r2, [pc, #208]	@ (800119c <HAL_DMA_Init+0x1c0>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d040      	beq.n	8001150 <HAL_DMA_Init+0x174>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a33      	ldr	r2, [pc, #204]	@ (80011a0 <HAL_DMA_Init+0x1c4>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d03b      	beq.n	8001150 <HAL_DMA_Init+0x174>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a31      	ldr	r2, [pc, #196]	@ (80011a4 <HAL_DMA_Init+0x1c8>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d036      	beq.n	8001150 <HAL_DMA_Init+0x174>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a30      	ldr	r2, [pc, #192]	@ (80011a8 <HAL_DMA_Init+0x1cc>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d031      	beq.n	8001150 <HAL_DMA_Init+0x174>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a2e      	ldr	r2, [pc, #184]	@ (80011ac <HAL_DMA_Init+0x1d0>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d02c      	beq.n	8001150 <HAL_DMA_Init+0x174>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a2d      	ldr	r2, [pc, #180]	@ (80011b0 <HAL_DMA_Init+0x1d4>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d027      	beq.n	8001150 <HAL_DMA_Init+0x174>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a2b      	ldr	r2, [pc, #172]	@ (80011b4 <HAL_DMA_Init+0x1d8>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d022      	beq.n	8001150 <HAL_DMA_Init+0x174>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a2a      	ldr	r2, [pc, #168]	@ (80011b8 <HAL_DMA_Init+0x1dc>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d01d      	beq.n	8001150 <HAL_DMA_Init+0x174>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a28      	ldr	r2, [pc, #160]	@ (80011bc <HAL_DMA_Init+0x1e0>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d018      	beq.n	8001150 <HAL_DMA_Init+0x174>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a27      	ldr	r2, [pc, #156]	@ (80011c0 <HAL_DMA_Init+0x1e4>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d013      	beq.n	8001150 <HAL_DMA_Init+0x174>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a25      	ldr	r2, [pc, #148]	@ (80011c4 <HAL_DMA_Init+0x1e8>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d00e      	beq.n	8001150 <HAL_DMA_Init+0x174>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a24      	ldr	r2, [pc, #144]	@ (80011c8 <HAL_DMA_Init+0x1ec>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d009      	beq.n	8001150 <HAL_DMA_Init+0x174>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a22      	ldr	r2, [pc, #136]	@ (80011cc <HAL_DMA_Init+0x1f0>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d004      	beq.n	8001150 <HAL_DMA_Init+0x174>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a21      	ldr	r2, [pc, #132]	@ (80011d0 <HAL_DMA_Init+0x1f4>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d108      	bne.n	8001162 <HAL_DMA_Init+0x186>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f022 0201 	bic.w	r2, r2, #1
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	e007      	b.n	8001172 <HAL_DMA_Init+0x196>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f022 0201 	bic.w	r2, r2, #1
 8001170:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001172:	e02f      	b.n	80011d4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001174:	f7ff fde6 	bl	8000d44 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2b05      	cmp	r3, #5
 8001180:	d928      	bls.n	80011d4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2220      	movs	r2, #32
 8001186:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2203      	movs	r2, #3
 800118c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e246      	b.n	8001622 <HAL_DMA_Init+0x646>
 8001194:	40020010 	.word	0x40020010
 8001198:	40020028 	.word	0x40020028
 800119c:	40020040 	.word	0x40020040
 80011a0:	40020058 	.word	0x40020058
 80011a4:	40020070 	.word	0x40020070
 80011a8:	40020088 	.word	0x40020088
 80011ac:	400200a0 	.word	0x400200a0
 80011b0:	400200b8 	.word	0x400200b8
 80011b4:	40020410 	.word	0x40020410
 80011b8:	40020428 	.word	0x40020428
 80011bc:	40020440 	.word	0x40020440
 80011c0:	40020458 	.word	0x40020458
 80011c4:	40020470 	.word	0x40020470
 80011c8:	40020488 	.word	0x40020488
 80011cc:	400204a0 	.word	0x400204a0
 80011d0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1c8      	bne.n	8001174 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4b83      	ldr	r3, [pc, #524]	@ (80013fc <HAL_DMA_Init+0x420>)
 80011ee:	4013      	ands	r3, r2
 80011f0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80011fa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001206:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001212:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	4313      	orrs	r3, r2
 800121e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001224:	2b04      	cmp	r3, #4
 8001226:	d107      	bne.n	8001238 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001230:	4313      	orrs	r3, r2
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	4313      	orrs	r3, r2
 8001236:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001238:	4b71      	ldr	r3, [pc, #452]	@ (8001400 <HAL_DMA_Init+0x424>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b71      	ldr	r3, [pc, #452]	@ (8001404 <HAL_DMA_Init+0x428>)
 800123e:	4013      	ands	r3, r2
 8001240:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001244:	d328      	bcc.n	8001298 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b28      	cmp	r3, #40	@ 0x28
 800124c:	d903      	bls.n	8001256 <HAL_DMA_Init+0x27a>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	2b2e      	cmp	r3, #46	@ 0x2e
 8001254:	d917      	bls.n	8001286 <HAL_DMA_Init+0x2aa>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	2b3e      	cmp	r3, #62	@ 0x3e
 800125c:	d903      	bls.n	8001266 <HAL_DMA_Init+0x28a>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2b42      	cmp	r3, #66	@ 0x42
 8001264:	d90f      	bls.n	8001286 <HAL_DMA_Init+0x2aa>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	2b46      	cmp	r3, #70	@ 0x46
 800126c:	d903      	bls.n	8001276 <HAL_DMA_Init+0x29a>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	2b48      	cmp	r3, #72	@ 0x48
 8001274:	d907      	bls.n	8001286 <HAL_DMA_Init+0x2aa>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2b4e      	cmp	r3, #78	@ 0x4e
 800127c:	d905      	bls.n	800128a <HAL_DMA_Init+0x2ae>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	2b52      	cmp	r3, #82	@ 0x52
 8001284:	d801      	bhi.n	800128a <HAL_DMA_Init+0x2ae>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <HAL_DMA_Init+0x2b0>
 800128a:	2300      	movs	r3, #0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d003      	beq.n	8001298 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001296:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	695b      	ldr	r3, [r3, #20]
 80012a6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	f023 0307 	bic.w	r3, r3, #7
 80012ae:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b4:	697a      	ldr	r2, [r7, #20]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012be:	2b04      	cmp	r3, #4
 80012c0:	d117      	bne.n	80012f2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00e      	beq.n	80012f2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f001 fdcf 	bl	8002e78 <DMA_CheckFifoParam>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d008      	beq.n	80012f2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2240      	movs	r2, #64	@ 0x40
 80012e4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2201      	movs	r2, #1
 80012ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e197      	b.n	8001622 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f001 fd0a 	bl	8002d14 <DMA_CalcBaseAndBitshift>
 8001300:	4603      	mov	r3, r0
 8001302:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001308:	f003 031f 	and.w	r3, r3, #31
 800130c:	223f      	movs	r2, #63	@ 0x3f
 800130e:	409a      	lsls	r2, r3
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	e0cd      	b.n	80014b2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a3b      	ldr	r2, [pc, #236]	@ (8001408 <HAL_DMA_Init+0x42c>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d022      	beq.n	8001366 <HAL_DMA_Init+0x38a>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a39      	ldr	r2, [pc, #228]	@ (800140c <HAL_DMA_Init+0x430>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d01d      	beq.n	8001366 <HAL_DMA_Init+0x38a>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a38      	ldr	r2, [pc, #224]	@ (8001410 <HAL_DMA_Init+0x434>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d018      	beq.n	8001366 <HAL_DMA_Init+0x38a>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a36      	ldr	r2, [pc, #216]	@ (8001414 <HAL_DMA_Init+0x438>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d013      	beq.n	8001366 <HAL_DMA_Init+0x38a>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a35      	ldr	r2, [pc, #212]	@ (8001418 <HAL_DMA_Init+0x43c>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d00e      	beq.n	8001366 <HAL_DMA_Init+0x38a>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a33      	ldr	r2, [pc, #204]	@ (800141c <HAL_DMA_Init+0x440>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d009      	beq.n	8001366 <HAL_DMA_Init+0x38a>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a32      	ldr	r2, [pc, #200]	@ (8001420 <HAL_DMA_Init+0x444>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d004      	beq.n	8001366 <HAL_DMA_Init+0x38a>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a30      	ldr	r2, [pc, #192]	@ (8001424 <HAL_DMA_Init+0x448>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d101      	bne.n	800136a <HAL_DMA_Init+0x38e>
 8001366:	2301      	movs	r3, #1
 8001368:	e000      	b.n	800136c <HAL_DMA_Init+0x390>
 800136a:	2300      	movs	r3, #0
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 8097 	beq.w	80014a0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a24      	ldr	r2, [pc, #144]	@ (8001408 <HAL_DMA_Init+0x42c>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d021      	beq.n	80013c0 <HAL_DMA_Init+0x3e4>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a22      	ldr	r2, [pc, #136]	@ (800140c <HAL_DMA_Init+0x430>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d01c      	beq.n	80013c0 <HAL_DMA_Init+0x3e4>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a21      	ldr	r2, [pc, #132]	@ (8001410 <HAL_DMA_Init+0x434>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d017      	beq.n	80013c0 <HAL_DMA_Init+0x3e4>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a1f      	ldr	r2, [pc, #124]	@ (8001414 <HAL_DMA_Init+0x438>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d012      	beq.n	80013c0 <HAL_DMA_Init+0x3e4>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a1e      	ldr	r2, [pc, #120]	@ (8001418 <HAL_DMA_Init+0x43c>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d00d      	beq.n	80013c0 <HAL_DMA_Init+0x3e4>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a1c      	ldr	r2, [pc, #112]	@ (800141c <HAL_DMA_Init+0x440>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d008      	beq.n	80013c0 <HAL_DMA_Init+0x3e4>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001420 <HAL_DMA_Init+0x444>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d003      	beq.n	80013c0 <HAL_DMA_Init+0x3e4>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a19      	ldr	r2, [pc, #100]	@ (8001424 <HAL_DMA_Init+0x448>)
 80013be:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2202      	movs	r2, #2
 80013c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80013d8:	697a      	ldr	r2, [r7, #20]
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <HAL_DMA_Init+0x44c>)
 80013dc:	4013      	ands	r3, r2
 80013de:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	2b40      	cmp	r3, #64	@ 0x40
 80013e6:	d021      	beq.n	800142c <HAL_DMA_Init+0x450>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	2b80      	cmp	r3, #128	@ 0x80
 80013ee:	d102      	bne.n	80013f6 <HAL_DMA_Init+0x41a>
 80013f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013f4:	e01b      	b.n	800142e <HAL_DMA_Init+0x452>
 80013f6:	2300      	movs	r3, #0
 80013f8:	e019      	b.n	800142e <HAL_DMA_Init+0x452>
 80013fa:	bf00      	nop
 80013fc:	fe10803f 	.word	0xfe10803f
 8001400:	5c001000 	.word	0x5c001000
 8001404:	ffff0000 	.word	0xffff0000
 8001408:	58025408 	.word	0x58025408
 800140c:	5802541c 	.word	0x5802541c
 8001410:	58025430 	.word	0x58025430
 8001414:	58025444 	.word	0x58025444
 8001418:	58025458 	.word	0x58025458
 800141c:	5802546c 	.word	0x5802546c
 8001420:	58025480 	.word	0x58025480
 8001424:	58025494 	.word	0x58025494
 8001428:	fffe000f 	.word	0xfffe000f
 800142c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	68d2      	ldr	r2, [r2, #12]
 8001432:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001434:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800143c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001444:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800144c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001454:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800145c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	4313      	orrs	r3, r2
 8001462:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	697a      	ldr	r2, [r7, #20]
 800146a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	4b6e      	ldr	r3, [pc, #440]	@ (800162c <HAL_DMA_Init+0x650>)
 8001474:	4413      	add	r3, r2
 8001476:	4a6e      	ldr	r2, [pc, #440]	@ (8001630 <HAL_DMA_Init+0x654>)
 8001478:	fba2 2303 	umull	r2, r3, r2, r3
 800147c:	091b      	lsrs	r3, r3, #4
 800147e:	009a      	lsls	r2, r3, #2
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f001 fc45 	bl	8002d14 <DMA_CalcBaseAndBitshift>
 800148a:	4603      	mov	r3, r0
 800148c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001492:	f003 031f 	and.w	r3, r3, #31
 8001496:	2201      	movs	r2, #1
 8001498:	409a      	lsls	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	e008      	b.n	80014b2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2240      	movs	r2, #64	@ 0x40
 80014a4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2203      	movs	r2, #3
 80014aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e0b7      	b.n	8001622 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a5f      	ldr	r2, [pc, #380]	@ (8001634 <HAL_DMA_Init+0x658>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d072      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a5d      	ldr	r2, [pc, #372]	@ (8001638 <HAL_DMA_Init+0x65c>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d06d      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a5c      	ldr	r2, [pc, #368]	@ (800163c <HAL_DMA_Init+0x660>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d068      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a5a      	ldr	r2, [pc, #360]	@ (8001640 <HAL_DMA_Init+0x664>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d063      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a59      	ldr	r2, [pc, #356]	@ (8001644 <HAL_DMA_Init+0x668>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d05e      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a57      	ldr	r2, [pc, #348]	@ (8001648 <HAL_DMA_Init+0x66c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d059      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a56      	ldr	r2, [pc, #344]	@ (800164c <HAL_DMA_Init+0x670>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d054      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a54      	ldr	r2, [pc, #336]	@ (8001650 <HAL_DMA_Init+0x674>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d04f      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a53      	ldr	r2, [pc, #332]	@ (8001654 <HAL_DMA_Init+0x678>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d04a      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a51      	ldr	r2, [pc, #324]	@ (8001658 <HAL_DMA_Init+0x67c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d045      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a50      	ldr	r2, [pc, #320]	@ (800165c <HAL_DMA_Init+0x680>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d040      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a4e      	ldr	r2, [pc, #312]	@ (8001660 <HAL_DMA_Init+0x684>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d03b      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a4d      	ldr	r2, [pc, #308]	@ (8001664 <HAL_DMA_Init+0x688>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d036      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a4b      	ldr	r2, [pc, #300]	@ (8001668 <HAL_DMA_Init+0x68c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d031      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a4a      	ldr	r2, [pc, #296]	@ (800166c <HAL_DMA_Init+0x690>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d02c      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a48      	ldr	r2, [pc, #288]	@ (8001670 <HAL_DMA_Init+0x694>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d027      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a47      	ldr	r2, [pc, #284]	@ (8001674 <HAL_DMA_Init+0x698>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d022      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a45      	ldr	r2, [pc, #276]	@ (8001678 <HAL_DMA_Init+0x69c>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d01d      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a44      	ldr	r2, [pc, #272]	@ (800167c <HAL_DMA_Init+0x6a0>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d018      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a42      	ldr	r2, [pc, #264]	@ (8001680 <HAL_DMA_Init+0x6a4>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d013      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a41      	ldr	r2, [pc, #260]	@ (8001684 <HAL_DMA_Init+0x6a8>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d00e      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a3f      	ldr	r2, [pc, #252]	@ (8001688 <HAL_DMA_Init+0x6ac>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d009      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a3e      	ldr	r2, [pc, #248]	@ (800168c <HAL_DMA_Init+0x6b0>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d004      	beq.n	80015a2 <HAL_DMA_Init+0x5c6>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a3c      	ldr	r2, [pc, #240]	@ (8001690 <HAL_DMA_Init+0x6b4>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d101      	bne.n	80015a6 <HAL_DMA_Init+0x5ca>
 80015a2:	2301      	movs	r3, #1
 80015a4:	e000      	b.n	80015a8 <HAL_DMA_Init+0x5cc>
 80015a6:	2300      	movs	r3, #0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d032      	beq.n	8001612 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f001 fcdf 	bl	8002f70 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2b80      	cmp	r3, #128	@ 0x80
 80015b8:	d102      	bne.n	80015c0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015c8:	b2d2      	uxtb	r2, r2
 80015ca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80015d4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d010      	beq.n	8001600 <HAL_DMA_Init+0x624>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d80c      	bhi.n	8001600 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f001 fd5c 	bl	80030a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	e008      	b.n	8001612 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	a7fdabf8 	.word	0xa7fdabf8
 8001630:	cccccccd 	.word	0xcccccccd
 8001634:	40020010 	.word	0x40020010
 8001638:	40020028 	.word	0x40020028
 800163c:	40020040 	.word	0x40020040
 8001640:	40020058 	.word	0x40020058
 8001644:	40020070 	.word	0x40020070
 8001648:	40020088 	.word	0x40020088
 800164c:	400200a0 	.word	0x400200a0
 8001650:	400200b8 	.word	0x400200b8
 8001654:	40020410 	.word	0x40020410
 8001658:	40020428 	.word	0x40020428
 800165c:	40020440 	.word	0x40020440
 8001660:	40020458 	.word	0x40020458
 8001664:	40020470 	.word	0x40020470
 8001668:	40020488 	.word	0x40020488
 800166c:	400204a0 	.word	0x400204a0
 8001670:	400204b8 	.word	0x400204b8
 8001674:	58025408 	.word	0x58025408
 8001678:	5802541c 	.word	0x5802541c
 800167c:	58025430 	.word	0x58025430
 8001680:	58025444 	.word	0x58025444
 8001684:	58025458 	.word	0x58025458
 8001688:	5802546c 	.word	0x5802546c
 800168c:	58025480 	.word	0x58025480
 8001690:	58025494 	.word	0x58025494

08001694 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
 80016a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016a2:	2300      	movs	r3, #0
 80016a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e226      	b.n	8001afe <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d101      	bne.n	80016be <HAL_DMA_Start_IT+0x2a>
 80016ba:	2302      	movs	r3, #2
 80016bc:	e21f      	b.n	8001afe <HAL_DMA_Start_IT+0x46a>
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2201      	movs	r2, #1
 80016c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	f040 820a 	bne.w	8001ae8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2202      	movs	r2, #2
 80016d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2200      	movs	r2, #0
 80016e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a68      	ldr	r2, [pc, #416]	@ (8001888 <HAL_DMA_Start_IT+0x1f4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d04a      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a66      	ldr	r2, [pc, #408]	@ (800188c <HAL_DMA_Start_IT+0x1f8>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d045      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a65      	ldr	r2, [pc, #404]	@ (8001890 <HAL_DMA_Start_IT+0x1fc>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d040      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a63      	ldr	r2, [pc, #396]	@ (8001894 <HAL_DMA_Start_IT+0x200>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d03b      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a62      	ldr	r2, [pc, #392]	@ (8001898 <HAL_DMA_Start_IT+0x204>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d036      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a60      	ldr	r2, [pc, #384]	@ (800189c <HAL_DMA_Start_IT+0x208>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d031      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a5f      	ldr	r2, [pc, #380]	@ (80018a0 <HAL_DMA_Start_IT+0x20c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d02c      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a5d      	ldr	r2, [pc, #372]	@ (80018a4 <HAL_DMA_Start_IT+0x210>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d027      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a5c      	ldr	r2, [pc, #368]	@ (80018a8 <HAL_DMA_Start_IT+0x214>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d022      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a5a      	ldr	r2, [pc, #360]	@ (80018ac <HAL_DMA_Start_IT+0x218>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d01d      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a59      	ldr	r2, [pc, #356]	@ (80018b0 <HAL_DMA_Start_IT+0x21c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d018      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a57      	ldr	r2, [pc, #348]	@ (80018b4 <HAL_DMA_Start_IT+0x220>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d013      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a56      	ldr	r2, [pc, #344]	@ (80018b8 <HAL_DMA_Start_IT+0x224>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d00e      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a54      	ldr	r2, [pc, #336]	@ (80018bc <HAL_DMA_Start_IT+0x228>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d009      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a53      	ldr	r2, [pc, #332]	@ (80018c0 <HAL_DMA_Start_IT+0x22c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d004      	beq.n	8001782 <HAL_DMA_Start_IT+0xee>
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a51      	ldr	r2, [pc, #324]	@ (80018c4 <HAL_DMA_Start_IT+0x230>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d108      	bne.n	8001794 <HAL_DMA_Start_IT+0x100>
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f022 0201 	bic.w	r2, r2, #1
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	e007      	b.n	80017a4 <HAL_DMA_Start_IT+0x110>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f022 0201 	bic.w	r2, r2, #1
 80017a2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	68b9      	ldr	r1, [r7, #8]
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f001 f906 	bl	80029bc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a34      	ldr	r2, [pc, #208]	@ (8001888 <HAL_DMA_Start_IT+0x1f4>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d04a      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a33      	ldr	r2, [pc, #204]	@ (800188c <HAL_DMA_Start_IT+0x1f8>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d045      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a31      	ldr	r2, [pc, #196]	@ (8001890 <HAL_DMA_Start_IT+0x1fc>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d040      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a30      	ldr	r2, [pc, #192]	@ (8001894 <HAL_DMA_Start_IT+0x200>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d03b      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a2e      	ldr	r2, [pc, #184]	@ (8001898 <HAL_DMA_Start_IT+0x204>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d036      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a2d      	ldr	r2, [pc, #180]	@ (800189c <HAL_DMA_Start_IT+0x208>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d031      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a2b      	ldr	r2, [pc, #172]	@ (80018a0 <HAL_DMA_Start_IT+0x20c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d02c      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a2a      	ldr	r2, [pc, #168]	@ (80018a4 <HAL_DMA_Start_IT+0x210>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d027      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a28      	ldr	r2, [pc, #160]	@ (80018a8 <HAL_DMA_Start_IT+0x214>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d022      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a27      	ldr	r2, [pc, #156]	@ (80018ac <HAL_DMA_Start_IT+0x218>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d01d      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a25      	ldr	r2, [pc, #148]	@ (80018b0 <HAL_DMA_Start_IT+0x21c>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d018      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a24      	ldr	r2, [pc, #144]	@ (80018b4 <HAL_DMA_Start_IT+0x220>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d013      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a22      	ldr	r2, [pc, #136]	@ (80018b8 <HAL_DMA_Start_IT+0x224>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d00e      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a21      	ldr	r2, [pc, #132]	@ (80018bc <HAL_DMA_Start_IT+0x228>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d009      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a1f      	ldr	r2, [pc, #124]	@ (80018c0 <HAL_DMA_Start_IT+0x22c>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d004      	beq.n	8001850 <HAL_DMA_Start_IT+0x1bc>
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a1e      	ldr	r2, [pc, #120]	@ (80018c4 <HAL_DMA_Start_IT+0x230>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d101      	bne.n	8001854 <HAL_DMA_Start_IT+0x1c0>
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <HAL_DMA_Start_IT+0x1c2>
 8001854:	2300      	movs	r3, #0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d036      	beq.n	80018c8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f023 021e 	bic.w	r2, r3, #30
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f042 0216 	orr.w	r2, r2, #22
 800186c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	2b00      	cmp	r3, #0
 8001874:	d03e      	beq.n	80018f4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f042 0208 	orr.w	r2, r2, #8
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	e035      	b.n	80018f4 <HAL_DMA_Start_IT+0x260>
 8001888:	40020010 	.word	0x40020010
 800188c:	40020028 	.word	0x40020028
 8001890:	40020040 	.word	0x40020040
 8001894:	40020058 	.word	0x40020058
 8001898:	40020070 	.word	0x40020070
 800189c:	40020088 	.word	0x40020088
 80018a0:	400200a0 	.word	0x400200a0
 80018a4:	400200b8 	.word	0x400200b8
 80018a8:	40020410 	.word	0x40020410
 80018ac:	40020428 	.word	0x40020428
 80018b0:	40020440 	.word	0x40020440
 80018b4:	40020458 	.word	0x40020458
 80018b8:	40020470 	.word	0x40020470
 80018bc:	40020488 	.word	0x40020488
 80018c0:	400204a0 	.word	0x400204a0
 80018c4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 020e 	bic.w	r2, r3, #14
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 020a 	orr.w	r2, r2, #10
 80018da:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d007      	beq.n	80018f4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 0204 	orr.w	r2, r2, #4
 80018f2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a83      	ldr	r2, [pc, #524]	@ (8001b08 <HAL_DMA_Start_IT+0x474>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d072      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a82      	ldr	r2, [pc, #520]	@ (8001b0c <HAL_DMA_Start_IT+0x478>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d06d      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a80      	ldr	r2, [pc, #512]	@ (8001b10 <HAL_DMA_Start_IT+0x47c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d068      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a7f      	ldr	r2, [pc, #508]	@ (8001b14 <HAL_DMA_Start_IT+0x480>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d063      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a7d      	ldr	r2, [pc, #500]	@ (8001b18 <HAL_DMA_Start_IT+0x484>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d05e      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a7c      	ldr	r2, [pc, #496]	@ (8001b1c <HAL_DMA_Start_IT+0x488>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d059      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a7a      	ldr	r2, [pc, #488]	@ (8001b20 <HAL_DMA_Start_IT+0x48c>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d054      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a79      	ldr	r2, [pc, #484]	@ (8001b24 <HAL_DMA_Start_IT+0x490>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d04f      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a77      	ldr	r2, [pc, #476]	@ (8001b28 <HAL_DMA_Start_IT+0x494>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d04a      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a76      	ldr	r2, [pc, #472]	@ (8001b2c <HAL_DMA_Start_IT+0x498>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d045      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a74      	ldr	r2, [pc, #464]	@ (8001b30 <HAL_DMA_Start_IT+0x49c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d040      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a73      	ldr	r2, [pc, #460]	@ (8001b34 <HAL_DMA_Start_IT+0x4a0>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d03b      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a71      	ldr	r2, [pc, #452]	@ (8001b38 <HAL_DMA_Start_IT+0x4a4>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d036      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a70      	ldr	r2, [pc, #448]	@ (8001b3c <HAL_DMA_Start_IT+0x4a8>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d031      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a6e      	ldr	r2, [pc, #440]	@ (8001b40 <HAL_DMA_Start_IT+0x4ac>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d02c      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a6d      	ldr	r2, [pc, #436]	@ (8001b44 <HAL_DMA_Start_IT+0x4b0>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d027      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a6b      	ldr	r2, [pc, #428]	@ (8001b48 <HAL_DMA_Start_IT+0x4b4>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d022      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a6a      	ldr	r2, [pc, #424]	@ (8001b4c <HAL_DMA_Start_IT+0x4b8>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d01d      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a68      	ldr	r2, [pc, #416]	@ (8001b50 <HAL_DMA_Start_IT+0x4bc>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d018      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a67      	ldr	r2, [pc, #412]	@ (8001b54 <HAL_DMA_Start_IT+0x4c0>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d013      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a65      	ldr	r2, [pc, #404]	@ (8001b58 <HAL_DMA_Start_IT+0x4c4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d00e      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a64      	ldr	r2, [pc, #400]	@ (8001b5c <HAL_DMA_Start_IT+0x4c8>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d009      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a62      	ldr	r2, [pc, #392]	@ (8001b60 <HAL_DMA_Start_IT+0x4cc>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d004      	beq.n	80019e4 <HAL_DMA_Start_IT+0x350>
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a61      	ldr	r2, [pc, #388]	@ (8001b64 <HAL_DMA_Start_IT+0x4d0>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d101      	bne.n	80019e8 <HAL_DMA_Start_IT+0x354>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <HAL_DMA_Start_IT+0x356>
 80019e8:	2300      	movs	r3, #0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d01a      	beq.n	8001a24 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d007      	beq.n	8001a0c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a0a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d007      	beq.n	8001a24 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a22:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a37      	ldr	r2, [pc, #220]	@ (8001b08 <HAL_DMA_Start_IT+0x474>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d04a      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a36      	ldr	r2, [pc, #216]	@ (8001b0c <HAL_DMA_Start_IT+0x478>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d045      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a34      	ldr	r2, [pc, #208]	@ (8001b10 <HAL_DMA_Start_IT+0x47c>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d040      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a33      	ldr	r2, [pc, #204]	@ (8001b14 <HAL_DMA_Start_IT+0x480>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d03b      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a31      	ldr	r2, [pc, #196]	@ (8001b18 <HAL_DMA_Start_IT+0x484>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d036      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a30      	ldr	r2, [pc, #192]	@ (8001b1c <HAL_DMA_Start_IT+0x488>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d031      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a2e      	ldr	r2, [pc, #184]	@ (8001b20 <HAL_DMA_Start_IT+0x48c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d02c      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001b24 <HAL_DMA_Start_IT+0x490>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d027      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a2b      	ldr	r2, [pc, #172]	@ (8001b28 <HAL_DMA_Start_IT+0x494>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d022      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a2a      	ldr	r2, [pc, #168]	@ (8001b2c <HAL_DMA_Start_IT+0x498>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d01d      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a28      	ldr	r2, [pc, #160]	@ (8001b30 <HAL_DMA_Start_IT+0x49c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d018      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a27      	ldr	r2, [pc, #156]	@ (8001b34 <HAL_DMA_Start_IT+0x4a0>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d013      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a25      	ldr	r2, [pc, #148]	@ (8001b38 <HAL_DMA_Start_IT+0x4a4>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d00e      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a24      	ldr	r2, [pc, #144]	@ (8001b3c <HAL_DMA_Start_IT+0x4a8>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d009      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a22      	ldr	r2, [pc, #136]	@ (8001b40 <HAL_DMA_Start_IT+0x4ac>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d004      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x430>
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a21      	ldr	r2, [pc, #132]	@ (8001b44 <HAL_DMA_Start_IT+0x4b0>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d108      	bne.n	8001ad6 <HAL_DMA_Start_IT+0x442>
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f042 0201 	orr.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	e012      	b.n	8001afc <HAL_DMA_Start_IT+0x468>
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f042 0201 	orr.w	r2, r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	e009      	b.n	8001afc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001aee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40020010 	.word	0x40020010
 8001b0c:	40020028 	.word	0x40020028
 8001b10:	40020040 	.word	0x40020040
 8001b14:	40020058 	.word	0x40020058
 8001b18:	40020070 	.word	0x40020070
 8001b1c:	40020088 	.word	0x40020088
 8001b20:	400200a0 	.word	0x400200a0
 8001b24:	400200b8 	.word	0x400200b8
 8001b28:	40020410 	.word	0x40020410
 8001b2c:	40020428 	.word	0x40020428
 8001b30:	40020440 	.word	0x40020440
 8001b34:	40020458 	.word	0x40020458
 8001b38:	40020470 	.word	0x40020470
 8001b3c:	40020488 	.word	0x40020488
 8001b40:	400204a0 	.word	0x400204a0
 8001b44:	400204b8 	.word	0x400204b8
 8001b48:	58025408 	.word	0x58025408
 8001b4c:	5802541c 	.word	0x5802541c
 8001b50:	58025430 	.word	0x58025430
 8001b54:	58025444 	.word	0x58025444
 8001b58:	58025458 	.word	0x58025458
 8001b5c:	5802546c 	.word	0x5802546c
 8001b60:	58025480 	.word	0x58025480
 8001b64:	58025494 	.word	0x58025494

08001b68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	@ 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b74:	4b67      	ldr	r3, [pc, #412]	@ (8001d14 <HAL_DMA_IRQHandler+0x1ac>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a67      	ldr	r2, [pc, #412]	@ (8001d18 <HAL_DMA_IRQHandler+0x1b0>)
 8001b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7e:	0a9b      	lsrs	r3, r3, #10
 8001b80:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b86:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001b8e:	6a3b      	ldr	r3, [r7, #32]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8001d1c <HAL_DMA_IRQHandler+0x1b4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d04a      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8001d20 <HAL_DMA_IRQHandler+0x1b8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d045      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8001d24 <HAL_DMA_IRQHandler+0x1bc>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d040      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8001d28 <HAL_DMA_IRQHandler+0x1c0>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d03b      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a59      	ldr	r2, [pc, #356]	@ (8001d2c <HAL_DMA_IRQHandler+0x1c4>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d036      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a57      	ldr	r2, [pc, #348]	@ (8001d30 <HAL_DMA_IRQHandler+0x1c8>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d031      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a56      	ldr	r2, [pc, #344]	@ (8001d34 <HAL_DMA_IRQHandler+0x1cc>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d02c      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a54      	ldr	r2, [pc, #336]	@ (8001d38 <HAL_DMA_IRQHandler+0x1d0>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d027      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a53      	ldr	r2, [pc, #332]	@ (8001d3c <HAL_DMA_IRQHandler+0x1d4>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d022      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a51      	ldr	r2, [pc, #324]	@ (8001d40 <HAL_DMA_IRQHandler+0x1d8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d01d      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a50      	ldr	r2, [pc, #320]	@ (8001d44 <HAL_DMA_IRQHandler+0x1dc>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d018      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a4e      	ldr	r2, [pc, #312]	@ (8001d48 <HAL_DMA_IRQHandler+0x1e0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d013      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a4d      	ldr	r2, [pc, #308]	@ (8001d4c <HAL_DMA_IRQHandler+0x1e4>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d00e      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a4b      	ldr	r2, [pc, #300]	@ (8001d50 <HAL_DMA_IRQHandler+0x1e8>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d009      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a4a      	ldr	r2, [pc, #296]	@ (8001d54 <HAL_DMA_IRQHandler+0x1ec>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d004      	beq.n	8001c3a <HAL_DMA_IRQHandler+0xd2>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a48      	ldr	r2, [pc, #288]	@ (8001d58 <HAL_DMA_IRQHandler+0x1f0>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d101      	bne.n	8001c3e <HAL_DMA_IRQHandler+0xd6>
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <HAL_DMA_IRQHandler+0xd8>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 842b 	beq.w	800249c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	2208      	movs	r2, #8
 8001c50:	409a      	lsls	r2, r3
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 80a2 	beq.w	8001da0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a2e      	ldr	r2, [pc, #184]	@ (8001d1c <HAL_DMA_IRQHandler+0x1b4>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d04a      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d20 <HAL_DMA_IRQHandler+0x1b8>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d045      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a2b      	ldr	r2, [pc, #172]	@ (8001d24 <HAL_DMA_IRQHandler+0x1bc>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d040      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a2a      	ldr	r2, [pc, #168]	@ (8001d28 <HAL_DMA_IRQHandler+0x1c0>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d03b      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a28      	ldr	r2, [pc, #160]	@ (8001d2c <HAL_DMA_IRQHandler+0x1c4>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d036      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a27      	ldr	r2, [pc, #156]	@ (8001d30 <HAL_DMA_IRQHandler+0x1c8>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d031      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a25      	ldr	r2, [pc, #148]	@ (8001d34 <HAL_DMA_IRQHandler+0x1cc>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d02c      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a24      	ldr	r2, [pc, #144]	@ (8001d38 <HAL_DMA_IRQHandler+0x1d0>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d027      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a22      	ldr	r2, [pc, #136]	@ (8001d3c <HAL_DMA_IRQHandler+0x1d4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d022      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a21      	ldr	r2, [pc, #132]	@ (8001d40 <HAL_DMA_IRQHandler+0x1d8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d01d      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8001d44 <HAL_DMA_IRQHandler+0x1dc>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d018      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a1e      	ldr	r2, [pc, #120]	@ (8001d48 <HAL_DMA_IRQHandler+0x1e0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d013      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a1c      	ldr	r2, [pc, #112]	@ (8001d4c <HAL_DMA_IRQHandler+0x1e4>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d00e      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a1b      	ldr	r2, [pc, #108]	@ (8001d50 <HAL_DMA_IRQHandler+0x1e8>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d009      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a19      	ldr	r2, [pc, #100]	@ (8001d54 <HAL_DMA_IRQHandler+0x1ec>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d004      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x194>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a18      	ldr	r2, [pc, #96]	@ (8001d58 <HAL_DMA_IRQHandler+0x1f0>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d12f      	bne.n	8001d5c <HAL_DMA_IRQHandler+0x1f4>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	bf14      	ite	ne
 8001d0a:	2301      	movne	r3, #1
 8001d0c:	2300      	moveq	r3, #0
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	e02e      	b.n	8001d70 <HAL_DMA_IRQHandler+0x208>
 8001d12:	bf00      	nop
 8001d14:	24000000 	.word	0x24000000
 8001d18:	1b4e81b5 	.word	0x1b4e81b5
 8001d1c:	40020010 	.word	0x40020010
 8001d20:	40020028 	.word	0x40020028
 8001d24:	40020040 	.word	0x40020040
 8001d28:	40020058 	.word	0x40020058
 8001d2c:	40020070 	.word	0x40020070
 8001d30:	40020088 	.word	0x40020088
 8001d34:	400200a0 	.word	0x400200a0
 8001d38:	400200b8 	.word	0x400200b8
 8001d3c:	40020410 	.word	0x40020410
 8001d40:	40020428 	.word	0x40020428
 8001d44:	40020440 	.word	0x40020440
 8001d48:	40020458 	.word	0x40020458
 8001d4c:	40020470 	.word	0x40020470
 8001d50:	40020488 	.word	0x40020488
 8001d54:	400204a0 	.word	0x400204a0
 8001d58:	400204b8 	.word	0x400204b8
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	bf14      	ite	ne
 8001d6a:	2301      	movne	r3, #1
 8001d6c:	2300      	moveq	r3, #0
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d015      	beq.n	8001da0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0204 	bic.w	r2, r2, #4
 8001d82:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	2208      	movs	r2, #8
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	6a3b      	ldr	r3, [r7, #32]
 8001d92:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d98:	f043 0201 	orr.w	r2, r3, #1
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da4:	f003 031f 	and.w	r3, r3, #31
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	fa22 f303 	lsr.w	r3, r2, r3
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d06e      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a69      	ldr	r2, [pc, #420]	@ (8001f60 <HAL_DMA_IRQHandler+0x3f8>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d04a      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a67      	ldr	r2, [pc, #412]	@ (8001f64 <HAL_DMA_IRQHandler+0x3fc>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d045      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a66      	ldr	r2, [pc, #408]	@ (8001f68 <HAL_DMA_IRQHandler+0x400>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d040      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a64      	ldr	r2, [pc, #400]	@ (8001f6c <HAL_DMA_IRQHandler+0x404>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d03b      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a63      	ldr	r2, [pc, #396]	@ (8001f70 <HAL_DMA_IRQHandler+0x408>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d036      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a61      	ldr	r2, [pc, #388]	@ (8001f74 <HAL_DMA_IRQHandler+0x40c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d031      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a60      	ldr	r2, [pc, #384]	@ (8001f78 <HAL_DMA_IRQHandler+0x410>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d02c      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a5e      	ldr	r2, [pc, #376]	@ (8001f7c <HAL_DMA_IRQHandler+0x414>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d027      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a5d      	ldr	r2, [pc, #372]	@ (8001f80 <HAL_DMA_IRQHandler+0x418>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d022      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a5b      	ldr	r2, [pc, #364]	@ (8001f84 <HAL_DMA_IRQHandler+0x41c>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d01d      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a5a      	ldr	r2, [pc, #360]	@ (8001f88 <HAL_DMA_IRQHandler+0x420>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d018      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a58      	ldr	r2, [pc, #352]	@ (8001f8c <HAL_DMA_IRQHandler+0x424>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d013      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a57      	ldr	r2, [pc, #348]	@ (8001f90 <HAL_DMA_IRQHandler+0x428>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d00e      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a55      	ldr	r2, [pc, #340]	@ (8001f94 <HAL_DMA_IRQHandler+0x42c>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d009      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a54      	ldr	r2, [pc, #336]	@ (8001f98 <HAL_DMA_IRQHandler+0x430>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d004      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x2ee>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a52      	ldr	r2, [pc, #328]	@ (8001f9c <HAL_DMA_IRQHandler+0x434>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d10a      	bne.n	8001e6c <HAL_DMA_IRQHandler+0x304>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	bf14      	ite	ne
 8001e64:	2301      	movne	r3, #1
 8001e66:	2300      	moveq	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	e003      	b.n	8001e74 <HAL_DMA_IRQHandler+0x30c>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2300      	movs	r3, #0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d00d      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e7c:	f003 031f 	and.w	r3, r3, #31
 8001e80:	2201      	movs	r2, #1
 8001e82:	409a      	lsls	r2, r3
 8001e84:	6a3b      	ldr	r3, [r7, #32]
 8001e86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8c:	f043 0202 	orr.w	r2, r3, #2
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e98:	f003 031f 	and.w	r3, r3, #31
 8001e9c:	2204      	movs	r2, #4
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 808f 	beq.w	8001fc8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a2c      	ldr	r2, [pc, #176]	@ (8001f60 <HAL_DMA_IRQHandler+0x3f8>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d04a      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8001f64 <HAL_DMA_IRQHandler+0x3fc>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d045      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a29      	ldr	r2, [pc, #164]	@ (8001f68 <HAL_DMA_IRQHandler+0x400>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d040      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a27      	ldr	r2, [pc, #156]	@ (8001f6c <HAL_DMA_IRQHandler+0x404>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d03b      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a26      	ldr	r2, [pc, #152]	@ (8001f70 <HAL_DMA_IRQHandler+0x408>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d036      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a24      	ldr	r2, [pc, #144]	@ (8001f74 <HAL_DMA_IRQHandler+0x40c>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d031      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a23      	ldr	r2, [pc, #140]	@ (8001f78 <HAL_DMA_IRQHandler+0x410>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d02c      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a21      	ldr	r2, [pc, #132]	@ (8001f7c <HAL_DMA_IRQHandler+0x414>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d027      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a20      	ldr	r2, [pc, #128]	@ (8001f80 <HAL_DMA_IRQHandler+0x418>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d022      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a1e      	ldr	r2, [pc, #120]	@ (8001f84 <HAL_DMA_IRQHandler+0x41c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d01d      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a1d      	ldr	r2, [pc, #116]	@ (8001f88 <HAL_DMA_IRQHandler+0x420>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d018      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001f8c <HAL_DMA_IRQHandler+0x424>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d013      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a1a      	ldr	r2, [pc, #104]	@ (8001f90 <HAL_DMA_IRQHandler+0x428>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d00e      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a18      	ldr	r2, [pc, #96]	@ (8001f94 <HAL_DMA_IRQHandler+0x42c>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d009      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a17      	ldr	r2, [pc, #92]	@ (8001f98 <HAL_DMA_IRQHandler+0x430>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d004      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x3e2>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a15      	ldr	r2, [pc, #84]	@ (8001f9c <HAL_DMA_IRQHandler+0x434>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d12a      	bne.n	8001fa0 <HAL_DMA_IRQHandler+0x438>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	bf14      	ite	ne
 8001f58:	2301      	movne	r3, #1
 8001f5a:	2300      	moveq	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	e023      	b.n	8001fa8 <HAL_DMA_IRQHandler+0x440>
 8001f60:	40020010 	.word	0x40020010
 8001f64:	40020028 	.word	0x40020028
 8001f68:	40020040 	.word	0x40020040
 8001f6c:	40020058 	.word	0x40020058
 8001f70:	40020070 	.word	0x40020070
 8001f74:	40020088 	.word	0x40020088
 8001f78:	400200a0 	.word	0x400200a0
 8001f7c:	400200b8 	.word	0x400200b8
 8001f80:	40020410 	.word	0x40020410
 8001f84:	40020428 	.word	0x40020428
 8001f88:	40020440 	.word	0x40020440
 8001f8c:	40020458 	.word	0x40020458
 8001f90:	40020470 	.word	0x40020470
 8001f94:	40020488 	.word	0x40020488
 8001f98:	400204a0 	.word	0x400204a0
 8001f9c:	400204b8 	.word	0x400204b8
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00d      	beq.n	8001fc8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fb0:	f003 031f 	and.w	r3, r3, #31
 8001fb4:	2204      	movs	r2, #4
 8001fb6:	409a      	lsls	r2, r3
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc0:	f043 0204 	orr.w	r2, r3, #4
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fcc:	f003 031f 	and.w	r3, r3, #31
 8001fd0:	2210      	movs	r2, #16
 8001fd2:	409a      	lsls	r2, r3
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 80a6 	beq.w	800212a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a85      	ldr	r2, [pc, #532]	@ (80021f8 <HAL_DMA_IRQHandler+0x690>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d04a      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a83      	ldr	r2, [pc, #524]	@ (80021fc <HAL_DMA_IRQHandler+0x694>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d045      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a82      	ldr	r2, [pc, #520]	@ (8002200 <HAL_DMA_IRQHandler+0x698>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d040      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a80      	ldr	r2, [pc, #512]	@ (8002204 <HAL_DMA_IRQHandler+0x69c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d03b      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a7f      	ldr	r2, [pc, #508]	@ (8002208 <HAL_DMA_IRQHandler+0x6a0>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d036      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a7d      	ldr	r2, [pc, #500]	@ (800220c <HAL_DMA_IRQHandler+0x6a4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d031      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a7c      	ldr	r2, [pc, #496]	@ (8002210 <HAL_DMA_IRQHandler+0x6a8>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d02c      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a7a      	ldr	r2, [pc, #488]	@ (8002214 <HAL_DMA_IRQHandler+0x6ac>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d027      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a79      	ldr	r2, [pc, #484]	@ (8002218 <HAL_DMA_IRQHandler+0x6b0>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d022      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a77      	ldr	r2, [pc, #476]	@ (800221c <HAL_DMA_IRQHandler+0x6b4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d01d      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a76      	ldr	r2, [pc, #472]	@ (8002220 <HAL_DMA_IRQHandler+0x6b8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d018      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a74      	ldr	r2, [pc, #464]	@ (8002224 <HAL_DMA_IRQHandler+0x6bc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d013      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a73      	ldr	r2, [pc, #460]	@ (8002228 <HAL_DMA_IRQHandler+0x6c0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d00e      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a71      	ldr	r2, [pc, #452]	@ (800222c <HAL_DMA_IRQHandler+0x6c4>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d009      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a70      	ldr	r2, [pc, #448]	@ (8002230 <HAL_DMA_IRQHandler+0x6c8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d004      	beq.n	800207e <HAL_DMA_IRQHandler+0x516>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a6e      	ldr	r2, [pc, #440]	@ (8002234 <HAL_DMA_IRQHandler+0x6cc>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d10a      	bne.n	8002094 <HAL_DMA_IRQHandler+0x52c>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0308 	and.w	r3, r3, #8
 8002088:	2b00      	cmp	r3, #0
 800208a:	bf14      	ite	ne
 800208c:	2301      	movne	r3, #1
 800208e:	2300      	moveq	r3, #0
 8002090:	b2db      	uxtb	r3, r3
 8002092:	e009      	b.n	80020a8 <HAL_DMA_IRQHandler+0x540>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	2b00      	cmp	r3, #0
 80020a0:	bf14      	ite	ne
 80020a2:	2301      	movne	r3, #1
 80020a4:	2300      	moveq	r3, #0
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d03e      	beq.n	800212a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b0:	f003 031f 	and.w	r3, r3, #31
 80020b4:	2210      	movs	r2, #16
 80020b6:	409a      	lsls	r2, r3
 80020b8:	6a3b      	ldr	r3, [r7, #32]
 80020ba:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d018      	beq.n	80020fc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d108      	bne.n	80020ea <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d024      	beq.n	800212a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	4798      	blx	r3
 80020e8:	e01f      	b.n	800212a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d01b      	beq.n	800212a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	4798      	blx	r3
 80020fa:	e016      	b.n	800212a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002106:	2b00      	cmp	r3, #0
 8002108:	d107      	bne.n	800211a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 0208 	bic.w	r2, r2, #8
 8002118:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800212e:	f003 031f 	and.w	r3, r3, #31
 8002132:	2220      	movs	r2, #32
 8002134:	409a      	lsls	r2, r3
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	2b00      	cmp	r3, #0
 800213c:	f000 8110 	beq.w	8002360 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a2c      	ldr	r2, [pc, #176]	@ (80021f8 <HAL_DMA_IRQHandler+0x690>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d04a      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a2b      	ldr	r2, [pc, #172]	@ (80021fc <HAL_DMA_IRQHandler+0x694>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d045      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a29      	ldr	r2, [pc, #164]	@ (8002200 <HAL_DMA_IRQHandler+0x698>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d040      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a28      	ldr	r2, [pc, #160]	@ (8002204 <HAL_DMA_IRQHandler+0x69c>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d03b      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a26      	ldr	r2, [pc, #152]	@ (8002208 <HAL_DMA_IRQHandler+0x6a0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d036      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a25      	ldr	r2, [pc, #148]	@ (800220c <HAL_DMA_IRQHandler+0x6a4>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d031      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a23      	ldr	r2, [pc, #140]	@ (8002210 <HAL_DMA_IRQHandler+0x6a8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d02c      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a22      	ldr	r2, [pc, #136]	@ (8002214 <HAL_DMA_IRQHandler+0x6ac>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d027      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a20      	ldr	r2, [pc, #128]	@ (8002218 <HAL_DMA_IRQHandler+0x6b0>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d022      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a1f      	ldr	r2, [pc, #124]	@ (800221c <HAL_DMA_IRQHandler+0x6b4>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d01d      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002220 <HAL_DMA_IRQHandler+0x6b8>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d018      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002224 <HAL_DMA_IRQHandler+0x6bc>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d013      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a1a      	ldr	r2, [pc, #104]	@ (8002228 <HAL_DMA_IRQHandler+0x6c0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d00e      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a19      	ldr	r2, [pc, #100]	@ (800222c <HAL_DMA_IRQHandler+0x6c4>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d009      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a17      	ldr	r2, [pc, #92]	@ (8002230 <HAL_DMA_IRQHandler+0x6c8>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d004      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x678>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a16      	ldr	r2, [pc, #88]	@ (8002234 <HAL_DMA_IRQHandler+0x6cc>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d12b      	bne.n	8002238 <HAL_DMA_IRQHandler+0x6d0>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0310 	and.w	r3, r3, #16
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	bf14      	ite	ne
 80021ee:	2301      	movne	r3, #1
 80021f0:	2300      	moveq	r3, #0
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	e02a      	b.n	800224c <HAL_DMA_IRQHandler+0x6e4>
 80021f6:	bf00      	nop
 80021f8:	40020010 	.word	0x40020010
 80021fc:	40020028 	.word	0x40020028
 8002200:	40020040 	.word	0x40020040
 8002204:	40020058 	.word	0x40020058
 8002208:	40020070 	.word	0x40020070
 800220c:	40020088 	.word	0x40020088
 8002210:	400200a0 	.word	0x400200a0
 8002214:	400200b8 	.word	0x400200b8
 8002218:	40020410 	.word	0x40020410
 800221c:	40020428 	.word	0x40020428
 8002220:	40020440 	.word	0x40020440
 8002224:	40020458 	.word	0x40020458
 8002228:	40020470 	.word	0x40020470
 800222c:	40020488 	.word	0x40020488
 8002230:	400204a0 	.word	0x400204a0
 8002234:	400204b8 	.word	0x400204b8
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	bf14      	ite	ne
 8002246:	2301      	movne	r3, #1
 8002248:	2300      	moveq	r3, #0
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	f000 8087 	beq.w	8002360 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002256:	f003 031f 	and.w	r3, r3, #31
 800225a:	2220      	movs	r2, #32
 800225c:	409a      	lsls	r2, r3
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b04      	cmp	r3, #4
 800226c:	d139      	bne.n	80022e2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f022 0216 	bic.w	r2, r2, #22
 800227c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	695a      	ldr	r2, [r3, #20]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800228c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002292:	2b00      	cmp	r3, #0
 8002294:	d103      	bne.n	800229e <HAL_DMA_IRQHandler+0x736>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 0208 	bic.w	r2, r2, #8
 80022ac:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b2:	f003 031f 	and.w	r3, r3, #31
 80022b6:	223f      	movs	r2, #63	@ 0x3f
 80022b8:	409a      	lsls	r2, r3
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 834a 	beq.w	800296c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	4798      	blx	r3
          }
          return;
 80022e0:	e344      	b.n	800296c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d018      	beq.n	8002322 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d108      	bne.n	8002310 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002302:	2b00      	cmp	r3, #0
 8002304:	d02c      	beq.n	8002360 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	4798      	blx	r3
 800230e:	e027      	b.n	8002360 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002314:	2b00      	cmp	r3, #0
 8002316:	d023      	beq.n	8002360 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	4798      	blx	r3
 8002320:	e01e      	b.n	8002360 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10f      	bne.n	8002350 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f022 0210 	bic.w	r2, r2, #16
 800233e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 8306 	beq.w	8002976 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 8088 	beq.w	8002488 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2204      	movs	r2, #4
 800237c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a7a      	ldr	r2, [pc, #488]	@ (8002570 <HAL_DMA_IRQHandler+0xa08>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d04a      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a79      	ldr	r2, [pc, #484]	@ (8002574 <HAL_DMA_IRQHandler+0xa0c>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d045      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a77      	ldr	r2, [pc, #476]	@ (8002578 <HAL_DMA_IRQHandler+0xa10>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d040      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a76      	ldr	r2, [pc, #472]	@ (800257c <HAL_DMA_IRQHandler+0xa14>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d03b      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a74      	ldr	r2, [pc, #464]	@ (8002580 <HAL_DMA_IRQHandler+0xa18>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d036      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a73      	ldr	r2, [pc, #460]	@ (8002584 <HAL_DMA_IRQHandler+0xa1c>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d031      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a71      	ldr	r2, [pc, #452]	@ (8002588 <HAL_DMA_IRQHandler+0xa20>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d02c      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a70      	ldr	r2, [pc, #448]	@ (800258c <HAL_DMA_IRQHandler+0xa24>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d027      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a6e      	ldr	r2, [pc, #440]	@ (8002590 <HAL_DMA_IRQHandler+0xa28>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d022      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a6d      	ldr	r2, [pc, #436]	@ (8002594 <HAL_DMA_IRQHandler+0xa2c>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d01d      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a6b      	ldr	r2, [pc, #428]	@ (8002598 <HAL_DMA_IRQHandler+0xa30>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d018      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a6a      	ldr	r2, [pc, #424]	@ (800259c <HAL_DMA_IRQHandler+0xa34>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d013      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a68      	ldr	r2, [pc, #416]	@ (80025a0 <HAL_DMA_IRQHandler+0xa38>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d00e      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a67      	ldr	r2, [pc, #412]	@ (80025a4 <HAL_DMA_IRQHandler+0xa3c>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d009      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a65      	ldr	r2, [pc, #404]	@ (80025a8 <HAL_DMA_IRQHandler+0xa40>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d004      	beq.n	8002420 <HAL_DMA_IRQHandler+0x8b8>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a64      	ldr	r2, [pc, #400]	@ (80025ac <HAL_DMA_IRQHandler+0xa44>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d108      	bne.n	8002432 <HAL_DMA_IRQHandler+0x8ca>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0201 	bic.w	r2, r2, #1
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	e007      	b.n	8002442 <HAL_DMA_IRQHandler+0x8da>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0201 	bic.w	r2, r2, #1
 8002440:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	3301      	adds	r3, #1
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800244a:	429a      	cmp	r2, r3
 800244c:	d307      	bcc.n	800245e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1f2      	bne.n	8002442 <HAL_DMA_IRQHandler+0x8da>
 800245c:	e000      	b.n	8002460 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800245e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d004      	beq.n	8002478 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2203      	movs	r2, #3
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002476:	e003      	b.n	8002480 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248c:	2b00      	cmp	r3, #0
 800248e:	f000 8272 	beq.w	8002976 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	4798      	blx	r3
 800249a:	e26c      	b.n	8002976 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a43      	ldr	r2, [pc, #268]	@ (80025b0 <HAL_DMA_IRQHandler+0xa48>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d022      	beq.n	80024ec <HAL_DMA_IRQHandler+0x984>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a42      	ldr	r2, [pc, #264]	@ (80025b4 <HAL_DMA_IRQHandler+0xa4c>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d01d      	beq.n	80024ec <HAL_DMA_IRQHandler+0x984>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a40      	ldr	r2, [pc, #256]	@ (80025b8 <HAL_DMA_IRQHandler+0xa50>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d018      	beq.n	80024ec <HAL_DMA_IRQHandler+0x984>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a3f      	ldr	r2, [pc, #252]	@ (80025bc <HAL_DMA_IRQHandler+0xa54>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d013      	beq.n	80024ec <HAL_DMA_IRQHandler+0x984>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a3d      	ldr	r2, [pc, #244]	@ (80025c0 <HAL_DMA_IRQHandler+0xa58>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d00e      	beq.n	80024ec <HAL_DMA_IRQHandler+0x984>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a3c      	ldr	r2, [pc, #240]	@ (80025c4 <HAL_DMA_IRQHandler+0xa5c>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d009      	beq.n	80024ec <HAL_DMA_IRQHandler+0x984>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a3a      	ldr	r2, [pc, #232]	@ (80025c8 <HAL_DMA_IRQHandler+0xa60>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d004      	beq.n	80024ec <HAL_DMA_IRQHandler+0x984>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a39      	ldr	r2, [pc, #228]	@ (80025cc <HAL_DMA_IRQHandler+0xa64>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d101      	bne.n	80024f0 <HAL_DMA_IRQHandler+0x988>
 80024ec:	2301      	movs	r3, #1
 80024ee:	e000      	b.n	80024f2 <HAL_DMA_IRQHandler+0x98a>
 80024f0:	2300      	movs	r3, #0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 823f 	beq.w	8002976 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002504:	f003 031f 	and.w	r3, r3, #31
 8002508:	2204      	movs	r2, #4
 800250a:	409a      	lsls	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	4013      	ands	r3, r2
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80cd 	beq.w	80026b0 <HAL_DMA_IRQHandler+0xb48>
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 80c7 	beq.w	80026b0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002526:	f003 031f 	and.w	r3, r3, #31
 800252a:	2204      	movs	r2, #4
 800252c:	409a      	lsls	r2, r3
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d049      	beq.n	80025d0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d109      	bne.n	800255a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 8210 	beq.w	8002970 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002558:	e20a      	b.n	8002970 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 8206 	beq.w	8002970 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800256c:	e200      	b.n	8002970 <HAL_DMA_IRQHandler+0xe08>
 800256e:	bf00      	nop
 8002570:	40020010 	.word	0x40020010
 8002574:	40020028 	.word	0x40020028
 8002578:	40020040 	.word	0x40020040
 800257c:	40020058 	.word	0x40020058
 8002580:	40020070 	.word	0x40020070
 8002584:	40020088 	.word	0x40020088
 8002588:	400200a0 	.word	0x400200a0
 800258c:	400200b8 	.word	0x400200b8
 8002590:	40020410 	.word	0x40020410
 8002594:	40020428 	.word	0x40020428
 8002598:	40020440 	.word	0x40020440
 800259c:	40020458 	.word	0x40020458
 80025a0:	40020470 	.word	0x40020470
 80025a4:	40020488 	.word	0x40020488
 80025a8:	400204a0 	.word	0x400204a0
 80025ac:	400204b8 	.word	0x400204b8
 80025b0:	58025408 	.word	0x58025408
 80025b4:	5802541c 	.word	0x5802541c
 80025b8:	58025430 	.word	0x58025430
 80025bc:	58025444 	.word	0x58025444
 80025c0:	58025458 	.word	0x58025458
 80025c4:	5802546c 	.word	0x5802546c
 80025c8:	58025480 	.word	0x58025480
 80025cc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	f003 0320 	and.w	r3, r3, #32
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d160      	bne.n	800269c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a7f      	ldr	r2, [pc, #508]	@ (80027dc <HAL_DMA_IRQHandler+0xc74>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d04a      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a7d      	ldr	r2, [pc, #500]	@ (80027e0 <HAL_DMA_IRQHandler+0xc78>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d045      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a7c      	ldr	r2, [pc, #496]	@ (80027e4 <HAL_DMA_IRQHandler+0xc7c>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d040      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a7a      	ldr	r2, [pc, #488]	@ (80027e8 <HAL_DMA_IRQHandler+0xc80>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d03b      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a79      	ldr	r2, [pc, #484]	@ (80027ec <HAL_DMA_IRQHandler+0xc84>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d036      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a77      	ldr	r2, [pc, #476]	@ (80027f0 <HAL_DMA_IRQHandler+0xc88>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d031      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a76      	ldr	r2, [pc, #472]	@ (80027f4 <HAL_DMA_IRQHandler+0xc8c>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d02c      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a74      	ldr	r2, [pc, #464]	@ (80027f8 <HAL_DMA_IRQHandler+0xc90>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d027      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a73      	ldr	r2, [pc, #460]	@ (80027fc <HAL_DMA_IRQHandler+0xc94>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d022      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a71      	ldr	r2, [pc, #452]	@ (8002800 <HAL_DMA_IRQHandler+0xc98>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d01d      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a70      	ldr	r2, [pc, #448]	@ (8002804 <HAL_DMA_IRQHandler+0xc9c>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d018      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a6e      	ldr	r2, [pc, #440]	@ (8002808 <HAL_DMA_IRQHandler+0xca0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d013      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a6d      	ldr	r2, [pc, #436]	@ (800280c <HAL_DMA_IRQHandler+0xca4>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d00e      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a6b      	ldr	r2, [pc, #428]	@ (8002810 <HAL_DMA_IRQHandler+0xca8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d009      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a6a      	ldr	r2, [pc, #424]	@ (8002814 <HAL_DMA_IRQHandler+0xcac>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d004      	beq.n	800267a <HAL_DMA_IRQHandler+0xb12>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a68      	ldr	r2, [pc, #416]	@ (8002818 <HAL_DMA_IRQHandler+0xcb0>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d108      	bne.n	800268c <HAL_DMA_IRQHandler+0xb24>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0208 	bic.w	r2, r2, #8
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e007      	b.n	800269c <HAL_DMA_IRQHandler+0xb34>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0204 	bic.w	r2, r2, #4
 800269a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 8165 	beq.w	8002970 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80026ae:	e15f      	b.n	8002970 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b4:	f003 031f 	and.w	r3, r3, #31
 80026b8:	2202      	movs	r2, #2
 80026ba:	409a      	lsls	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 80c5 	beq.w	8002850 <HAL_DMA_IRQHandler+0xce8>
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 80bf 	beq.w	8002850 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d6:	f003 031f 	and.w	r3, r3, #31
 80026da:	2202      	movs	r2, #2
 80026dc:	409a      	lsls	r2, r3
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d018      	beq.n	800271e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d109      	bne.n	800270a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 813a 	beq.w	8002974 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002708:	e134      	b.n	8002974 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800270e:	2b00      	cmp	r3, #0
 8002710:	f000 8130 	beq.w	8002974 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800271c:	e12a      	b.n	8002974 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	f003 0320 	and.w	r3, r3, #32
 8002724:	2b00      	cmp	r3, #0
 8002726:	f040 8089 	bne.w	800283c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a2b      	ldr	r2, [pc, #172]	@ (80027dc <HAL_DMA_IRQHandler+0xc74>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d04a      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a29      	ldr	r2, [pc, #164]	@ (80027e0 <HAL_DMA_IRQHandler+0xc78>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d045      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a28      	ldr	r2, [pc, #160]	@ (80027e4 <HAL_DMA_IRQHandler+0xc7c>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d040      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a26      	ldr	r2, [pc, #152]	@ (80027e8 <HAL_DMA_IRQHandler+0xc80>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d03b      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a25      	ldr	r2, [pc, #148]	@ (80027ec <HAL_DMA_IRQHandler+0xc84>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d036      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a23      	ldr	r2, [pc, #140]	@ (80027f0 <HAL_DMA_IRQHandler+0xc88>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d031      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a22      	ldr	r2, [pc, #136]	@ (80027f4 <HAL_DMA_IRQHandler+0xc8c>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d02c      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a20      	ldr	r2, [pc, #128]	@ (80027f8 <HAL_DMA_IRQHandler+0xc90>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d027      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a1f      	ldr	r2, [pc, #124]	@ (80027fc <HAL_DMA_IRQHandler+0xc94>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d022      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a1d      	ldr	r2, [pc, #116]	@ (8002800 <HAL_DMA_IRQHandler+0xc98>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d01d      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a1c      	ldr	r2, [pc, #112]	@ (8002804 <HAL_DMA_IRQHandler+0xc9c>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d018      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a1a      	ldr	r2, [pc, #104]	@ (8002808 <HAL_DMA_IRQHandler+0xca0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d013      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a19      	ldr	r2, [pc, #100]	@ (800280c <HAL_DMA_IRQHandler+0xca4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d00e      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a17      	ldr	r2, [pc, #92]	@ (8002810 <HAL_DMA_IRQHandler+0xca8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d009      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a16      	ldr	r2, [pc, #88]	@ (8002814 <HAL_DMA_IRQHandler+0xcac>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d004      	beq.n	80027ca <HAL_DMA_IRQHandler+0xc62>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a14      	ldr	r2, [pc, #80]	@ (8002818 <HAL_DMA_IRQHandler+0xcb0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d128      	bne.n	800281c <HAL_DMA_IRQHandler+0xcb4>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0214 	bic.w	r2, r2, #20
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	e027      	b.n	800282c <HAL_DMA_IRQHandler+0xcc4>
 80027dc:	40020010 	.word	0x40020010
 80027e0:	40020028 	.word	0x40020028
 80027e4:	40020040 	.word	0x40020040
 80027e8:	40020058 	.word	0x40020058
 80027ec:	40020070 	.word	0x40020070
 80027f0:	40020088 	.word	0x40020088
 80027f4:	400200a0 	.word	0x400200a0
 80027f8:	400200b8 	.word	0x400200b8
 80027fc:	40020410 	.word	0x40020410
 8002800:	40020428 	.word	0x40020428
 8002804:	40020440 	.word	0x40020440
 8002808:	40020458 	.word	0x40020458
 800280c:	40020470 	.word	0x40020470
 8002810:	40020488 	.word	0x40020488
 8002814:	400204a0 	.word	0x400204a0
 8002818:	400204b8 	.word	0x400204b8
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 020a 	bic.w	r2, r2, #10
 800282a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 8097 	beq.w	8002974 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800284e:	e091      	b.n	8002974 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002854:	f003 031f 	and.w	r3, r3, #31
 8002858:	2208      	movs	r2, #8
 800285a:	409a      	lsls	r2, r3
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	4013      	ands	r3, r2
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 8088 	beq.w	8002976 <HAL_DMA_IRQHandler+0xe0e>
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	f003 0308 	and.w	r3, r3, #8
 800286c:	2b00      	cmp	r3, #0
 800286e:	f000 8082 	beq.w	8002976 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a41      	ldr	r2, [pc, #260]	@ (800297c <HAL_DMA_IRQHandler+0xe14>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d04a      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a3f      	ldr	r2, [pc, #252]	@ (8002980 <HAL_DMA_IRQHandler+0xe18>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d045      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a3e      	ldr	r2, [pc, #248]	@ (8002984 <HAL_DMA_IRQHandler+0xe1c>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d040      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a3c      	ldr	r2, [pc, #240]	@ (8002988 <HAL_DMA_IRQHandler+0xe20>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d03b      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a3b      	ldr	r2, [pc, #236]	@ (800298c <HAL_DMA_IRQHandler+0xe24>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d036      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a39      	ldr	r2, [pc, #228]	@ (8002990 <HAL_DMA_IRQHandler+0xe28>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d031      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a38      	ldr	r2, [pc, #224]	@ (8002994 <HAL_DMA_IRQHandler+0xe2c>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d02c      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a36      	ldr	r2, [pc, #216]	@ (8002998 <HAL_DMA_IRQHandler+0xe30>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d027      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a35      	ldr	r2, [pc, #212]	@ (800299c <HAL_DMA_IRQHandler+0xe34>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d022      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a33      	ldr	r2, [pc, #204]	@ (80029a0 <HAL_DMA_IRQHandler+0xe38>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d01d      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a32      	ldr	r2, [pc, #200]	@ (80029a4 <HAL_DMA_IRQHandler+0xe3c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d018      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a30      	ldr	r2, [pc, #192]	@ (80029a8 <HAL_DMA_IRQHandler+0xe40>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d013      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a2f      	ldr	r2, [pc, #188]	@ (80029ac <HAL_DMA_IRQHandler+0xe44>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d00e      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a2d      	ldr	r2, [pc, #180]	@ (80029b0 <HAL_DMA_IRQHandler+0xe48>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d009      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a2c      	ldr	r2, [pc, #176]	@ (80029b4 <HAL_DMA_IRQHandler+0xe4c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d004      	beq.n	8002912 <HAL_DMA_IRQHandler+0xdaa>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a2a      	ldr	r2, [pc, #168]	@ (80029b8 <HAL_DMA_IRQHandler+0xe50>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d108      	bne.n	8002924 <HAL_DMA_IRQHandler+0xdbc>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 021c 	bic.w	r2, r2, #28
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	e007      	b.n	8002934 <HAL_DMA_IRQHandler+0xdcc>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 020e 	bic.w	r2, r2, #14
 8002932:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002938:	f003 031f 	and.w	r3, r3, #31
 800293c:	2201      	movs	r2, #1
 800293e:	409a      	lsls	r2, r3
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295e:	2b00      	cmp	r3, #0
 8002960:	d009      	beq.n	8002976 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	4798      	blx	r3
 800296a:	e004      	b.n	8002976 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800296c:	bf00      	nop
 800296e:	e002      	b.n	8002976 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002970:	bf00      	nop
 8002972:	e000      	b.n	8002976 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002974:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002976:	3728      	adds	r7, #40	@ 0x28
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40020010 	.word	0x40020010
 8002980:	40020028 	.word	0x40020028
 8002984:	40020040 	.word	0x40020040
 8002988:	40020058 	.word	0x40020058
 800298c:	40020070 	.word	0x40020070
 8002990:	40020088 	.word	0x40020088
 8002994:	400200a0 	.word	0x400200a0
 8002998:	400200b8 	.word	0x400200b8
 800299c:	40020410 	.word	0x40020410
 80029a0:	40020428 	.word	0x40020428
 80029a4:	40020440 	.word	0x40020440
 80029a8:	40020458 	.word	0x40020458
 80029ac:	40020470 	.word	0x40020470
 80029b0:	40020488 	.word	0x40020488
 80029b4:	400204a0 	.word	0x400204a0
 80029b8:	400204b8 	.word	0x400204b8

080029bc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
 80029c8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ce:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a7f      	ldr	r2, [pc, #508]	@ (8002bd8 <DMA_SetConfig+0x21c>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d072      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a7d      	ldr	r2, [pc, #500]	@ (8002bdc <DMA_SetConfig+0x220>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d06d      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a7c      	ldr	r2, [pc, #496]	@ (8002be0 <DMA_SetConfig+0x224>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d068      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a7a      	ldr	r2, [pc, #488]	@ (8002be4 <DMA_SetConfig+0x228>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d063      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a79      	ldr	r2, [pc, #484]	@ (8002be8 <DMA_SetConfig+0x22c>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d05e      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a77      	ldr	r2, [pc, #476]	@ (8002bec <DMA_SetConfig+0x230>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d059      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a76      	ldr	r2, [pc, #472]	@ (8002bf0 <DMA_SetConfig+0x234>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d054      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a74      	ldr	r2, [pc, #464]	@ (8002bf4 <DMA_SetConfig+0x238>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d04f      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a73      	ldr	r2, [pc, #460]	@ (8002bf8 <DMA_SetConfig+0x23c>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d04a      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a71      	ldr	r2, [pc, #452]	@ (8002bfc <DMA_SetConfig+0x240>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d045      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a70      	ldr	r2, [pc, #448]	@ (8002c00 <DMA_SetConfig+0x244>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d040      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a6e      	ldr	r2, [pc, #440]	@ (8002c04 <DMA_SetConfig+0x248>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d03b      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a6d      	ldr	r2, [pc, #436]	@ (8002c08 <DMA_SetConfig+0x24c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d036      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a6b      	ldr	r2, [pc, #428]	@ (8002c0c <DMA_SetConfig+0x250>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d031      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a6a      	ldr	r2, [pc, #424]	@ (8002c10 <DMA_SetConfig+0x254>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d02c      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a68      	ldr	r2, [pc, #416]	@ (8002c14 <DMA_SetConfig+0x258>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d027      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a67      	ldr	r2, [pc, #412]	@ (8002c18 <DMA_SetConfig+0x25c>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d022      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a65      	ldr	r2, [pc, #404]	@ (8002c1c <DMA_SetConfig+0x260>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d01d      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a64      	ldr	r2, [pc, #400]	@ (8002c20 <DMA_SetConfig+0x264>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d018      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a62      	ldr	r2, [pc, #392]	@ (8002c24 <DMA_SetConfig+0x268>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d013      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a61      	ldr	r2, [pc, #388]	@ (8002c28 <DMA_SetConfig+0x26c>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d00e      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a5f      	ldr	r2, [pc, #380]	@ (8002c2c <DMA_SetConfig+0x270>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d009      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a5e      	ldr	r2, [pc, #376]	@ (8002c30 <DMA_SetConfig+0x274>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d004      	beq.n	8002ac6 <DMA_SetConfig+0x10a>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a5c      	ldr	r2, [pc, #368]	@ (8002c34 <DMA_SetConfig+0x278>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d101      	bne.n	8002aca <DMA_SetConfig+0x10e>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e000      	b.n	8002acc <DMA_SetConfig+0x110>
 8002aca:	2300      	movs	r3, #0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d00d      	beq.n	8002aec <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002ad8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d004      	beq.n	8002aec <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002aea:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a39      	ldr	r2, [pc, #228]	@ (8002bd8 <DMA_SetConfig+0x21c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d04a      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a38      	ldr	r2, [pc, #224]	@ (8002bdc <DMA_SetConfig+0x220>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d045      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a36      	ldr	r2, [pc, #216]	@ (8002be0 <DMA_SetConfig+0x224>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d040      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a35      	ldr	r2, [pc, #212]	@ (8002be4 <DMA_SetConfig+0x228>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d03b      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a33      	ldr	r2, [pc, #204]	@ (8002be8 <DMA_SetConfig+0x22c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d036      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a32      	ldr	r2, [pc, #200]	@ (8002bec <DMA_SetConfig+0x230>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d031      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a30      	ldr	r2, [pc, #192]	@ (8002bf0 <DMA_SetConfig+0x234>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d02c      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a2f      	ldr	r2, [pc, #188]	@ (8002bf4 <DMA_SetConfig+0x238>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d027      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a2d      	ldr	r2, [pc, #180]	@ (8002bf8 <DMA_SetConfig+0x23c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d022      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8002bfc <DMA_SetConfig+0x240>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d01d      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a2a      	ldr	r2, [pc, #168]	@ (8002c00 <DMA_SetConfig+0x244>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d018      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a29      	ldr	r2, [pc, #164]	@ (8002c04 <DMA_SetConfig+0x248>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d013      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a27      	ldr	r2, [pc, #156]	@ (8002c08 <DMA_SetConfig+0x24c>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d00e      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a26      	ldr	r2, [pc, #152]	@ (8002c0c <DMA_SetConfig+0x250>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d009      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a24      	ldr	r2, [pc, #144]	@ (8002c10 <DMA_SetConfig+0x254>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d004      	beq.n	8002b8c <DMA_SetConfig+0x1d0>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a23      	ldr	r2, [pc, #140]	@ (8002c14 <DMA_SetConfig+0x258>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d101      	bne.n	8002b90 <DMA_SetConfig+0x1d4>
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e000      	b.n	8002b92 <DMA_SetConfig+0x1d6>
 8002b90:	2300      	movs	r3, #0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d059      	beq.n	8002c4a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b9a:	f003 031f 	and.w	r3, r3, #31
 8002b9e:	223f      	movs	r2, #63	@ 0x3f
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002bb4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2b40      	cmp	r3, #64	@ 0x40
 8002bc4:	d138      	bne.n	8002c38 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002bd6:	e086      	b.n	8002ce6 <DMA_SetConfig+0x32a>
 8002bd8:	40020010 	.word	0x40020010
 8002bdc:	40020028 	.word	0x40020028
 8002be0:	40020040 	.word	0x40020040
 8002be4:	40020058 	.word	0x40020058
 8002be8:	40020070 	.word	0x40020070
 8002bec:	40020088 	.word	0x40020088
 8002bf0:	400200a0 	.word	0x400200a0
 8002bf4:	400200b8 	.word	0x400200b8
 8002bf8:	40020410 	.word	0x40020410
 8002bfc:	40020428 	.word	0x40020428
 8002c00:	40020440 	.word	0x40020440
 8002c04:	40020458 	.word	0x40020458
 8002c08:	40020470 	.word	0x40020470
 8002c0c:	40020488 	.word	0x40020488
 8002c10:	400204a0 	.word	0x400204a0
 8002c14:	400204b8 	.word	0x400204b8
 8002c18:	58025408 	.word	0x58025408
 8002c1c:	5802541c 	.word	0x5802541c
 8002c20:	58025430 	.word	0x58025430
 8002c24:	58025444 	.word	0x58025444
 8002c28:	58025458 	.word	0x58025458
 8002c2c:	5802546c 	.word	0x5802546c
 8002c30:	58025480 	.word	0x58025480
 8002c34:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	60da      	str	r2, [r3, #12]
}
 8002c48:	e04d      	b.n	8002ce6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a29      	ldr	r2, [pc, #164]	@ (8002cf4 <DMA_SetConfig+0x338>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d022      	beq.n	8002c9a <DMA_SetConfig+0x2de>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a27      	ldr	r2, [pc, #156]	@ (8002cf8 <DMA_SetConfig+0x33c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d01d      	beq.n	8002c9a <DMA_SetConfig+0x2de>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a26      	ldr	r2, [pc, #152]	@ (8002cfc <DMA_SetConfig+0x340>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d018      	beq.n	8002c9a <DMA_SetConfig+0x2de>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a24      	ldr	r2, [pc, #144]	@ (8002d00 <DMA_SetConfig+0x344>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d013      	beq.n	8002c9a <DMA_SetConfig+0x2de>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a23      	ldr	r2, [pc, #140]	@ (8002d04 <DMA_SetConfig+0x348>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d00e      	beq.n	8002c9a <DMA_SetConfig+0x2de>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a21      	ldr	r2, [pc, #132]	@ (8002d08 <DMA_SetConfig+0x34c>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d009      	beq.n	8002c9a <DMA_SetConfig+0x2de>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a20      	ldr	r2, [pc, #128]	@ (8002d0c <DMA_SetConfig+0x350>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d004      	beq.n	8002c9a <DMA_SetConfig+0x2de>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1e      	ldr	r2, [pc, #120]	@ (8002d10 <DMA_SetConfig+0x354>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d101      	bne.n	8002c9e <DMA_SetConfig+0x2e2>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e000      	b.n	8002ca0 <DMA_SetConfig+0x2e4>
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d020      	beq.n	8002ce6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca8:	f003 031f 	and.w	r3, r3, #31
 8002cac:	2201      	movs	r2, #1
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	2b40      	cmp	r3, #64	@ 0x40
 8002cc2:	d108      	bne.n	8002cd6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	60da      	str	r2, [r3, #12]
}
 8002cd4:	e007      	b.n	8002ce6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	60da      	str	r2, [r3, #12]
}
 8002ce6:	bf00      	nop
 8002ce8:	371c      	adds	r7, #28
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	58025408 	.word	0x58025408
 8002cf8:	5802541c 	.word	0x5802541c
 8002cfc:	58025430 	.word	0x58025430
 8002d00:	58025444 	.word	0x58025444
 8002d04:	58025458 	.word	0x58025458
 8002d08:	5802546c 	.word	0x5802546c
 8002d0c:	58025480 	.word	0x58025480
 8002d10:	58025494 	.word	0x58025494

08002d14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a42      	ldr	r2, [pc, #264]	@ (8002e2c <DMA_CalcBaseAndBitshift+0x118>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d04a      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a41      	ldr	r2, [pc, #260]	@ (8002e30 <DMA_CalcBaseAndBitshift+0x11c>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d045      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a3f      	ldr	r2, [pc, #252]	@ (8002e34 <DMA_CalcBaseAndBitshift+0x120>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d040      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a3e      	ldr	r2, [pc, #248]	@ (8002e38 <DMA_CalcBaseAndBitshift+0x124>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d03b      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a3c      	ldr	r2, [pc, #240]	@ (8002e3c <DMA_CalcBaseAndBitshift+0x128>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d036      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a3b      	ldr	r2, [pc, #236]	@ (8002e40 <DMA_CalcBaseAndBitshift+0x12c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d031      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a39      	ldr	r2, [pc, #228]	@ (8002e44 <DMA_CalcBaseAndBitshift+0x130>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d02c      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a38      	ldr	r2, [pc, #224]	@ (8002e48 <DMA_CalcBaseAndBitshift+0x134>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d027      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a36      	ldr	r2, [pc, #216]	@ (8002e4c <DMA_CalcBaseAndBitshift+0x138>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d022      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a35      	ldr	r2, [pc, #212]	@ (8002e50 <DMA_CalcBaseAndBitshift+0x13c>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d01d      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a33      	ldr	r2, [pc, #204]	@ (8002e54 <DMA_CalcBaseAndBitshift+0x140>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d018      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a32      	ldr	r2, [pc, #200]	@ (8002e58 <DMA_CalcBaseAndBitshift+0x144>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d013      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a30      	ldr	r2, [pc, #192]	@ (8002e5c <DMA_CalcBaseAndBitshift+0x148>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d00e      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a2f      	ldr	r2, [pc, #188]	@ (8002e60 <DMA_CalcBaseAndBitshift+0x14c>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d009      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a2d      	ldr	r2, [pc, #180]	@ (8002e64 <DMA_CalcBaseAndBitshift+0x150>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d004      	beq.n	8002dbc <DMA_CalcBaseAndBitshift+0xa8>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a2c      	ldr	r2, [pc, #176]	@ (8002e68 <DMA_CalcBaseAndBitshift+0x154>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d101      	bne.n	8002dc0 <DMA_CalcBaseAndBitshift+0xac>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e000      	b.n	8002dc2 <DMA_CalcBaseAndBitshift+0xae>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d024      	beq.n	8002e10 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	3b10      	subs	r3, #16
 8002dce:	4a27      	ldr	r2, [pc, #156]	@ (8002e6c <DMA_CalcBaseAndBitshift+0x158>)
 8002dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd4:	091b      	lsrs	r3, r3, #4
 8002dd6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	4a24      	ldr	r2, [pc, #144]	@ (8002e70 <DMA_CalcBaseAndBitshift+0x15c>)
 8002de0:	5cd3      	ldrb	r3, [r2, r3]
 8002de2:	461a      	mov	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d908      	bls.n	8002e00 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	461a      	mov	r2, r3
 8002df4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e74 <DMA_CalcBaseAndBitshift+0x160>)
 8002df6:	4013      	ands	r3, r2
 8002df8:	1d1a      	adds	r2, r3, #4
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	659a      	str	r2, [r3, #88]	@ 0x58
 8002dfe:	e00d      	b.n	8002e1c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	461a      	mov	r2, r3
 8002e06:	4b1b      	ldr	r3, [pc, #108]	@ (8002e74 <DMA_CalcBaseAndBitshift+0x160>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e0e:	e005      	b.n	8002e1c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	40020010 	.word	0x40020010
 8002e30:	40020028 	.word	0x40020028
 8002e34:	40020040 	.word	0x40020040
 8002e38:	40020058 	.word	0x40020058
 8002e3c:	40020070 	.word	0x40020070
 8002e40:	40020088 	.word	0x40020088
 8002e44:	400200a0 	.word	0x400200a0
 8002e48:	400200b8 	.word	0x400200b8
 8002e4c:	40020410 	.word	0x40020410
 8002e50:	40020428 	.word	0x40020428
 8002e54:	40020440 	.word	0x40020440
 8002e58:	40020458 	.word	0x40020458
 8002e5c:	40020470 	.word	0x40020470
 8002e60:	40020488 	.word	0x40020488
 8002e64:	400204a0 	.word	0x400204a0
 8002e68:	400204b8 	.word	0x400204b8
 8002e6c:	aaaaaaab 	.word	0xaaaaaaab
 8002e70:	08005c8c 	.word	0x08005c8c
 8002e74:	fffffc00 	.word	0xfffffc00

08002e78 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e80:	2300      	movs	r3, #0
 8002e82:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d120      	bne.n	8002ece <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e90:	2b03      	cmp	r3, #3
 8002e92:	d858      	bhi.n	8002f46 <DMA_CheckFifoParam+0xce>
 8002e94:	a201      	add	r2, pc, #4	@ (adr r2, 8002e9c <DMA_CheckFifoParam+0x24>)
 8002e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9a:	bf00      	nop
 8002e9c:	08002ead 	.word	0x08002ead
 8002ea0:	08002ebf 	.word	0x08002ebf
 8002ea4:	08002ead 	.word	0x08002ead
 8002ea8:	08002f47 	.word	0x08002f47
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d048      	beq.n	8002f4a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002ebc:	e045      	b.n	8002f4a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ec6:	d142      	bne.n	8002f4e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002ecc:	e03f      	b.n	8002f4e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ed6:	d123      	bne.n	8002f20 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d838      	bhi.n	8002f52 <DMA_CheckFifoParam+0xda>
 8002ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <DMA_CheckFifoParam+0x70>)
 8002ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee6:	bf00      	nop
 8002ee8:	08002ef9 	.word	0x08002ef9
 8002eec:	08002eff 	.word	0x08002eff
 8002ef0:	08002ef9 	.word	0x08002ef9
 8002ef4:	08002f11 	.word	0x08002f11
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	73fb      	strb	r3, [r7, #15]
        break;
 8002efc:	e030      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d025      	beq.n	8002f56 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002f0e:	e022      	b.n	8002f56 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f18:	d11f      	bne.n	8002f5a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002f1e:	e01c      	b.n	8002f5a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d902      	bls.n	8002f2e <DMA_CheckFifoParam+0xb6>
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d003      	beq.n	8002f34 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002f2c:	e018      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	73fb      	strb	r3, [r7, #15]
        break;
 8002f32:	e015      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00e      	beq.n	8002f5e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
    break;
 8002f44:	e00b      	b.n	8002f5e <DMA_CheckFifoParam+0xe6>
        break;
 8002f46:	bf00      	nop
 8002f48:	e00a      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
        break;
 8002f4a:	bf00      	nop
 8002f4c:	e008      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
        break;
 8002f4e:	bf00      	nop
 8002f50:	e006      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
        break;
 8002f52:	bf00      	nop
 8002f54:	e004      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
        break;
 8002f56:	bf00      	nop
 8002f58:	e002      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
        break;
 8002f5a:	bf00      	nop
 8002f5c:	e000      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
    break;
 8002f5e:	bf00      	nop
    }
  }

  return status;
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop

08002f70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a38      	ldr	r2, [pc, #224]	@ (8003064 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d022      	beq.n	8002fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a36      	ldr	r2, [pc, #216]	@ (8003068 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d01d      	beq.n	8002fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a35      	ldr	r2, [pc, #212]	@ (800306c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d018      	beq.n	8002fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a33      	ldr	r2, [pc, #204]	@ (8003070 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d013      	beq.n	8002fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a32      	ldr	r2, [pc, #200]	@ (8003074 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d00e      	beq.n	8002fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a30      	ldr	r2, [pc, #192]	@ (8003078 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d009      	beq.n	8002fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a2f      	ldr	r2, [pc, #188]	@ (800307c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d004      	beq.n	8002fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8003080 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d101      	bne.n	8002fd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d01a      	beq.n	800300e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	3b08      	subs	r3, #8
 8002fe0:	4a28      	ldr	r2, [pc, #160]	@ (8003084 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	091b      	lsrs	r3, r3, #4
 8002fe8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	4b26      	ldr	r3, [pc, #152]	@ (8003088 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002fee:	4413      	add	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a24      	ldr	r2, [pc, #144]	@ (800308c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002ffc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f003 031f 	and.w	r3, r3, #31
 8003004:	2201      	movs	r2, #1
 8003006:	409a      	lsls	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800300c:	e024      	b.n	8003058 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	b2db      	uxtb	r3, r3
 8003014:	3b10      	subs	r3, #16
 8003016:	4a1e      	ldr	r2, [pc, #120]	@ (8003090 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003018:	fba2 2303 	umull	r2, r3, r2, r3
 800301c:	091b      	lsrs	r3, r3, #4
 800301e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	4a1c      	ldr	r2, [pc, #112]	@ (8003094 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d806      	bhi.n	8003036 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	4a1b      	ldr	r2, [pc, #108]	@ (8003098 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d902      	bls.n	8003036 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	3308      	adds	r3, #8
 8003034:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	4b18      	ldr	r3, [pc, #96]	@ (800309c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800303a:	4413      	add	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	461a      	mov	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a16      	ldr	r2, [pc, #88]	@ (80030a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003048:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f003 031f 	and.w	r3, r3, #31
 8003050:	2201      	movs	r2, #1
 8003052:	409a      	lsls	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003058:	bf00      	nop
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	58025408 	.word	0x58025408
 8003068:	5802541c 	.word	0x5802541c
 800306c:	58025430 	.word	0x58025430
 8003070:	58025444 	.word	0x58025444
 8003074:	58025458 	.word	0x58025458
 8003078:	5802546c 	.word	0x5802546c
 800307c:	58025480 	.word	0x58025480
 8003080:	58025494 	.word	0x58025494
 8003084:	cccccccd 	.word	0xcccccccd
 8003088:	16009600 	.word	0x16009600
 800308c:	58025880 	.word	0x58025880
 8003090:	aaaaaaab 	.word	0xaaaaaaab
 8003094:	400204b8 	.word	0x400204b8
 8003098:	4002040f 	.word	0x4002040f
 800309c:	10008200 	.word	0x10008200
 80030a0:	40020880 	.word	0x40020880

080030a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d04a      	beq.n	8003150 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2b08      	cmp	r3, #8
 80030be:	d847      	bhi.n	8003150 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a25      	ldr	r2, [pc, #148]	@ (800315c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d022      	beq.n	8003110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a24      	ldr	r2, [pc, #144]	@ (8003160 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d01d      	beq.n	8003110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a22      	ldr	r2, [pc, #136]	@ (8003164 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d018      	beq.n	8003110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a21      	ldr	r2, [pc, #132]	@ (8003168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d013      	beq.n	8003110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a1f      	ldr	r2, [pc, #124]	@ (800316c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d00e      	beq.n	8003110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a1e      	ldr	r2, [pc, #120]	@ (8003170 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d009      	beq.n	8003110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a1c      	ldr	r2, [pc, #112]	@ (8003174 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d004      	beq.n	8003110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a1b      	ldr	r2, [pc, #108]	@ (8003178 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d101      	bne.n	8003114 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003110:	2301      	movs	r3, #1
 8003112:	e000      	b.n	8003116 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003114:	2300      	movs	r3, #0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00a      	beq.n	8003130 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	4b17      	ldr	r3, [pc, #92]	@ (800317c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800311e:	4413      	add	r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	461a      	mov	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a15      	ldr	r2, [pc, #84]	@ (8003180 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800312c:	671a      	str	r2, [r3, #112]	@ 0x70
 800312e:	e009      	b.n	8003144 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003134:	4413      	add	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	461a      	mov	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a11      	ldr	r2, [pc, #68]	@ (8003188 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003142:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	3b01      	subs	r3, #1
 8003148:	2201      	movs	r2, #1
 800314a:	409a      	lsls	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003150:	bf00      	nop
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	58025408 	.word	0x58025408
 8003160:	5802541c 	.word	0x5802541c
 8003164:	58025430 	.word	0x58025430
 8003168:	58025444 	.word	0x58025444
 800316c:	58025458 	.word	0x58025458
 8003170:	5802546c 	.word	0x5802546c
 8003174:	58025480 	.word	0x58025480
 8003178:	58025494 	.word	0x58025494
 800317c:	1600963f 	.word	0x1600963f
 8003180:	58025940 	.word	0x58025940
 8003184:	1000823f 	.word	0x1000823f
 8003188:	40020940 	.word	0x40020940

0800318c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800318c:	b480      	push	{r7}
 800318e:	b089      	sub	sp, #36	@ 0x24
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003196:	2300      	movs	r3, #0
 8003198:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800319a:	4b89      	ldr	r3, [pc, #548]	@ (80033c0 <HAL_GPIO_Init+0x234>)
 800319c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800319e:	e194      	b.n	80034ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	2101      	movs	r1, #1
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	fa01 f303 	lsl.w	r3, r1, r3
 80031ac:	4013      	ands	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 8186 	beq.w	80034c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 0303 	and.w	r3, r3, #3
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d005      	beq.n	80031d0 <HAL_GPIO_Init+0x44>
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 0303 	and.w	r3, r3, #3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d130      	bne.n	8003232 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	2203      	movs	r2, #3
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4013      	ands	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	68da      	ldr	r2, [r3, #12]
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003206:	2201      	movs	r2, #1
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	43db      	mvns	r3, r3
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	4013      	ands	r3, r2
 8003214:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	091b      	lsrs	r3, r3, #4
 800321c:	f003 0201 	and.w	r2, r3, #1
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f003 0303 	and.w	r3, r3, #3
 800323a:	2b03      	cmp	r3, #3
 800323c:	d017      	beq.n	800326e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	2203      	movs	r2, #3
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	4013      	ands	r3, r2
 8003254:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	fa02 f303 	lsl.w	r3, r2, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4313      	orrs	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d123      	bne.n	80032c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	08da      	lsrs	r2, r3, #3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	3208      	adds	r2, #8
 8003282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003286:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	220f      	movs	r2, #15
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	43db      	mvns	r3, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	4013      	ands	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	691a      	ldr	r2, [r3, #16]
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	08da      	lsrs	r2, r3, #3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3208      	adds	r2, #8
 80032bc:	69b9      	ldr	r1, [r7, #24]
 80032be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	2203      	movs	r2, #3
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43db      	mvns	r3, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4013      	ands	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f003 0203 	and.w	r2, r3, #3
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 80e0 	beq.w	80034c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003304:	4b2f      	ldr	r3, [pc, #188]	@ (80033c4 <HAL_GPIO_Init+0x238>)
 8003306:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800330a:	4a2e      	ldr	r2, [pc, #184]	@ (80033c4 <HAL_GPIO_Init+0x238>)
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003314:	4b2b      	ldr	r3, [pc, #172]	@ (80033c4 <HAL_GPIO_Init+0x238>)
 8003316:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	60fb      	str	r3, [r7, #12]
 8003320:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003322:	4a29      	ldr	r2, [pc, #164]	@ (80033c8 <HAL_GPIO_Init+0x23c>)
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	089b      	lsrs	r3, r3, #2
 8003328:	3302      	adds	r3, #2
 800332a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800332e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	220f      	movs	r2, #15
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4013      	ands	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a20      	ldr	r2, [pc, #128]	@ (80033cc <HAL_GPIO_Init+0x240>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d052      	beq.n	80033f4 <HAL_GPIO_Init+0x268>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a1f      	ldr	r2, [pc, #124]	@ (80033d0 <HAL_GPIO_Init+0x244>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d031      	beq.n	80033ba <HAL_GPIO_Init+0x22e>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a1e      	ldr	r2, [pc, #120]	@ (80033d4 <HAL_GPIO_Init+0x248>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d02b      	beq.n	80033b6 <HAL_GPIO_Init+0x22a>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a1d      	ldr	r2, [pc, #116]	@ (80033d8 <HAL_GPIO_Init+0x24c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d025      	beq.n	80033b2 <HAL_GPIO_Init+0x226>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a1c      	ldr	r2, [pc, #112]	@ (80033dc <HAL_GPIO_Init+0x250>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d01f      	beq.n	80033ae <HAL_GPIO_Init+0x222>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a1b      	ldr	r2, [pc, #108]	@ (80033e0 <HAL_GPIO_Init+0x254>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d019      	beq.n	80033aa <HAL_GPIO_Init+0x21e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a1a      	ldr	r2, [pc, #104]	@ (80033e4 <HAL_GPIO_Init+0x258>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d013      	beq.n	80033a6 <HAL_GPIO_Init+0x21a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a19      	ldr	r2, [pc, #100]	@ (80033e8 <HAL_GPIO_Init+0x25c>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d00d      	beq.n	80033a2 <HAL_GPIO_Init+0x216>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a18      	ldr	r2, [pc, #96]	@ (80033ec <HAL_GPIO_Init+0x260>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d007      	beq.n	800339e <HAL_GPIO_Init+0x212>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a17      	ldr	r2, [pc, #92]	@ (80033f0 <HAL_GPIO_Init+0x264>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d101      	bne.n	800339a <HAL_GPIO_Init+0x20e>
 8003396:	2309      	movs	r3, #9
 8003398:	e02d      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 800339a:	230a      	movs	r3, #10
 800339c:	e02b      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 800339e:	2308      	movs	r3, #8
 80033a0:	e029      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033a2:	2307      	movs	r3, #7
 80033a4:	e027      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033a6:	2306      	movs	r3, #6
 80033a8:	e025      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033aa:	2305      	movs	r3, #5
 80033ac:	e023      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033ae:	2304      	movs	r3, #4
 80033b0:	e021      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033b2:	2303      	movs	r3, #3
 80033b4:	e01f      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033b6:	2302      	movs	r3, #2
 80033b8:	e01d      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033ba:	2301      	movs	r3, #1
 80033bc:	e01b      	b.n	80033f6 <HAL_GPIO_Init+0x26a>
 80033be:	bf00      	nop
 80033c0:	58000080 	.word	0x58000080
 80033c4:	58024400 	.word	0x58024400
 80033c8:	58000400 	.word	0x58000400
 80033cc:	58020000 	.word	0x58020000
 80033d0:	58020400 	.word	0x58020400
 80033d4:	58020800 	.word	0x58020800
 80033d8:	58020c00 	.word	0x58020c00
 80033dc:	58021000 	.word	0x58021000
 80033e0:	58021400 	.word	0x58021400
 80033e4:	58021800 	.word	0x58021800
 80033e8:	58021c00 	.word	0x58021c00
 80033ec:	58022000 	.word	0x58022000
 80033f0:	58022400 	.word	0x58022400
 80033f4:	2300      	movs	r3, #0
 80033f6:	69fa      	ldr	r2, [r7, #28]
 80033f8:	f002 0203 	and.w	r2, r2, #3
 80033fc:	0092      	lsls	r2, r2, #2
 80033fe:	4093      	lsls	r3, r2
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4313      	orrs	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003406:	4938      	ldr	r1, [pc, #224]	@ (80034e8 <HAL_GPIO_Init+0x35c>)
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	089b      	lsrs	r3, r3, #2
 800340c:	3302      	adds	r3, #2
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003414:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	43db      	mvns	r3, r3
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	4013      	ands	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800343a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003442:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	43db      	mvns	r3, r3
 800344e:	69ba      	ldr	r2, [r7, #24]
 8003450:	4013      	ands	r3, r2
 8003452:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d003      	beq.n	8003468 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003468:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	43db      	mvns	r3, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4013      	ands	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	3301      	adds	r3, #1
 80034c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	fa22 f303 	lsr.w	r3, r2, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f47f ae63 	bne.w	80031a0 <HAL_GPIO_Init+0x14>
  }
}
 80034da:	bf00      	nop
 80034dc:	bf00      	nop
 80034de:	3724      	adds	r7, #36	@ 0x24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	58000400 	.word	0x58000400

080034ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	807b      	strh	r3, [r7, #2]
 80034f8:	4613      	mov	r3, r2
 80034fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034fc:	787b      	ldrb	r3, [r7, #1]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003502:	887a      	ldrh	r2, [r7, #2]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003508:	e003      	b.n	8003512 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800350a:	887b      	ldrh	r3, [r7, #2]
 800350c:	041a      	lsls	r2, r3, #16
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	619a      	str	r2, [r3, #24]
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
	...

08003520 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003528:	4b19      	ldr	r3, [pc, #100]	@ (8003590 <HAL_PWREx_ConfigSupply+0x70>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0304 	and.w	r3, r3, #4
 8003530:	2b04      	cmp	r3, #4
 8003532:	d00a      	beq.n	800354a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003534:	4b16      	ldr	r3, [pc, #88]	@ (8003590 <HAL_PWREx_ConfigSupply+0x70>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	429a      	cmp	r2, r3
 8003540:	d001      	beq.n	8003546 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e01f      	b.n	8003586 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003546:	2300      	movs	r3, #0
 8003548:	e01d      	b.n	8003586 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800354a:	4b11      	ldr	r3, [pc, #68]	@ (8003590 <HAL_PWREx_ConfigSupply+0x70>)
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f023 0207 	bic.w	r2, r3, #7
 8003552:	490f      	ldr	r1, [pc, #60]	@ (8003590 <HAL_PWREx_ConfigSupply+0x70>)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4313      	orrs	r3, r2
 8003558:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800355a:	f7fd fbf3 	bl	8000d44 <HAL_GetTick>
 800355e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003560:	e009      	b.n	8003576 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003562:	f7fd fbef 	bl	8000d44 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003570:	d901      	bls.n	8003576 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e007      	b.n	8003586 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003576:	4b06      	ldr	r3, [pc, #24]	@ (8003590 <HAL_PWREx_ConfigSupply+0x70>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800357e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003582:	d1ee      	bne.n	8003562 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	58024800 	.word	0x58024800

08003594 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08c      	sub	sp, #48	@ 0x30
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d102      	bne.n	80035a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	f000 bc48 	b.w	8003e38 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	f000 8088 	beq.w	80036c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035b6:	4b99      	ldr	r3, [pc, #612]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80035c0:	4b96      	ldr	r3, [pc, #600]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80035c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80035c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c8:	2b10      	cmp	r3, #16
 80035ca:	d007      	beq.n	80035dc <HAL_RCC_OscConfig+0x48>
 80035cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035ce:	2b18      	cmp	r3, #24
 80035d0:	d111      	bne.n	80035f6 <HAL_RCC_OscConfig+0x62>
 80035d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d10c      	bne.n	80035f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035dc:	4b8f      	ldr	r3, [pc, #572]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d06d      	beq.n	80036c4 <HAL_RCC_OscConfig+0x130>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d169      	bne.n	80036c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	f000 bc21 	b.w	8003e38 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fe:	d106      	bne.n	800360e <HAL_RCC_OscConfig+0x7a>
 8003600:	4b86      	ldr	r3, [pc, #536]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a85      	ldr	r2, [pc, #532]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	e02e      	b.n	800366c <HAL_RCC_OscConfig+0xd8>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10c      	bne.n	8003630 <HAL_RCC_OscConfig+0x9c>
 8003616:	4b81      	ldr	r3, [pc, #516]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a80      	ldr	r2, [pc, #512]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 800361c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b7e      	ldr	r3, [pc, #504]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a7d      	ldr	r2, [pc, #500]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003628:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	e01d      	b.n	800366c <HAL_RCC_OscConfig+0xd8>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003638:	d10c      	bne.n	8003654 <HAL_RCC_OscConfig+0xc0>
 800363a:	4b78      	ldr	r3, [pc, #480]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a77      	ldr	r2, [pc, #476]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	4b75      	ldr	r3, [pc, #468]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a74      	ldr	r2, [pc, #464]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 800364c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003650:	6013      	str	r3, [r2, #0]
 8003652:	e00b      	b.n	800366c <HAL_RCC_OscConfig+0xd8>
 8003654:	4b71      	ldr	r3, [pc, #452]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a70      	ldr	r2, [pc, #448]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 800365a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800365e:	6013      	str	r3, [r2, #0]
 8003660:	4b6e      	ldr	r3, [pc, #440]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a6d      	ldr	r2, [pc, #436]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003666:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800366a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d013      	beq.n	800369c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003674:	f7fd fb66 	bl	8000d44 <HAL_GetTick>
 8003678:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800367c:	f7fd fb62 	bl	8000d44 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b64      	cmp	r3, #100	@ 0x64
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e3d4      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800368e:	4b63      	ldr	r3, [pc, #396]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0xe8>
 800369a:	e014      	b.n	80036c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369c:	f7fd fb52 	bl	8000d44 <HAL_GetTick>
 80036a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036a4:	f7fd fb4e 	bl	8000d44 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b64      	cmp	r3, #100	@ 0x64
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e3c0      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80036b6:	4b59      	ldr	r3, [pc, #356]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <HAL_RCC_OscConfig+0x110>
 80036c2:	e000      	b.n	80036c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f000 80ca 	beq.w	8003868 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036d4:	4b51      	ldr	r3, [pc, #324]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036dc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80036de:	4b4f      	ldr	r3, [pc, #316]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80036e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d007      	beq.n	80036fa <HAL_RCC_OscConfig+0x166>
 80036ea:	6a3b      	ldr	r3, [r7, #32]
 80036ec:	2b18      	cmp	r3, #24
 80036ee:	d156      	bne.n	800379e <HAL_RCC_OscConfig+0x20a>
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d151      	bne.n	800379e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036fa:	4b48      	ldr	r3, [pc, #288]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0304 	and.w	r3, r3, #4
 8003702:	2b00      	cmp	r3, #0
 8003704:	d005      	beq.n	8003712 <HAL_RCC_OscConfig+0x17e>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e392      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003712:	4b42      	ldr	r3, [pc, #264]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f023 0219 	bic.w	r2, r3, #25
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	493f      	ldr	r1, [pc, #252]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003720:	4313      	orrs	r3, r2
 8003722:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003724:	f7fd fb0e 	bl	8000d44 <HAL_GetTick>
 8003728:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800372c:	f7fd fb0a 	bl	8000d44 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e37c      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800373e:	4b37      	ldr	r3, [pc, #220]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0304 	and.w	r3, r3, #4
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0f0      	beq.n	800372c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800374a:	f7fd fb2b 	bl	8000da4 <HAL_GetREVID>
 800374e:	4603      	mov	r3, r0
 8003750:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003754:	4293      	cmp	r3, r2
 8003756:	d817      	bhi.n	8003788 <HAL_RCC_OscConfig+0x1f4>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	2b40      	cmp	r3, #64	@ 0x40
 800375e:	d108      	bne.n	8003772 <HAL_RCC_OscConfig+0x1de>
 8003760:	4b2e      	ldr	r3, [pc, #184]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003768:	4a2c      	ldr	r2, [pc, #176]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 800376a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800376e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003770:	e07a      	b.n	8003868 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003772:	4b2a      	ldr	r3, [pc, #168]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	031b      	lsls	r3, r3, #12
 8003780:	4926      	ldr	r1, [pc, #152]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003782:	4313      	orrs	r3, r2
 8003784:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003786:	e06f      	b.n	8003868 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003788:	4b24      	ldr	r3, [pc, #144]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	061b      	lsls	r3, r3, #24
 8003796:	4921      	ldr	r1, [pc, #132]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003798:	4313      	orrs	r3, r2
 800379a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800379c:	e064      	b.n	8003868 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d047      	beq.n	8003836 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80037a6:	4b1d      	ldr	r3, [pc, #116]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f023 0219 	bic.w	r2, r3, #25
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	491a      	ldr	r1, [pc, #104]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b8:	f7fd fac4 	bl	8000d44 <HAL_GetTick>
 80037bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c0:	f7fd fac0 	bl	8000d44 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e332      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037d2:	4b12      	ldr	r3, [pc, #72]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f0      	beq.n	80037c0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037de:	f7fd fae1 	bl	8000da4 <HAL_GetREVID>
 80037e2:	4603      	mov	r3, r0
 80037e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d819      	bhi.n	8003820 <HAL_RCC_OscConfig+0x28c>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	2b40      	cmp	r3, #64	@ 0x40
 80037f2:	d108      	bne.n	8003806 <HAL_RCC_OscConfig+0x272>
 80037f4:	4b09      	ldr	r3, [pc, #36]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80037fc:	4a07      	ldr	r2, [pc, #28]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 80037fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003802:	6053      	str	r3, [r2, #4]
 8003804:	e030      	b.n	8003868 <HAL_RCC_OscConfig+0x2d4>
 8003806:	4b05      	ldr	r3, [pc, #20]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	031b      	lsls	r3, r3, #12
 8003814:	4901      	ldr	r1, [pc, #4]	@ (800381c <HAL_RCC_OscConfig+0x288>)
 8003816:	4313      	orrs	r3, r2
 8003818:	604b      	str	r3, [r1, #4]
 800381a:	e025      	b.n	8003868 <HAL_RCC_OscConfig+0x2d4>
 800381c:	58024400 	.word	0x58024400
 8003820:	4b9a      	ldr	r3, [pc, #616]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	691b      	ldr	r3, [r3, #16]
 800382c:	061b      	lsls	r3, r3, #24
 800382e:	4997      	ldr	r1, [pc, #604]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003830:	4313      	orrs	r3, r2
 8003832:	604b      	str	r3, [r1, #4]
 8003834:	e018      	b.n	8003868 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003836:	4b95      	ldr	r3, [pc, #596]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a94      	ldr	r2, [pc, #592]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 800383c:	f023 0301 	bic.w	r3, r3, #1
 8003840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003842:	f7fd fa7f 	bl	8000d44 <HAL_GetTick>
 8003846:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800384a:	f7fd fa7b 	bl	8000d44 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e2ed      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800385c:	4b8b      	ldr	r3, [pc, #556]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1f0      	bne.n	800384a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 80a9 	beq.w	80039c8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003876:	4b85      	ldr	r3, [pc, #532]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800387e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003880:	4b82      	ldr	r3, [pc, #520]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003884:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	2b08      	cmp	r3, #8
 800388a:	d007      	beq.n	800389c <HAL_RCC_OscConfig+0x308>
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	2b18      	cmp	r3, #24
 8003890:	d13a      	bne.n	8003908 <HAL_RCC_OscConfig+0x374>
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	f003 0303 	and.w	r3, r3, #3
 8003898:	2b01      	cmp	r3, #1
 800389a:	d135      	bne.n	8003908 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800389c:	4b7b      	ldr	r3, [pc, #492]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <HAL_RCC_OscConfig+0x320>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	2b80      	cmp	r3, #128	@ 0x80
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e2c1      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80038b4:	f7fd fa76 	bl	8000da4 <HAL_GetREVID>
 80038b8:	4603      	mov	r3, r0
 80038ba:	f241 0203 	movw	r2, #4099	@ 0x1003
 80038be:	4293      	cmp	r3, r2
 80038c0:	d817      	bhi.n	80038f2 <HAL_RCC_OscConfig+0x35e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	2b20      	cmp	r3, #32
 80038c8:	d108      	bne.n	80038dc <HAL_RCC_OscConfig+0x348>
 80038ca:	4b70      	ldr	r3, [pc, #448]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80038d2:	4a6e      	ldr	r2, [pc, #440]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80038d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80038d8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80038da:	e075      	b.n	80039c8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80038dc:	4b6b      	ldr	r3, [pc, #428]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	069b      	lsls	r3, r3, #26
 80038ea:	4968      	ldr	r1, [pc, #416]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80038f0:	e06a      	b.n	80039c8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80038f2:	4b66      	ldr	r3, [pc, #408]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	061b      	lsls	r3, r3, #24
 8003900:	4962      	ldr	r1, [pc, #392]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003902:	4313      	orrs	r3, r2
 8003904:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003906:	e05f      	b.n	80039c8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d042      	beq.n	8003996 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003910:	4b5e      	ldr	r3, [pc, #376]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a5d      	ldr	r2, [pc, #372]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003916:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800391a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391c:	f7fd fa12 	bl	8000d44 <HAL_GetTick>
 8003920:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003924:	f7fd fa0e 	bl	8000d44 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e280      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003936:	4b55      	ldr	r3, [pc, #340]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0f0      	beq.n	8003924 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003942:	f7fd fa2f 	bl	8000da4 <HAL_GetREVID>
 8003946:	4603      	mov	r3, r0
 8003948:	f241 0203 	movw	r2, #4099	@ 0x1003
 800394c:	4293      	cmp	r3, r2
 800394e:	d817      	bhi.n	8003980 <HAL_RCC_OscConfig+0x3ec>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	2b20      	cmp	r3, #32
 8003956:	d108      	bne.n	800396a <HAL_RCC_OscConfig+0x3d6>
 8003958:	4b4c      	ldr	r3, [pc, #304]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003960:	4a4a      	ldr	r2, [pc, #296]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003962:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003966:	6053      	str	r3, [r2, #4]
 8003968:	e02e      	b.n	80039c8 <HAL_RCC_OscConfig+0x434>
 800396a:	4b48      	ldr	r3, [pc, #288]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	069b      	lsls	r3, r3, #26
 8003978:	4944      	ldr	r1, [pc, #272]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 800397a:	4313      	orrs	r3, r2
 800397c:	604b      	str	r3, [r1, #4]
 800397e:	e023      	b.n	80039c8 <HAL_RCC_OscConfig+0x434>
 8003980:	4b42      	ldr	r3, [pc, #264]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	061b      	lsls	r3, r3, #24
 800398e:	493f      	ldr	r1, [pc, #252]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003990:	4313      	orrs	r3, r2
 8003992:	60cb      	str	r3, [r1, #12]
 8003994:	e018      	b.n	80039c8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003996:	4b3d      	ldr	r3, [pc, #244]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a3c      	ldr	r2, [pc, #240]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 800399c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a2:	f7fd f9cf 	bl	8000d44 <HAL_GetTick>
 80039a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80039aa:	f7fd f9cb 	bl	8000d44 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e23d      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039bc:	4b33      	ldr	r3, [pc, #204]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1f0      	bne.n	80039aa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d036      	beq.n	8003a42 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d019      	beq.n	8003a10 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039dc:	4b2b      	ldr	r3, [pc, #172]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80039de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039e0:	4a2a      	ldr	r2, [pc, #168]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e8:	f7fd f9ac 	bl	8000d44 <HAL_GetTick>
 80039ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f0:	f7fd f9a8 	bl	8000d44 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e21a      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a02:	4b22      	ldr	r3, [pc, #136]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003a04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0f0      	beq.n	80039f0 <HAL_RCC_OscConfig+0x45c>
 8003a0e:	e018      	b.n	8003a42 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a10:	4b1e      	ldr	r3, [pc, #120]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003a12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a14:	4a1d      	ldr	r2, [pc, #116]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003a16:	f023 0301 	bic.w	r3, r3, #1
 8003a1a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1c:	f7fd f992 	bl	8000d44 <HAL_GetTick>
 8003a20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a24:	f7fd f98e 	bl	8000d44 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e200      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a36:	4b15      	ldr	r3, [pc, #84]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003a38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0320 	and.w	r3, r3, #32
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d039      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d01c      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a56:	4b0d      	ldr	r3, [pc, #52]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003a5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a60:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003a62:	f7fd f96f 	bl	8000d44 <HAL_GetTick>
 8003a66:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003a68:	e008      	b.n	8003a7c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a6a:	f7fd f96b 	bl	8000d44 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e1dd      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003a7c:	4b03      	ldr	r3, [pc, #12]	@ (8003a8c <HAL_RCC_OscConfig+0x4f8>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0f0      	beq.n	8003a6a <HAL_RCC_OscConfig+0x4d6>
 8003a88:	e01b      	b.n	8003ac2 <HAL_RCC_OscConfig+0x52e>
 8003a8a:	bf00      	nop
 8003a8c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a90:	4b9b      	ldr	r3, [pc, #620]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a9a      	ldr	r2, [pc, #616]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003a96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a9a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003a9c:	f7fd f952 	bl	8000d44 <HAL_GetTick>
 8003aa0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003aa4:	f7fd f94e 	bl	8000d44 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e1c0      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ab6:	4b92      	ldr	r3, [pc, #584]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f0      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 8081 	beq.w	8003bd2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003ad0:	4b8c      	ldr	r3, [pc, #560]	@ (8003d04 <HAL_RCC_OscConfig+0x770>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a8b      	ldr	r2, [pc, #556]	@ (8003d04 <HAL_RCC_OscConfig+0x770>)
 8003ad6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ada:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003adc:	f7fd f932 	bl	8000d44 <HAL_GetTick>
 8003ae0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae4:	f7fd f92e 	bl	8000d44 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b64      	cmp	r3, #100	@ 0x64
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e1a0      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003af6:	4b83      	ldr	r3, [pc, #524]	@ (8003d04 <HAL_RCC_OscConfig+0x770>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d106      	bne.n	8003b18 <HAL_RCC_OscConfig+0x584>
 8003b0a:	4b7d      	ldr	r3, [pc, #500]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b10:	f043 0301 	orr.w	r3, r3, #1
 8003b14:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b16:	e02d      	b.n	8003b74 <HAL_RCC_OscConfig+0x5e0>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d10c      	bne.n	8003b3a <HAL_RCC_OscConfig+0x5a6>
 8003b20:	4b77      	ldr	r3, [pc, #476]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b24:	4a76      	ldr	r2, [pc, #472]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b26:	f023 0301 	bic.w	r3, r3, #1
 8003b2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b2c:	4b74      	ldr	r3, [pc, #464]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b30:	4a73      	ldr	r2, [pc, #460]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b32:	f023 0304 	bic.w	r3, r3, #4
 8003b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b38:	e01c      	b.n	8003b74 <HAL_RCC_OscConfig+0x5e0>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	2b05      	cmp	r3, #5
 8003b40:	d10c      	bne.n	8003b5c <HAL_RCC_OscConfig+0x5c8>
 8003b42:	4b6f      	ldr	r3, [pc, #444]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b46:	4a6e      	ldr	r2, [pc, #440]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b48:	f043 0304 	orr.w	r3, r3, #4
 8003b4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b4e:	4b6c      	ldr	r3, [pc, #432]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b52:	4a6b      	ldr	r2, [pc, #428]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b5a:	e00b      	b.n	8003b74 <HAL_RCC_OscConfig+0x5e0>
 8003b5c:	4b68      	ldr	r3, [pc, #416]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b60:	4a67      	ldr	r2, [pc, #412]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b62:	f023 0301 	bic.w	r3, r3, #1
 8003b66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b68:	4b65      	ldr	r3, [pc, #404]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6c:	4a64      	ldr	r2, [pc, #400]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b6e:	f023 0304 	bic.w	r3, r3, #4
 8003b72:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d015      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7c:	f7fd f8e2 	bl	8000d44 <HAL_GetTick>
 8003b80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b82:	e00a      	b.n	8003b9a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b84:	f7fd f8de 	bl	8000d44 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e14e      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b9a:	4b59      	ldr	r3, [pc, #356]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d0ee      	beq.n	8003b84 <HAL_RCC_OscConfig+0x5f0>
 8003ba6:	e014      	b.n	8003bd2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba8:	f7fd f8cc 	bl	8000d44 <HAL_GetTick>
 8003bac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bae:	e00a      	b.n	8003bc6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb0:	f7fd f8c8 	bl	8000d44 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e138      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bc6:	4b4e      	ldr	r3, [pc, #312]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1ee      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f000 812d 	beq.w	8003e36 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003bdc:	4b48      	ldr	r3, [pc, #288]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003be4:	2b18      	cmp	r3, #24
 8003be6:	f000 80bd 	beq.w	8003d64 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	f040 809e 	bne.w	8003d30 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf4:	4b42      	ldr	r3, [pc, #264]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a41      	ldr	r2, [pc, #260]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003bfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c00:	f7fd f8a0 	bl	8000d44 <HAL_GetTick>
 8003c04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c08:	f7fd f89c 	bl	8000d44 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e10e      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c1a:	4b39      	ldr	r3, [pc, #228]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1f0      	bne.n	8003c08 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c26:	4b36      	ldr	r3, [pc, #216]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c2a:	4b37      	ldr	r3, [pc, #220]	@ (8003d08 <HAL_RCC_OscConfig+0x774>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003c36:	0112      	lsls	r2, r2, #4
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	4931      	ldr	r1, [pc, #196]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	3b01      	subs	r3, #1
 8003c46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	025b      	lsls	r3, r3, #9
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	431a      	orrs	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	041b      	lsls	r3, r3, #16
 8003c5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003c62:	431a      	orrs	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	061b      	lsls	r3, r3, #24
 8003c6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003c70:	4923      	ldr	r1, [pc, #140]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003c76:	4b22      	ldr	r3, [pc, #136]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7a:	4a21      	ldr	r2, [pc, #132]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c7c:	f023 0301 	bic.w	r3, r3, #1
 8003c80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003c82:	4b1f      	ldr	r3, [pc, #124]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c86:	4b21      	ldr	r3, [pc, #132]	@ (8003d0c <HAL_RCC_OscConfig+0x778>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003c8e:	00d2      	lsls	r2, r2, #3
 8003c90:	491b      	ldr	r1, [pc, #108]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003c96:	4b1a      	ldr	r3, [pc, #104]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9a:	f023 020c 	bic.w	r2, r3, #12
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca2:	4917      	ldr	r1, [pc, #92]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003ca8:	4b15      	ldr	r3, [pc, #84]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cac:	f023 0202 	bic.w	r2, r3, #2
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb4:	4912      	ldr	r1, [pc, #72]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003cba:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cbe:	4a10      	ldr	r2, [pc, #64]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cca:	4a0d      	ldr	r2, [pc, #52]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003ccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003cde:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003ce4:	f043 0301 	orr.w	r3, r3, #1
 8003ce8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cea:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a04      	ldr	r2, [pc, #16]	@ (8003d00 <HAL_RCC_OscConfig+0x76c>)
 8003cf0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf6:	f7fd f825 	bl	8000d44 <HAL_GetTick>
 8003cfa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003cfc:	e011      	b.n	8003d22 <HAL_RCC_OscConfig+0x78e>
 8003cfe:	bf00      	nop
 8003d00:	58024400 	.word	0x58024400
 8003d04:	58024800 	.word	0x58024800
 8003d08:	fffffc0c 	.word	0xfffffc0c
 8003d0c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d10:	f7fd f818 	bl	8000d44 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e08a      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d22:	4b47      	ldr	r3, [pc, #284]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0f0      	beq.n	8003d10 <HAL_RCC_OscConfig+0x77c>
 8003d2e:	e082      	b.n	8003e36 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d30:	4b43      	ldr	r3, [pc, #268]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a42      	ldr	r2, [pc, #264]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003d36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3c:	f7fd f802 	bl	8000d44 <HAL_GetTick>
 8003d40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d44:	f7fc fffe 	bl	8000d44 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e070      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d56:	4b3a      	ldr	r3, [pc, #232]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1f0      	bne.n	8003d44 <HAL_RCC_OscConfig+0x7b0>
 8003d62:	e068      	b.n	8003e36 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003d64:	4b36      	ldr	r3, [pc, #216]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d68:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003d6a:	4b35      	ldr	r3, [pc, #212]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d031      	beq.n	8003ddc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	f003 0203 	and.w	r2, r3, #3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d12a      	bne.n	8003ddc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d122      	bne.n	8003ddc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d11a      	bne.n	8003ddc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	0a5b      	lsrs	r3, r3, #9
 8003daa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003db2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d111      	bne.n	8003ddc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	0c1b      	lsrs	r3, r3, #16
 8003dbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d108      	bne.n	8003ddc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	0e1b      	lsrs	r3, r3, #24
 8003dce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d001      	beq.n	8003de0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e02b      	b.n	8003e38 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003de0:	4b17      	ldr	r3, [pc, #92]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003de4:	08db      	lsrs	r3, r3, #3
 8003de6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003dea:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d01f      	beq.n	8003e36 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003df6:	4b12      	ldr	r3, [pc, #72]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfa:	4a11      	ldr	r2, [pc, #68]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003dfc:	f023 0301 	bic.w	r3, r3, #1
 8003e00:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e02:	f7fc ff9f 	bl	8000d44 <HAL_GetTick>
 8003e06:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003e08:	bf00      	nop
 8003e0a:	f7fc ff9b 	bl	8000d44 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d0f9      	beq.n	8003e0a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003e16:	4b0a      	ldr	r3, [pc, #40]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003e18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e44 <HAL_RCC_OscConfig+0x8b0>)
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003e22:	00d2      	lsls	r2, r2, #3
 8003e24:	4906      	ldr	r1, [pc, #24]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003e2a:	4b05      	ldr	r3, [pc, #20]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	4a04      	ldr	r2, [pc, #16]	@ (8003e40 <HAL_RCC_OscConfig+0x8ac>)
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3730      	adds	r7, #48	@ 0x30
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	58024400 	.word	0x58024400
 8003e44:	ffff0007 	.word	0xffff0007

08003e48 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e19c      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e5c:	4b8a      	ldr	r3, [pc, #552]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 030f 	and.w	r3, r3, #15
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d910      	bls.n	8003e8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e6a:	4b87      	ldr	r3, [pc, #540]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f023 020f 	bic.w	r2, r3, #15
 8003e72:	4985      	ldr	r1, [pc, #532]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e7a:	4b83      	ldr	r3, [pc, #524]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d001      	beq.n	8003e8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e184      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d010      	beq.n	8003eba <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	4b7b      	ldr	r3, [pc, #492]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d908      	bls.n	8003eba <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003ea8:	4b78      	ldr	r3, [pc, #480]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	4975      	ldr	r1, [pc, #468]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d010      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	695a      	ldr	r2, [r3, #20]
 8003eca:	4b70      	ldr	r3, [pc, #448]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d908      	bls.n	8003ee8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003ed6:	4b6d      	ldr	r3, [pc, #436]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003ed8:	69db      	ldr	r3, [r3, #28]
 8003eda:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	496a      	ldr	r1, [pc, #424]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0310 	and.w	r3, r3, #16
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d010      	beq.n	8003f16 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699a      	ldr	r2, [r3, #24]
 8003ef8:	4b64      	ldr	r3, [pc, #400]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d908      	bls.n	8003f16 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003f04:	4b61      	ldr	r3, [pc, #388]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f06:	69db      	ldr	r3, [r3, #28]
 8003f08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	495e      	ldr	r1, [pc, #376]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0320 	and.w	r3, r3, #32
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d010      	beq.n	8003f44 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	69da      	ldr	r2, [r3, #28]
 8003f26:	4b59      	ldr	r3, [pc, #356]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d908      	bls.n	8003f44 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003f32:	4b56      	ldr	r3, [pc, #344]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	4953      	ldr	r1, [pc, #332]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d010      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68da      	ldr	r2, [r3, #12]
 8003f54:	4b4d      	ldr	r3, [pc, #308]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	f003 030f 	and.w	r3, r3, #15
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d908      	bls.n	8003f72 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f60:	4b4a      	ldr	r3, [pc, #296]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	f023 020f 	bic.w	r2, r3, #15
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	4947      	ldr	r1, [pc, #284]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d055      	beq.n	800402a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003f7e:	4b43      	ldr	r3, [pc, #268]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	4940      	ldr	r1, [pc, #256]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d107      	bne.n	8003fa8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f98:	4b3c      	ldr	r3, [pc, #240]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d121      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e0f6      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d107      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fb0:	4b36      	ldr	r3, [pc, #216]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d115      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e0ea      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d107      	bne.n	8003fd8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003fc8:	4b30      	ldr	r3, [pc, #192]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d109      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e0de      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fd8:	4b2c      	ldr	r3, [pc, #176]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0d6      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fe8:	4b28      	ldr	r3, [pc, #160]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	f023 0207 	bic.w	r2, r3, #7
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	4925      	ldr	r1, [pc, #148]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ffa:	f7fc fea3 	bl	8000d44 <HAL_GetTick>
 8003ffe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004000:	e00a      	b.n	8004018 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004002:	f7fc fe9f 	bl	8000d44 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004010:	4293      	cmp	r3, r2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e0be      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004018:	4b1c      	ldr	r3, [pc, #112]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	429a      	cmp	r2, r3
 8004028:	d1eb      	bne.n	8004002 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d010      	beq.n	8004058 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	4b14      	ldr	r3, [pc, #80]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	429a      	cmp	r2, r3
 8004044:	d208      	bcs.n	8004058 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004046:	4b11      	ldr	r3, [pc, #68]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	f023 020f 	bic.w	r2, r3, #15
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	490e      	ldr	r1, [pc, #56]	@ (800408c <HAL_RCC_ClockConfig+0x244>)
 8004054:	4313      	orrs	r3, r2
 8004056:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004058:	4b0b      	ldr	r3, [pc, #44]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d214      	bcs.n	8004090 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004066:	4b08      	ldr	r3, [pc, #32]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f023 020f 	bic.w	r2, r3, #15
 800406e:	4906      	ldr	r1, [pc, #24]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	4313      	orrs	r3, r2
 8004074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004076:	4b04      	ldr	r3, [pc, #16]	@ (8004088 <HAL_RCC_ClockConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d005      	beq.n	8004090 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e086      	b.n	8004196 <HAL_RCC_ClockConfig+0x34e>
 8004088:	52002000 	.word	0x52002000
 800408c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	d010      	beq.n	80040be <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	691a      	ldr	r2, [r3, #16]
 80040a0:	4b3f      	ldr	r3, [pc, #252]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d208      	bcs.n	80040be <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80040ac:	4b3c      	ldr	r3, [pc, #240]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	4939      	ldr	r1, [pc, #228]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0308 	and.w	r3, r3, #8
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d010      	beq.n	80040ec <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	695a      	ldr	r2, [r3, #20]
 80040ce:	4b34      	ldr	r3, [pc, #208]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d208      	bcs.n	80040ec <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80040da:	4b31      	ldr	r3, [pc, #196]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	492e      	ldr	r1, [pc, #184]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0310 	and.w	r3, r3, #16
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d010      	beq.n	800411a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	699a      	ldr	r2, [r3, #24]
 80040fc:	4b28      	ldr	r3, [pc, #160]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 80040fe:	69db      	ldr	r3, [r3, #28]
 8004100:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004104:	429a      	cmp	r2, r3
 8004106:	d208      	bcs.n	800411a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004108:	4b25      	ldr	r3, [pc, #148]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 800410a:	69db      	ldr	r3, [r3, #28]
 800410c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	4922      	ldr	r1, [pc, #136]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 8004116:	4313      	orrs	r3, r2
 8004118:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0320 	and.w	r3, r3, #32
 8004122:	2b00      	cmp	r3, #0
 8004124:	d010      	beq.n	8004148 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	69da      	ldr	r2, [r3, #28]
 800412a:	4b1d      	ldr	r3, [pc, #116]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004132:	429a      	cmp	r2, r3
 8004134:	d208      	bcs.n	8004148 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004136:	4b1a      	ldr	r3, [pc, #104]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	4917      	ldr	r1, [pc, #92]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 8004144:	4313      	orrs	r3, r2
 8004146:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004148:	f000 f834 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800414c:	4602      	mov	r2, r0
 800414e:	4b14      	ldr	r3, [pc, #80]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	0a1b      	lsrs	r3, r3, #8
 8004154:	f003 030f 	and.w	r3, r3, #15
 8004158:	4912      	ldr	r1, [pc, #72]	@ (80041a4 <HAL_RCC_ClockConfig+0x35c>)
 800415a:	5ccb      	ldrb	r3, [r1, r3]
 800415c:	f003 031f 	and.w	r3, r3, #31
 8004160:	fa22 f303 	lsr.w	r3, r2, r3
 8004164:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004166:	4b0e      	ldr	r3, [pc, #56]	@ (80041a0 <HAL_RCC_ClockConfig+0x358>)
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	f003 030f 	and.w	r3, r3, #15
 800416e:	4a0d      	ldr	r2, [pc, #52]	@ (80041a4 <HAL_RCC_ClockConfig+0x35c>)
 8004170:	5cd3      	ldrb	r3, [r2, r3]
 8004172:	f003 031f 	and.w	r3, r3, #31
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
 800417c:	4a0a      	ldr	r2, [pc, #40]	@ (80041a8 <HAL_RCC_ClockConfig+0x360>)
 800417e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004180:	4a0a      	ldr	r2, [pc, #40]	@ (80041ac <HAL_RCC_ClockConfig+0x364>)
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004186:	4b0a      	ldr	r3, [pc, #40]	@ (80041b0 <HAL_RCC_ClockConfig+0x368>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7fc fd90 	bl	8000cb0 <HAL_InitTick>
 8004190:	4603      	mov	r3, r0
 8004192:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004194:	7bfb      	ldrb	r3, [r7, #15]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3718      	adds	r7, #24
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	58024400 	.word	0x58024400
 80041a4:	08005c7c 	.word	0x08005c7c
 80041a8:	24000004 	.word	0x24000004
 80041ac:	24000000 	.word	0x24000000
 80041b0:	24000008 	.word	0x24000008

080041b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b089      	sub	sp, #36	@ 0x24
 80041b8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041ba:	4bb3      	ldr	r3, [pc, #716]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041c2:	2b18      	cmp	r3, #24
 80041c4:	f200 8155 	bhi.w	8004472 <HAL_RCC_GetSysClockFreq+0x2be>
 80041c8:	a201      	add	r2, pc, #4	@ (adr r2, 80041d0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80041ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ce:	bf00      	nop
 80041d0:	08004235 	.word	0x08004235
 80041d4:	08004473 	.word	0x08004473
 80041d8:	08004473 	.word	0x08004473
 80041dc:	08004473 	.word	0x08004473
 80041e0:	08004473 	.word	0x08004473
 80041e4:	08004473 	.word	0x08004473
 80041e8:	08004473 	.word	0x08004473
 80041ec:	08004473 	.word	0x08004473
 80041f0:	0800425b 	.word	0x0800425b
 80041f4:	08004473 	.word	0x08004473
 80041f8:	08004473 	.word	0x08004473
 80041fc:	08004473 	.word	0x08004473
 8004200:	08004473 	.word	0x08004473
 8004204:	08004473 	.word	0x08004473
 8004208:	08004473 	.word	0x08004473
 800420c:	08004473 	.word	0x08004473
 8004210:	08004261 	.word	0x08004261
 8004214:	08004473 	.word	0x08004473
 8004218:	08004473 	.word	0x08004473
 800421c:	08004473 	.word	0x08004473
 8004220:	08004473 	.word	0x08004473
 8004224:	08004473 	.word	0x08004473
 8004228:	08004473 	.word	0x08004473
 800422c:	08004473 	.word	0x08004473
 8004230:	08004267 	.word	0x08004267
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004234:	4b94      	ldr	r3, [pc, #592]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b00      	cmp	r3, #0
 800423e:	d009      	beq.n	8004254 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004240:	4b91      	ldr	r3, [pc, #580]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	08db      	lsrs	r3, r3, #3
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	4a90      	ldr	r2, [pc, #576]	@ (800448c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800424c:	fa22 f303 	lsr.w	r3, r2, r3
 8004250:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004252:	e111      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004254:	4b8d      	ldr	r3, [pc, #564]	@ (800448c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004256:	61bb      	str	r3, [r7, #24]
      break;
 8004258:	e10e      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800425a:	4b8d      	ldr	r3, [pc, #564]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800425c:	61bb      	str	r3, [r7, #24]
      break;
 800425e:	e10b      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004260:	4b8c      	ldr	r3, [pc, #560]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004262:	61bb      	str	r3, [r7, #24]
      break;
 8004264:	e108      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004266:	4b88      	ldr	r3, [pc, #544]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426a:	f003 0303 	and.w	r3, r3, #3
 800426e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004270:	4b85      	ldr	r3, [pc, #532]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004274:	091b      	lsrs	r3, r3, #4
 8004276:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800427a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800427c:	4b82      	ldr	r3, [pc, #520]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800427e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004286:	4b80      	ldr	r3, [pc, #512]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428a:	08db      	lsrs	r3, r3, #3
 800428c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	fb02 f303 	mul.w	r3, r2, r3
 8004296:	ee07 3a90 	vmov	s15, r3
 800429a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800429e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 80e1 	beq.w	800446c <HAL_RCC_GetSysClockFreq+0x2b8>
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	f000 8083 	beq.w	80043b8 <HAL_RCC_GetSysClockFreq+0x204>
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	f200 80a1 	bhi.w	80043fc <HAL_RCC_GetSysClockFreq+0x248>
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d003      	beq.n	80042c8 <HAL_RCC_GetSysClockFreq+0x114>
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d056      	beq.n	8004374 <HAL_RCC_GetSysClockFreq+0x1c0>
 80042c6:	e099      	b.n	80043fc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0320 	and.w	r3, r3, #32
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d02d      	beq.n	8004330 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042d4:	4b6c      	ldr	r3, [pc, #432]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	08db      	lsrs	r3, r3, #3
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	4a6b      	ldr	r2, [pc, #428]	@ (800448c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80042e0:	fa22 f303 	lsr.w	r3, r2, r3
 80042e4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	ee07 3a90 	vmov	s15, r3
 80042ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	ee07 3a90 	vmov	s15, r3
 80042f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042fe:	4b62      	ldr	r3, [pc, #392]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004306:	ee07 3a90 	vmov	s15, r3
 800430a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800430e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004312:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004498 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800431a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800431e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800432a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800432e:	e087      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	ee07 3a90 	vmov	s15, r3
 8004336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800433a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800449c <HAL_RCC_GetSysClockFreq+0x2e8>
 800433e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004342:	4b51      	ldr	r3, [pc, #324]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800434a:	ee07 3a90 	vmov	s15, r3
 800434e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004352:	ed97 6a02 	vldr	s12, [r7, #8]
 8004356:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004498 <HAL_RCC_GetSysClockFreq+0x2e4>
 800435a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800435e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800436a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800436e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004372:	e065      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	ee07 3a90 	vmov	s15, r3
 800437a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80044a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004386:	4b40      	ldr	r3, [pc, #256]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800438e:	ee07 3a90 	vmov	s15, r3
 8004392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004396:	ed97 6a02 	vldr	s12, [r7, #8]
 800439a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004498 <HAL_RCC_GetSysClockFreq+0x2e4>
 800439e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80043b6:	e043      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	ee07 3a90 	vmov	s15, r3
 80043be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043c2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80044a4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80043c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043d2:	ee07 3a90 	vmov	s15, r3
 80043d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043da:	ed97 6a02 	vldr	s12, [r7, #8]
 80043de:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004498 <HAL_RCC_GetSysClockFreq+0x2e4>
 80043e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80043fa:	e021      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	ee07 3a90 	vmov	s15, r3
 8004402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004406:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80044a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800440a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800440e:	4b1e      	ldr	r3, [pc, #120]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004416:	ee07 3a90 	vmov	s15, r3
 800441a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800441e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004422:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004498 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800442a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800442e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800443a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800443e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004440:	4b11      	ldr	r3, [pc, #68]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004444:	0a5b      	lsrs	r3, r3, #9
 8004446:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800444a:	3301      	adds	r3, #1
 800444c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	ee07 3a90 	vmov	s15, r3
 8004454:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004458:	edd7 6a07 	vldr	s13, [r7, #28]
 800445c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004460:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004464:	ee17 3a90 	vmov	r3, s15
 8004468:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800446a:	e005      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	61bb      	str	r3, [r7, #24]
      break;
 8004470:	e002      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004472:	4b07      	ldr	r3, [pc, #28]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004474:	61bb      	str	r3, [r7, #24]
      break;
 8004476:	bf00      	nop
  }

  return sysclockfreq;
 8004478:	69bb      	ldr	r3, [r7, #24]
}
 800447a:	4618      	mov	r0, r3
 800447c:	3724      	adds	r7, #36	@ 0x24
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	58024400 	.word	0x58024400
 800448c:	03d09000 	.word	0x03d09000
 8004490:	003d0900 	.word	0x003d0900
 8004494:	007a1200 	.word	0x007a1200
 8004498:	46000000 	.word	0x46000000
 800449c:	4c742400 	.word	0x4c742400
 80044a0:	4a742400 	.word	0x4a742400
 80044a4:	4af42400 	.word	0x4af42400

080044a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e049      	b.n	800454e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d106      	bne.n	80044d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fc faf6 	bl	8000ac0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3304      	adds	r3, #4
 80044e4:	4619      	mov	r1, r3
 80044e6:	4610      	mov	r0, r2
 80044e8:	f000 fc60 	bl	8004dac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
 8004564:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004566:	2300      	movs	r3, #0
 8004568:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d109      	bne.n	8004584 <HAL_TIM_PWM_Start_DMA+0x2c>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	bf0c      	ite	eq
 800457c:	2301      	moveq	r3, #1
 800457e:	2300      	movne	r3, #0
 8004580:	b2db      	uxtb	r3, r3
 8004582:	e03c      	b.n	80045fe <HAL_TIM_PWM_Start_DMA+0xa6>
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2b04      	cmp	r3, #4
 8004588:	d109      	bne.n	800459e <HAL_TIM_PWM_Start_DMA+0x46>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	bf0c      	ite	eq
 8004596:	2301      	moveq	r3, #1
 8004598:	2300      	movne	r3, #0
 800459a:	b2db      	uxtb	r3, r3
 800459c:	e02f      	b.n	80045fe <HAL_TIM_PWM_Start_DMA+0xa6>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d109      	bne.n	80045b8 <HAL_TIM_PWM_Start_DMA+0x60>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	bf0c      	ite	eq
 80045b0:	2301      	moveq	r3, #1
 80045b2:	2300      	movne	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	e022      	b.n	80045fe <HAL_TIM_PWM_Start_DMA+0xa6>
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2b0c      	cmp	r3, #12
 80045bc:	d109      	bne.n	80045d2 <HAL_TIM_PWM_Start_DMA+0x7a>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	bf0c      	ite	eq
 80045ca:	2301      	moveq	r3, #1
 80045cc:	2300      	movne	r3, #0
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	e015      	b.n	80045fe <HAL_TIM_PWM_Start_DMA+0xa6>
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	2b10      	cmp	r3, #16
 80045d6:	d109      	bne.n	80045ec <HAL_TIM_PWM_Start_DMA+0x94>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	bf0c      	ite	eq
 80045e4:	2301      	moveq	r3, #1
 80045e6:	2300      	movne	r3, #0
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	e008      	b.n	80045fe <HAL_TIM_PWM_Start_DMA+0xa6>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	bf0c      	ite	eq
 80045f8:	2301      	moveq	r3, #1
 80045fa:	2300      	movne	r3, #0
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8004602:	2302      	movs	r3, #2
 8004604:	e1b0      	b.n	8004968 <HAL_TIM_PWM_Start_DMA+0x410>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d109      	bne.n	8004620 <HAL_TIM_PWM_Start_DMA+0xc8>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b01      	cmp	r3, #1
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	e03c      	b.n	800469a <HAL_TIM_PWM_Start_DMA+0x142>
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	2b04      	cmp	r3, #4
 8004624:	d109      	bne.n	800463a <HAL_TIM_PWM_Start_DMA+0xe2>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b01      	cmp	r3, #1
 8004630:	bf0c      	ite	eq
 8004632:	2301      	moveq	r3, #1
 8004634:	2300      	movne	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	e02f      	b.n	800469a <HAL_TIM_PWM_Start_DMA+0x142>
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d109      	bne.n	8004654 <HAL_TIM_PWM_Start_DMA+0xfc>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b01      	cmp	r3, #1
 800464a:	bf0c      	ite	eq
 800464c:	2301      	moveq	r3, #1
 800464e:	2300      	movne	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	e022      	b.n	800469a <HAL_TIM_PWM_Start_DMA+0x142>
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b0c      	cmp	r3, #12
 8004658:	d109      	bne.n	800466e <HAL_TIM_PWM_Start_DMA+0x116>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b01      	cmp	r3, #1
 8004664:	bf0c      	ite	eq
 8004666:	2301      	moveq	r3, #1
 8004668:	2300      	movne	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	e015      	b.n	800469a <HAL_TIM_PWM_Start_DMA+0x142>
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2b10      	cmp	r3, #16
 8004672:	d109      	bne.n	8004688 <HAL_TIM_PWM_Start_DMA+0x130>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b01      	cmp	r3, #1
 800467e:	bf0c      	ite	eq
 8004680:	2301      	moveq	r3, #1
 8004682:	2300      	movne	r3, #0
 8004684:	b2db      	uxtb	r3, r3
 8004686:	e008      	b.n	800469a <HAL_TIM_PWM_Start_DMA+0x142>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b01      	cmp	r3, #1
 8004692:	bf0c      	ite	eq
 8004694:	2301      	moveq	r3, #1
 8004696:	2300      	movne	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d034      	beq.n	8004708 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d002      	beq.n	80046aa <HAL_TIM_PWM_Start_DMA+0x152>
 80046a4:	887b      	ldrh	r3, [r7, #2]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e15c      	b.n	8004968 <HAL_TIM_PWM_Start_DMA+0x410>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d104      	bne.n	80046be <HAL_TIM_PWM_Start_DMA+0x166>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046bc:	e026      	b.n	800470c <HAL_TIM_PWM_Start_DMA+0x1b4>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d104      	bne.n	80046ce <HAL_TIM_PWM_Start_DMA+0x176>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046cc:	e01e      	b.n	800470c <HAL_TIM_PWM_Start_DMA+0x1b4>
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d104      	bne.n	80046de <HAL_TIM_PWM_Start_DMA+0x186>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046dc:	e016      	b.n	800470c <HAL_TIM_PWM_Start_DMA+0x1b4>
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2b0c      	cmp	r3, #12
 80046e2:	d104      	bne.n	80046ee <HAL_TIM_PWM_Start_DMA+0x196>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2202      	movs	r2, #2
 80046e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046ec:	e00e      	b.n	800470c <HAL_TIM_PWM_Start_DMA+0x1b4>
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b10      	cmp	r3, #16
 80046f2:	d104      	bne.n	80046fe <HAL_TIM_PWM_Start_DMA+0x1a6>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2202      	movs	r2, #2
 80046f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046fc:	e006      	b.n	800470c <HAL_TIM_PWM_Start_DMA+0x1b4>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2202      	movs	r2, #2
 8004702:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004706:	e001      	b.n	800470c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e12d      	b.n	8004968 <HAL_TIM_PWM_Start_DMA+0x410>
  }

  switch (Channel)
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	2b0c      	cmp	r3, #12
 8004710:	f200 80ae 	bhi.w	8004870 <HAL_TIM_PWM_Start_DMA+0x318>
 8004714:	a201      	add	r2, pc, #4	@ (adr r2, 800471c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8004716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471a:	bf00      	nop
 800471c:	08004751 	.word	0x08004751
 8004720:	08004871 	.word	0x08004871
 8004724:	08004871 	.word	0x08004871
 8004728:	08004871 	.word	0x08004871
 800472c:	08004799 	.word	0x08004799
 8004730:	08004871 	.word	0x08004871
 8004734:	08004871 	.word	0x08004871
 8004738:	08004871 	.word	0x08004871
 800473c:	080047e1 	.word	0x080047e1
 8004740:	08004871 	.word	0x08004871
 8004744:	08004871 	.word	0x08004871
 8004748:	08004871 	.word	0x08004871
 800474c:	08004829 	.word	0x08004829
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004754:	4a86      	ldr	r2, [pc, #536]	@ (8004970 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004756:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475c:	4a85      	ldr	r2, [pc, #532]	@ (8004974 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800475e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004764:	4a84      	ldr	r2, [pc, #528]	@ (8004978 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004766:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800476c:	6879      	ldr	r1, [r7, #4]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3334      	adds	r3, #52	@ 0x34
 8004774:	461a      	mov	r2, r3
 8004776:	887b      	ldrh	r3, [r7, #2]
 8004778:	f7fc ff8c 	bl	8001694 <HAL_DMA_Start_IT>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e0f0      	b.n	8004968 <HAL_TIM_PWM_Start_DMA+0x410>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68da      	ldr	r2, [r3, #12]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004794:	60da      	str	r2, [r3, #12]
      break;
 8004796:	e06e      	b.n	8004876 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479c:	4a74      	ldr	r2, [pc, #464]	@ (8004970 <HAL_TIM_PWM_Start_DMA+0x418>)
 800479e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a4:	4a73      	ldr	r2, [pc, #460]	@ (8004974 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80047a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ac:	4a72      	ldr	r2, [pc, #456]	@ (8004978 <HAL_TIM_PWM_Start_DMA+0x420>)
 80047ae:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	3338      	adds	r3, #56	@ 0x38
 80047bc:	461a      	mov	r2, r3
 80047be:	887b      	ldrh	r3, [r7, #2]
 80047c0:	f7fc ff68 	bl	8001694 <HAL_DMA_Start_IT>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e0cc      	b.n	8004968 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	68da      	ldr	r2, [r3, #12]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047dc:	60da      	str	r2, [r3, #12]
      break;
 80047de:	e04a      	b.n	8004876 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e4:	4a62      	ldr	r2, [pc, #392]	@ (8004970 <HAL_TIM_PWM_Start_DMA+0x418>)
 80047e6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ec:	4a61      	ldr	r2, [pc, #388]	@ (8004974 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80047ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f4:	4a60      	ldr	r2, [pc, #384]	@ (8004978 <HAL_TIM_PWM_Start_DMA+0x420>)
 80047f6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80047fc:	6879      	ldr	r1, [r7, #4]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	333c      	adds	r3, #60	@ 0x3c
 8004804:	461a      	mov	r2, r3
 8004806:	887b      	ldrh	r3, [r7, #2]
 8004808:	f7fc ff44 	bl	8001694 <HAL_DMA_Start_IT>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e0a8      	b.n	8004968 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68da      	ldr	r2, [r3, #12]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004824:	60da      	str	r2, [r3, #12]
      break;
 8004826:	e026      	b.n	8004876 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482c:	4a50      	ldr	r2, [pc, #320]	@ (8004970 <HAL_TIM_PWM_Start_DMA+0x418>)
 800482e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004834:	4a4f      	ldr	r2, [pc, #316]	@ (8004974 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483c:	4a4e      	ldr	r2, [pc, #312]	@ (8004978 <HAL_TIM_PWM_Start_DMA+0x420>)
 800483e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004844:	6879      	ldr	r1, [r7, #4]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	3340      	adds	r3, #64	@ 0x40
 800484c:	461a      	mov	r2, r3
 800484e:	887b      	ldrh	r3, [r7, #2]
 8004850:	f7fc ff20 	bl	8001694 <HAL_DMA_Start_IT>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e084      	b.n	8004968 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68da      	ldr	r2, [r3, #12]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800486c:	60da      	str	r2, [r3, #12]
      break;
 800486e:	e002      	b.n	8004876 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	75fb      	strb	r3, [r7, #23]
      break;
 8004874:	bf00      	nop
  }

  if (status == HAL_OK)
 8004876:	7dfb      	ldrb	r3, [r7, #23]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d174      	bne.n	8004966 <HAL_TIM_PWM_Start_DMA+0x40e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2201      	movs	r2, #1
 8004882:	68b9      	ldr	r1, [r7, #8]
 8004884:	4618      	mov	r0, r3
 8004886:	f000 fe07 	bl	8005498 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a3b      	ldr	r2, [pc, #236]	@ (800497c <HAL_TIM_PWM_Start_DMA+0x424>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d013      	beq.n	80048bc <HAL_TIM_PWM_Start_DMA+0x364>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a39      	ldr	r2, [pc, #228]	@ (8004980 <HAL_TIM_PWM_Start_DMA+0x428>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00e      	beq.n	80048bc <HAL_TIM_PWM_Start_DMA+0x364>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a38      	ldr	r2, [pc, #224]	@ (8004984 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d009      	beq.n	80048bc <HAL_TIM_PWM_Start_DMA+0x364>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a36      	ldr	r2, [pc, #216]	@ (8004988 <HAL_TIM_PWM_Start_DMA+0x430>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d004      	beq.n	80048bc <HAL_TIM_PWM_Start_DMA+0x364>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a35      	ldr	r2, [pc, #212]	@ (800498c <HAL_TIM_PWM_Start_DMA+0x434>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d101      	bne.n	80048c0 <HAL_TIM_PWM_Start_DMA+0x368>
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <HAL_TIM_PWM_Start_DMA+0x36a>
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d007      	beq.n	80048d6 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a28      	ldr	r2, [pc, #160]	@ (800497c <HAL_TIM_PWM_Start_DMA+0x424>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d022      	beq.n	8004926 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e8:	d01d      	beq.n	8004926 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a28      	ldr	r2, [pc, #160]	@ (8004990 <HAL_TIM_PWM_Start_DMA+0x438>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d018      	beq.n	8004926 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a26      	ldr	r2, [pc, #152]	@ (8004994 <HAL_TIM_PWM_Start_DMA+0x43c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d013      	beq.n	8004926 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a25      	ldr	r2, [pc, #148]	@ (8004998 <HAL_TIM_PWM_Start_DMA+0x440>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d00e      	beq.n	8004926 <HAL_TIM_PWM_Start_DMA+0x3ce>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a1c      	ldr	r2, [pc, #112]	@ (8004980 <HAL_TIM_PWM_Start_DMA+0x428>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d009      	beq.n	8004926 <HAL_TIM_PWM_Start_DMA+0x3ce>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a21      	ldr	r2, [pc, #132]	@ (800499c <HAL_TIM_PWM_Start_DMA+0x444>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d004      	beq.n	8004926 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a18      	ldr	r2, [pc, #96]	@ (8004984 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d115      	bne.n	8004952 <HAL_TIM_PWM_Start_DMA+0x3fa>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	4b1c      	ldr	r3, [pc, #112]	@ (80049a0 <HAL_TIM_PWM_Start_DMA+0x448>)
 800492e:	4013      	ands	r3, r2
 8004930:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	2b06      	cmp	r3, #6
 8004936:	d015      	beq.n	8004964 <HAL_TIM_PWM_Start_DMA+0x40c>
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800493e:	d011      	beq.n	8004964 <HAL_TIM_PWM_Start_DMA+0x40c>
      {
        __HAL_TIM_ENABLE(htim);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f042 0201 	orr.w	r2, r2, #1
 800494e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004950:	e008      	b.n	8004964 <HAL_TIM_PWM_Start_DMA+0x40c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0201 	orr.w	r2, r2, #1
 8004960:	601a      	str	r2, [r3, #0]
 8004962:	e000      	b.n	8004966 <HAL_TIM_PWM_Start_DMA+0x40e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004964:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004966:	7dfb      	ldrb	r3, [r7, #23]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	08004c9b 	.word	0x08004c9b
 8004974:	08004d43 	.word	0x08004d43
 8004978:	08004c09 	.word	0x08004c09
 800497c:	40010000 	.word	0x40010000
 8004980:	40010400 	.word	0x40010400
 8004984:	40014000 	.word	0x40014000
 8004988:	40014400 	.word	0x40014400
 800498c:	40014800 	.word	0x40014800
 8004990:	40000400 	.word	0x40000400
 8004994:	40000800 	.word	0x40000800
 8004998:	40000c00 	.word	0x40000c00
 800499c:	40001800 	.word	0x40001800
 80049a0:	00010007 	.word	0x00010007

080049a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049b0:	2300      	movs	r3, #0
 80049b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d101      	bne.n	80049c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049be:	2302      	movs	r3, #2
 80049c0:	e0ff      	b.n	8004bc2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2b14      	cmp	r3, #20
 80049ce:	f200 80f0 	bhi.w	8004bb2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80049d2:	a201      	add	r2, pc, #4	@ (adr r2, 80049d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d8:	08004a2d 	.word	0x08004a2d
 80049dc:	08004bb3 	.word	0x08004bb3
 80049e0:	08004bb3 	.word	0x08004bb3
 80049e4:	08004bb3 	.word	0x08004bb3
 80049e8:	08004a6d 	.word	0x08004a6d
 80049ec:	08004bb3 	.word	0x08004bb3
 80049f0:	08004bb3 	.word	0x08004bb3
 80049f4:	08004bb3 	.word	0x08004bb3
 80049f8:	08004aaf 	.word	0x08004aaf
 80049fc:	08004bb3 	.word	0x08004bb3
 8004a00:	08004bb3 	.word	0x08004bb3
 8004a04:	08004bb3 	.word	0x08004bb3
 8004a08:	08004aef 	.word	0x08004aef
 8004a0c:	08004bb3 	.word	0x08004bb3
 8004a10:	08004bb3 	.word	0x08004bb3
 8004a14:	08004bb3 	.word	0x08004bb3
 8004a18:	08004b31 	.word	0x08004b31
 8004a1c:	08004bb3 	.word	0x08004bb3
 8004a20:	08004bb3 	.word	0x08004bb3
 8004a24:	08004bb3 	.word	0x08004bb3
 8004a28:	08004b71 	.word	0x08004b71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68b9      	ldr	r1, [r7, #8]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 fa5a 	bl	8004eec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0208 	orr.w	r2, r2, #8
 8004a46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699a      	ldr	r2, [r3, #24]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0204 	bic.w	r2, r2, #4
 8004a56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6999      	ldr	r1, [r3, #24]
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	691a      	ldr	r2, [r3, #16]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	619a      	str	r2, [r3, #24]
      break;
 8004a6a:	e0a5      	b.n	8004bb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 faca 	bl	800500c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699a      	ldr	r2, [r3, #24]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6999      	ldr	r1, [r3, #24]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	021a      	lsls	r2, r3, #8
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	619a      	str	r2, [r3, #24]
      break;
 8004aac:	e084      	b.n	8004bb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68b9      	ldr	r1, [r7, #8]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f000 fb33 	bl	8005120 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69da      	ldr	r2, [r3, #28]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f042 0208 	orr.w	r2, r2, #8
 8004ac8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	69da      	ldr	r2, [r3, #28]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0204 	bic.w	r2, r2, #4
 8004ad8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69d9      	ldr	r1, [r3, #28]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	691a      	ldr	r2, [r3, #16]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	61da      	str	r2, [r3, #28]
      break;
 8004aec:	e064      	b.n	8004bb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68b9      	ldr	r1, [r7, #8]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 fb9b 	bl	8005230 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69da      	ldr	r2, [r3, #28]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	69da      	ldr	r2, [r3, #28]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69d9      	ldr	r1, [r3, #28]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	021a      	lsls	r2, r3, #8
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	61da      	str	r2, [r3, #28]
      break;
 8004b2e:	e043      	b.n	8004bb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68b9      	ldr	r1, [r7, #8]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 fbe4 	bl	8005304 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0208 	orr.w	r2, r2, #8
 8004b4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f022 0204 	bic.w	r2, r2, #4
 8004b5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	691a      	ldr	r2, [r3, #16]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b6e:	e023      	b.n	8004bb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68b9      	ldr	r1, [r7, #8]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fc28 	bl	80053cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	021a      	lsls	r2, r3, #8
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004bb0:	e002      	b.n	8004bb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	75fb      	strb	r3, [r7, #23]
      break;
 8004bb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004bc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop

08004bcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004bfc:	bf00      	nop
 8004bfe:	370c      	adds	r7, #12
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c14:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d107      	bne.n	8004c30 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c2e:	e02a      	b.n	8004c86 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d107      	bne.n	8004c4a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c48:	e01d      	b.n	8004c86 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d107      	bne.n	8004c64 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2204      	movs	r2, #4
 8004c58:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c62:	e010      	b.n	8004c86 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d107      	bne.n	8004c7e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2208      	movs	r2, #8
 8004c72:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c7c:	e003      	b.n	8004c86 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f7ff ffb4 	bl	8004bf4 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	771a      	strb	r2, [r3, #28]
}
 8004c92:	bf00      	nop
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b084      	sub	sp, #16
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d10b      	bne.n	8004cca <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d136      	bne.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cc8:	e031      	b.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d10b      	bne.n	8004cec <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d125      	bne.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cea:	e020      	b.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d10b      	bne.n	8004d0e <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2204      	movs	r2, #4
 8004cfa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d114      	bne.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d0c:	e00f      	b.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d10a      	bne.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2208      	movs	r2, #8
 8004d1c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d103      	bne.n	8004d2e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f7ff ff4c 	bl	8004bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	771a      	strb	r2, [r3, #28]
}
 8004d3a:	bf00      	nop
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b084      	sub	sp, #16
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d103      	bne.n	8004d62 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	771a      	strb	r2, [r3, #28]
 8004d60:	e019      	b.n	8004d96 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d103      	bne.n	8004d74 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	771a      	strb	r2, [r3, #28]
 8004d72:	e010      	b.n	8004d96 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d103      	bne.n	8004d86 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2204      	movs	r2, #4
 8004d82:	771a      	strb	r2, [r3, #28]
 8004d84:	e007      	b.n	8004d96 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d102      	bne.n	8004d96 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2208      	movs	r2, #8
 8004d94:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f7ff ff22 	bl	8004be0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	771a      	strb	r2, [r3, #28]
}
 8004da2:	bf00      	nop
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
	...

08004dac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a43      	ldr	r2, [pc, #268]	@ (8004ecc <TIM_Base_SetConfig+0x120>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d013      	beq.n	8004dec <TIM_Base_SetConfig+0x40>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dca:	d00f      	beq.n	8004dec <TIM_Base_SetConfig+0x40>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a40      	ldr	r2, [pc, #256]	@ (8004ed0 <TIM_Base_SetConfig+0x124>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d00b      	beq.n	8004dec <TIM_Base_SetConfig+0x40>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a3f      	ldr	r2, [pc, #252]	@ (8004ed4 <TIM_Base_SetConfig+0x128>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d007      	beq.n	8004dec <TIM_Base_SetConfig+0x40>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a3e      	ldr	r2, [pc, #248]	@ (8004ed8 <TIM_Base_SetConfig+0x12c>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d003      	beq.n	8004dec <TIM_Base_SetConfig+0x40>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a3d      	ldr	r2, [pc, #244]	@ (8004edc <TIM_Base_SetConfig+0x130>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d108      	bne.n	8004dfe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004df2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a32      	ldr	r2, [pc, #200]	@ (8004ecc <TIM_Base_SetConfig+0x120>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d01f      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e0c:	d01b      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a2f      	ldr	r2, [pc, #188]	@ (8004ed0 <TIM_Base_SetConfig+0x124>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d017      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a2e      	ldr	r2, [pc, #184]	@ (8004ed4 <TIM_Base_SetConfig+0x128>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a2d      	ldr	r2, [pc, #180]	@ (8004ed8 <TIM_Base_SetConfig+0x12c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00f      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a2c      	ldr	r2, [pc, #176]	@ (8004edc <TIM_Base_SetConfig+0x130>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00b      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a2b      	ldr	r2, [pc, #172]	@ (8004ee0 <TIM_Base_SetConfig+0x134>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d007      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a2a      	ldr	r2, [pc, #168]	@ (8004ee4 <TIM_Base_SetConfig+0x138>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d003      	beq.n	8004e46 <TIM_Base_SetConfig+0x9a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a29      	ldr	r2, [pc, #164]	@ (8004ee8 <TIM_Base_SetConfig+0x13c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d108      	bne.n	8004e58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a14      	ldr	r2, [pc, #80]	@ (8004ecc <TIM_Base_SetConfig+0x120>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d00f      	beq.n	8004e9e <TIM_Base_SetConfig+0xf2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a16      	ldr	r2, [pc, #88]	@ (8004edc <TIM_Base_SetConfig+0x130>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d00b      	beq.n	8004e9e <TIM_Base_SetConfig+0xf2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a15      	ldr	r2, [pc, #84]	@ (8004ee0 <TIM_Base_SetConfig+0x134>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d007      	beq.n	8004e9e <TIM_Base_SetConfig+0xf2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a14      	ldr	r2, [pc, #80]	@ (8004ee4 <TIM_Base_SetConfig+0x138>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d003      	beq.n	8004e9e <TIM_Base_SetConfig+0xf2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a13      	ldr	r2, [pc, #76]	@ (8004ee8 <TIM_Base_SetConfig+0x13c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d103      	bne.n	8004ea6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	691a      	ldr	r2, [r3, #16]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f043 0204 	orr.w	r2, r3, #4
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	601a      	str	r2, [r3, #0]
}
 8004ebe:	bf00      	nop
 8004ec0:	3714      	adds	r7, #20
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	40010000 	.word	0x40010000
 8004ed0:	40000400 	.word	0x40000400
 8004ed4:	40000800 	.word	0x40000800
 8004ed8:	40000c00 	.word	0x40000c00
 8004edc:	40010400 	.word	0x40010400
 8004ee0:	40014000 	.word	0x40014000
 8004ee4:	40014400 	.word	0x40014400
 8004ee8:	40014800 	.word	0x40014800

08004eec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	f023 0201 	bic.w	r2, r3, #1
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	4b37      	ldr	r3, [pc, #220]	@ (8004ff4 <TIM_OC1_SetConfig+0x108>)
 8004f18:	4013      	ands	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f023 0303 	bic.w	r3, r3, #3
 8004f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f023 0302 	bic.w	r3, r3, #2
 8004f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a2d      	ldr	r2, [pc, #180]	@ (8004ff8 <TIM_OC1_SetConfig+0x10c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d00f      	beq.n	8004f68 <TIM_OC1_SetConfig+0x7c>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a2c      	ldr	r2, [pc, #176]	@ (8004ffc <TIM_OC1_SetConfig+0x110>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d00b      	beq.n	8004f68 <TIM_OC1_SetConfig+0x7c>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a2b      	ldr	r2, [pc, #172]	@ (8005000 <TIM_OC1_SetConfig+0x114>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d007      	beq.n	8004f68 <TIM_OC1_SetConfig+0x7c>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a2a      	ldr	r2, [pc, #168]	@ (8005004 <TIM_OC1_SetConfig+0x118>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d003      	beq.n	8004f68 <TIM_OC1_SetConfig+0x7c>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a29      	ldr	r2, [pc, #164]	@ (8005008 <TIM_OC1_SetConfig+0x11c>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d10c      	bne.n	8004f82 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f023 0308 	bic.w	r3, r3, #8
 8004f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	f023 0304 	bic.w	r3, r3, #4
 8004f80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff8 <TIM_OC1_SetConfig+0x10c>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d00f      	beq.n	8004faa <TIM_OC1_SetConfig+0xbe>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8004ffc <TIM_OC1_SetConfig+0x110>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d00b      	beq.n	8004faa <TIM_OC1_SetConfig+0xbe>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a1a      	ldr	r2, [pc, #104]	@ (8005000 <TIM_OC1_SetConfig+0x114>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d007      	beq.n	8004faa <TIM_OC1_SetConfig+0xbe>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a19      	ldr	r2, [pc, #100]	@ (8005004 <TIM_OC1_SetConfig+0x118>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d003      	beq.n	8004faa <TIM_OC1_SetConfig+0xbe>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a18      	ldr	r2, [pc, #96]	@ (8005008 <TIM_OC1_SetConfig+0x11c>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d111      	bne.n	8004fce <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	621a      	str	r2, [r3, #32]
}
 8004fe8:	bf00      	nop
 8004fea:	371c      	adds	r7, #28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	fffeff8f 	.word	0xfffeff8f
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	40010400 	.word	0x40010400
 8005000:	40014000 	.word	0x40014000
 8005004:	40014400 	.word	0x40014400
 8005008:	40014800 	.word	0x40014800

0800500c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	f023 0210 	bic.w	r2, r3, #16
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4b34      	ldr	r3, [pc, #208]	@ (8005108 <TIM_OC2_SetConfig+0xfc>)
 8005038:	4013      	ands	r3, r2
 800503a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	021b      	lsls	r3, r3, #8
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	4313      	orrs	r3, r2
 800504e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f023 0320 	bic.w	r3, r3, #32
 8005056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	011b      	lsls	r3, r3, #4
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	4313      	orrs	r3, r2
 8005062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a29      	ldr	r2, [pc, #164]	@ (800510c <TIM_OC2_SetConfig+0x100>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_OC2_SetConfig+0x68>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a28      	ldr	r2, [pc, #160]	@ (8005110 <TIM_OC2_SetConfig+0x104>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d10d      	bne.n	8005090 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800507a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800508e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a1e      	ldr	r2, [pc, #120]	@ (800510c <TIM_OC2_SetConfig+0x100>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d00f      	beq.n	80050b8 <TIM_OC2_SetConfig+0xac>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a1d      	ldr	r2, [pc, #116]	@ (8005110 <TIM_OC2_SetConfig+0x104>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d00b      	beq.n	80050b8 <TIM_OC2_SetConfig+0xac>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005114 <TIM_OC2_SetConfig+0x108>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d007      	beq.n	80050b8 <TIM_OC2_SetConfig+0xac>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005118 <TIM_OC2_SetConfig+0x10c>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d003      	beq.n	80050b8 <TIM_OC2_SetConfig+0xac>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a1a      	ldr	r2, [pc, #104]	@ (800511c <TIM_OC2_SetConfig+0x110>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d113      	bne.n	80050e0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	621a      	str	r2, [r3, #32]
}
 80050fa:	bf00      	nop
 80050fc:	371c      	adds	r7, #28
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	feff8fff 	.word	0xfeff8fff
 800510c:	40010000 	.word	0x40010000
 8005110:	40010400 	.word	0x40010400
 8005114:	40014000 	.word	0x40014000
 8005118:	40014400 	.word	0x40014400
 800511c:	40014800 	.word	0x40014800

08005120 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	69db      	ldr	r3, [r3, #28]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	4b33      	ldr	r3, [pc, #204]	@ (8005218 <TIM_OC3_SetConfig+0xf8>)
 800514c:	4013      	ands	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 0303 	bic.w	r3, r3, #3
 8005156:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005168:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	021b      	lsls	r3, r3, #8
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	4313      	orrs	r3, r2
 8005174:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a28      	ldr	r2, [pc, #160]	@ (800521c <TIM_OC3_SetConfig+0xfc>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d003      	beq.n	8005186 <TIM_OC3_SetConfig+0x66>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a27      	ldr	r2, [pc, #156]	@ (8005220 <TIM_OC3_SetConfig+0x100>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d10d      	bne.n	80051a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800518c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	021b      	lsls	r3, r3, #8
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	4313      	orrs	r3, r2
 8005198:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a1d      	ldr	r2, [pc, #116]	@ (800521c <TIM_OC3_SetConfig+0xfc>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d00f      	beq.n	80051ca <TIM_OC3_SetConfig+0xaa>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005220 <TIM_OC3_SetConfig+0x100>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d00b      	beq.n	80051ca <TIM_OC3_SetConfig+0xaa>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005224 <TIM_OC3_SetConfig+0x104>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d007      	beq.n	80051ca <TIM_OC3_SetConfig+0xaa>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005228 <TIM_OC3_SetConfig+0x108>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_OC3_SetConfig+0xaa>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a19      	ldr	r2, [pc, #100]	@ (800522c <TIM_OC3_SetConfig+0x10c>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d113      	bne.n	80051f2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	011b      	lsls	r3, r3, #4
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	011b      	lsls	r3, r3, #4
 80051ec:	693a      	ldr	r2, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	621a      	str	r2, [r3, #32]
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	fffeff8f 	.word	0xfffeff8f
 800521c:	40010000 	.word	0x40010000
 8005220:	40010400 	.word	0x40010400
 8005224:	40014000 	.word	0x40014000
 8005228:	40014400 	.word	0x40014400
 800522c:	40014800 	.word	0x40014800

08005230 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4b24      	ldr	r3, [pc, #144]	@ (80052ec <TIM_OC4_SetConfig+0xbc>)
 800525c:	4013      	ands	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	021b      	lsls	r3, r3, #8
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	4313      	orrs	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800527a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	031b      	lsls	r3, r3, #12
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	4313      	orrs	r3, r2
 8005286:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a19      	ldr	r2, [pc, #100]	@ (80052f0 <TIM_OC4_SetConfig+0xc0>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d00f      	beq.n	80052b0 <TIM_OC4_SetConfig+0x80>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a18      	ldr	r2, [pc, #96]	@ (80052f4 <TIM_OC4_SetConfig+0xc4>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d00b      	beq.n	80052b0 <TIM_OC4_SetConfig+0x80>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a17      	ldr	r2, [pc, #92]	@ (80052f8 <TIM_OC4_SetConfig+0xc8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d007      	beq.n	80052b0 <TIM_OC4_SetConfig+0x80>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a16      	ldr	r2, [pc, #88]	@ (80052fc <TIM_OC4_SetConfig+0xcc>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d003      	beq.n	80052b0 <TIM_OC4_SetConfig+0x80>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a15      	ldr	r2, [pc, #84]	@ (8005300 <TIM_OC4_SetConfig+0xd0>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d109      	bne.n	80052c4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80052b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	019b      	lsls	r3, r3, #6
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	693a      	ldr	r2, [r7, #16]
 80052dc:	621a      	str	r2, [r3, #32]
}
 80052de:	bf00      	nop
 80052e0:	371c      	adds	r7, #28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	feff8fff 	.word	0xfeff8fff
 80052f0:	40010000 	.word	0x40010000
 80052f4:	40010400 	.word	0x40010400
 80052f8:	40014000 	.word	0x40014000
 80052fc:	40014400 	.word	0x40014400
 8005300:	40014800 	.word	0x40014800

08005304 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005304:	b480      	push	{r7}
 8005306:	b087      	sub	sp, #28
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800532a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	4b21      	ldr	r3, [pc, #132]	@ (80053b4 <TIM_OC5_SetConfig+0xb0>)
 8005330:	4013      	ands	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	4313      	orrs	r3, r2
 800533c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005344:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	041b      	lsls	r3, r3, #16
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	4313      	orrs	r3, r2
 8005350:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a18      	ldr	r2, [pc, #96]	@ (80053b8 <TIM_OC5_SetConfig+0xb4>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d00f      	beq.n	800537a <TIM_OC5_SetConfig+0x76>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a17      	ldr	r2, [pc, #92]	@ (80053bc <TIM_OC5_SetConfig+0xb8>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d00b      	beq.n	800537a <TIM_OC5_SetConfig+0x76>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a16      	ldr	r2, [pc, #88]	@ (80053c0 <TIM_OC5_SetConfig+0xbc>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d007      	beq.n	800537a <TIM_OC5_SetConfig+0x76>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a15      	ldr	r2, [pc, #84]	@ (80053c4 <TIM_OC5_SetConfig+0xc0>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d003      	beq.n	800537a <TIM_OC5_SetConfig+0x76>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a14      	ldr	r2, [pc, #80]	@ (80053c8 <TIM_OC5_SetConfig+0xc4>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d109      	bne.n	800538e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005380:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	021b      	lsls	r3, r3, #8
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	4313      	orrs	r3, r2
 800538c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	621a      	str	r2, [r3, #32]
}
 80053a8:	bf00      	nop
 80053aa:	371c      	adds	r7, #28
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	fffeff8f 	.word	0xfffeff8f
 80053b8:	40010000 	.word	0x40010000
 80053bc:	40010400 	.word	0x40010400
 80053c0:	40014000 	.word	0x40014000
 80053c4:	40014400 	.word	0x40014400
 80053c8:	40014800 	.word	0x40014800

080053cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4b22      	ldr	r3, [pc, #136]	@ (8005480 <TIM_OC6_SetConfig+0xb4>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800540e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	051b      	lsls	r3, r3, #20
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a19      	ldr	r2, [pc, #100]	@ (8005484 <TIM_OC6_SetConfig+0xb8>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00f      	beq.n	8005444 <TIM_OC6_SetConfig+0x78>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a18      	ldr	r2, [pc, #96]	@ (8005488 <TIM_OC6_SetConfig+0xbc>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d00b      	beq.n	8005444 <TIM_OC6_SetConfig+0x78>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a17      	ldr	r2, [pc, #92]	@ (800548c <TIM_OC6_SetConfig+0xc0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d007      	beq.n	8005444 <TIM_OC6_SetConfig+0x78>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a16      	ldr	r2, [pc, #88]	@ (8005490 <TIM_OC6_SetConfig+0xc4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d003      	beq.n	8005444 <TIM_OC6_SetConfig+0x78>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a15      	ldr	r2, [pc, #84]	@ (8005494 <TIM_OC6_SetConfig+0xc8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d109      	bne.n	8005458 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800544a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	695b      	ldr	r3, [r3, #20]
 8005450:	029b      	lsls	r3, r3, #10
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	4313      	orrs	r3, r2
 8005456:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	621a      	str	r2, [r3, #32]
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop
 8005480:	feff8fff 	.word	0xfeff8fff
 8005484:	40010000 	.word	0x40010000
 8005488:	40010400 	.word	0x40010400
 800548c:	40014000 	.word	0x40014000
 8005490:	40014400 	.word	0x40014400
 8005494:	40014800 	.word	0x40014800

08005498 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005498:	b480      	push	{r7}
 800549a:	b087      	sub	sp, #28
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f003 031f 	and.w	r3, r3, #31
 80054aa:	2201      	movs	r2, #1
 80054ac:	fa02 f303 	lsl.w	r3, r2, r3
 80054b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6a1a      	ldr	r2, [r3, #32]
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	43db      	mvns	r3, r3
 80054ba:	401a      	ands	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6a1a      	ldr	r2, [r3, #32]
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	f003 031f 	and.w	r3, r3, #31
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	fa01 f303 	lsl.w	r3, r1, r3
 80054d0:	431a      	orrs	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	621a      	str	r2, [r3, #32]
}
 80054d6:	bf00      	nop
 80054d8:	371c      	adds	r7, #28
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
	...

080054e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d101      	bne.n	80054fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054f8:	2302      	movs	r3, #2
 80054fa:	e06d      	b.n	80055d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2202      	movs	r2, #2
 8005508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a30      	ldr	r2, [pc, #192]	@ (80055e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d004      	beq.n	8005530 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a2f      	ldr	r2, [pc, #188]	@ (80055e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d108      	bne.n	8005542 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005536:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4313      	orrs	r3, r2
 8005540:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005548:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	4313      	orrs	r3, r2
 8005552:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a20      	ldr	r2, [pc, #128]	@ (80055e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d022      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800556e:	d01d      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a1d      	ldr	r2, [pc, #116]	@ (80055ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d018      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a1c      	ldr	r2, [pc, #112]	@ (80055f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d013      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a1a      	ldr	r2, [pc, #104]	@ (80055f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00e      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a15      	ldr	r2, [pc, #84]	@ (80055e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d009      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a16      	ldr	r2, [pc, #88]	@ (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d004      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a15      	ldr	r2, [pc, #84]	@ (80055fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d10c      	bne.n	80055c6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68ba      	ldr	r2, [r7, #8]
 80055c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3714      	adds	r7, #20
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr
 80055e4:	40010000 	.word	0x40010000
 80055e8:	40010400 	.word	0x40010400
 80055ec:	40000400 	.word	0x40000400
 80055f0:	40000800 	.word	0x40000800
 80055f4:	40000c00 	.word	0x40000c00
 80055f8:	40001800 	.word	0x40001800
 80055fc:	40014000 	.word	0x40014000

08005600 <memset>:
 8005600:	4402      	add	r2, r0
 8005602:	4603      	mov	r3, r0
 8005604:	4293      	cmp	r3, r2
 8005606:	d100      	bne.n	800560a <memset+0xa>
 8005608:	4770      	bx	lr
 800560a:	f803 1b01 	strb.w	r1, [r3], #1
 800560e:	e7f9      	b.n	8005604 <memset+0x4>

08005610 <__errno>:
 8005610:	4b01      	ldr	r3, [pc, #4]	@ (8005618 <__errno+0x8>)
 8005612:	6818      	ldr	r0, [r3, #0]
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	24000010 	.word	0x24000010

0800561c <__libc_init_array>:
 800561c:	b570      	push	{r4, r5, r6, lr}
 800561e:	4d0d      	ldr	r5, [pc, #52]	@ (8005654 <__libc_init_array+0x38>)
 8005620:	4c0d      	ldr	r4, [pc, #52]	@ (8005658 <__libc_init_array+0x3c>)
 8005622:	1b64      	subs	r4, r4, r5
 8005624:	10a4      	asrs	r4, r4, #2
 8005626:	2600      	movs	r6, #0
 8005628:	42a6      	cmp	r6, r4
 800562a:	d109      	bne.n	8005640 <__libc_init_array+0x24>
 800562c:	4d0b      	ldr	r5, [pc, #44]	@ (800565c <__libc_init_array+0x40>)
 800562e:	4c0c      	ldr	r4, [pc, #48]	@ (8005660 <__libc_init_array+0x44>)
 8005630:	f000 fb12 	bl	8005c58 <_init>
 8005634:	1b64      	subs	r4, r4, r5
 8005636:	10a4      	asrs	r4, r4, #2
 8005638:	2600      	movs	r6, #0
 800563a:	42a6      	cmp	r6, r4
 800563c:	d105      	bne.n	800564a <__libc_init_array+0x2e>
 800563e:	bd70      	pop	{r4, r5, r6, pc}
 8005640:	f855 3b04 	ldr.w	r3, [r5], #4
 8005644:	4798      	blx	r3
 8005646:	3601      	adds	r6, #1
 8005648:	e7ee      	b.n	8005628 <__libc_init_array+0xc>
 800564a:	f855 3b04 	ldr.w	r3, [r5], #4
 800564e:	4798      	blx	r3
 8005650:	3601      	adds	r6, #1
 8005652:	e7f2      	b.n	800563a <__libc_init_array+0x1e>
 8005654:	08007550 	.word	0x08007550
 8005658:	08007550 	.word	0x08007550
 800565c:	08007550 	.word	0x08007550
 8005660:	08007554 	.word	0x08007554

08005664 <checkint>:
 8005664:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005668:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 800566c:	429a      	cmp	r2, r3
 800566e:	b570      	push	{r4, r5, r6, lr}
 8005670:	dd2a      	ble.n	80056c8 <checkint+0x64>
 8005672:	f240 4333 	movw	r3, #1075	@ 0x433
 8005676:	429a      	cmp	r2, r3
 8005678:	dc24      	bgt.n	80056c4 <checkint+0x60>
 800567a:	1a9b      	subs	r3, r3, r2
 800567c:	f1a3 0620 	sub.w	r6, r3, #32
 8005680:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005684:	fa02 f403 	lsl.w	r4, r2, r3
 8005688:	fa02 f606 	lsl.w	r6, r2, r6
 800568c:	f1c3 0520 	rsb	r5, r3, #32
 8005690:	fa22 f505 	lsr.w	r5, r2, r5
 8005694:	4334      	orrs	r4, r6
 8005696:	432c      	orrs	r4, r5
 8005698:	409a      	lsls	r2, r3
 800569a:	ea20 0202 	bic.w	r2, r0, r2
 800569e:	ea21 0404 	bic.w	r4, r1, r4
 80056a2:	4322      	orrs	r2, r4
 80056a4:	f1a3 0420 	sub.w	r4, r3, #32
 80056a8:	f1c3 0220 	rsb	r2, r3, #32
 80056ac:	d10c      	bne.n	80056c8 <checkint+0x64>
 80056ae:	40d8      	lsrs	r0, r3
 80056b0:	fa01 f302 	lsl.w	r3, r1, r2
 80056b4:	4318      	orrs	r0, r3
 80056b6:	40e1      	lsrs	r1, r4
 80056b8:	4308      	orrs	r0, r1
 80056ba:	f000 0001 	and.w	r0, r0, #1
 80056be:	f1d0 0002 	rsbs	r0, r0, #2
 80056c2:	bd70      	pop	{r4, r5, r6, pc}
 80056c4:	2002      	movs	r0, #2
 80056c6:	e7fc      	b.n	80056c2 <checkint+0x5e>
 80056c8:	2000      	movs	r0, #0
 80056ca:	e7fa      	b.n	80056c2 <checkint+0x5e>
 80056cc:	0000      	movs	r0, r0
	...

080056d0 <pow>:
 80056d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d4:	ee10 4a90 	vmov	r4, s1
 80056d8:	ed2d 8b0a 	vpush	{d8-d12}
 80056dc:	ea4f 5814 	mov.w	r8, r4, lsr #20
 80056e0:	ee11 aa90 	vmov	sl, s3
 80056e4:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80056e8:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 80056ec:	429a      	cmp	r2, r3
 80056ee:	ee10 5a10 	vmov	r5, s0
 80056f2:	ee11 0a10 	vmov	r0, s2
 80056f6:	b087      	sub	sp, #28
 80056f8:	46c4      	mov	ip, r8
 80056fa:	ea4f 561a 	mov.w	r6, sl, lsr #20
 80056fe:	d806      	bhi.n	800570e <pow+0x3e>
 8005700:	f3c6 030a 	ubfx	r3, r6, #0, #11
 8005704:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 8005708:	2b7f      	cmp	r3, #127	@ 0x7f
 800570a:	f240 8157 	bls.w	80059bc <pow+0x2ec>
 800570e:	1802      	adds	r2, r0, r0
 8005710:	eb4a 010a 	adc.w	r1, sl, sl
 8005714:	f06f 0b01 	mvn.w	fp, #1
 8005718:	1e57      	subs	r7, r2, #1
 800571a:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 800571e:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 8005722:	45bb      	cmp	fp, r7
 8005724:	eb7e 0303 	sbcs.w	r3, lr, r3
 8005728:	d242      	bcs.n	80057b0 <pow+0xe0>
 800572a:	ea52 0301 	orrs.w	r3, r2, r1
 800572e:	f04f 0300 	mov.w	r3, #0
 8005732:	d10c      	bne.n	800574e <pow+0x7e>
 8005734:	196d      	adds	r5, r5, r5
 8005736:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 800573a:	4164      	adcs	r4, r4
 800573c:	42ab      	cmp	r3, r5
 800573e:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005742:	41a3      	sbcs	r3, r4
 8005744:	f0c0 808f 	bcc.w	8005866 <pow+0x196>
 8005748:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800574c:	e02b      	b.n	80057a6 <pow+0xd6>
 800574e:	4ed4      	ldr	r6, [pc, #848]	@ (8005aa0 <pow+0x3d0>)
 8005750:	42b4      	cmp	r4, r6
 8005752:	bf08      	it	eq
 8005754:	429d      	cmpeq	r5, r3
 8005756:	d109      	bne.n	800576c <pow+0x9c>
 8005758:	1800      	adds	r0, r0, r0
 800575a:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 800575e:	eb4a 0a0a 	adc.w	sl, sl, sl
 8005762:	4283      	cmp	r3, r0
 8005764:	4bcf      	ldr	r3, [pc, #828]	@ (8005aa4 <pow+0x3d4>)
 8005766:	eb73 030a 	sbcs.w	r3, r3, sl
 800576a:	e7eb      	b.n	8005744 <pow+0x74>
 800576c:	196d      	adds	r5, r5, r5
 800576e:	48ce      	ldr	r0, [pc, #824]	@ (8005aa8 <pow+0x3d8>)
 8005770:	4164      	adcs	r4, r4
 8005772:	42ab      	cmp	r3, r5
 8005774:	eb70 0604 	sbcs.w	r6, r0, r4
 8005778:	d375      	bcc.n	8005866 <pow+0x196>
 800577a:	4281      	cmp	r1, r0
 800577c:	bf08      	it	eq
 800577e:	429a      	cmpeq	r2, r3
 8005780:	d171      	bne.n	8005866 <pow+0x196>
 8005782:	4aca      	ldr	r2, [pc, #808]	@ (8005aac <pow+0x3dc>)
 8005784:	4294      	cmp	r4, r2
 8005786:	bf08      	it	eq
 8005788:	429d      	cmpeq	r5, r3
 800578a:	d0dd      	beq.n	8005748 <pow+0x78>
 800578c:	4294      	cmp	r4, r2
 800578e:	ea6f 0a0a 	mvn.w	sl, sl
 8005792:	bf34      	ite	cc
 8005794:	2400      	movcc	r4, #0
 8005796:	2401      	movcs	r4, #1
 8005798:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800579c:	4554      	cmp	r4, sl
 800579e:	f040 81dc 	bne.w	8005b5a <pow+0x48a>
 80057a2:	ee21 0b01 	vmul.f64	d0, d1, d1
 80057a6:	b007      	add	sp, #28
 80057a8:	ecbd 8b0a 	vpop	{d8-d12}
 80057ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b0:	196f      	adds	r7, r5, r5
 80057b2:	eb44 0904 	adc.w	r9, r4, r4
 80057b6:	1e7a      	subs	r2, r7, #1
 80057b8:	f169 0300 	sbc.w	r3, r9, #0
 80057bc:	4593      	cmp	fp, r2
 80057be:	eb7e 0303 	sbcs.w	r3, lr, r3
 80057c2:	d225      	bcs.n	8005810 <pow+0x140>
 80057c4:	ee20 0b00 	vmul.f64	d0, d0, d0
 80057c8:	2c00      	cmp	r4, #0
 80057ca:	da13      	bge.n	80057f4 <pow+0x124>
 80057cc:	4651      	mov	r1, sl
 80057ce:	f7ff ff49 	bl	8005664 <checkint>
 80057d2:	2801      	cmp	r0, #1
 80057d4:	d10e      	bne.n	80057f4 <pow+0x124>
 80057d6:	eeb1 0b40 	vneg.f64	d0, d0
 80057da:	ea57 0909 	orrs.w	r9, r7, r9
 80057de:	d10b      	bne.n	80057f8 <pow+0x128>
 80057e0:	f1ba 0f00 	cmp.w	sl, #0
 80057e4:	dadf      	bge.n	80057a6 <pow+0xd6>
 80057e6:	b007      	add	sp, #28
 80057e8:	ecbd 8b0a 	vpop	{d8-d12}
 80057ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f0:	f000 b9ee 	b.w	8005bd0 <__math_divzero>
 80057f4:	2000      	movs	r0, #0
 80057f6:	e7f0      	b.n	80057da <pow+0x10a>
 80057f8:	f1ba 0f00 	cmp.w	sl, #0
 80057fc:	dad3      	bge.n	80057a6 <pow+0xd6>
 80057fe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005802:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8005806:	ed8d 7b00 	vstr	d7, [sp]
 800580a:	ed9d 0b00 	vldr	d0, [sp]
 800580e:	e7ca      	b.n	80057a6 <pow+0xd6>
 8005810:	2c00      	cmp	r4, #0
 8005812:	da2b      	bge.n	800586c <pow+0x19c>
 8005814:	4651      	mov	r1, sl
 8005816:	f7ff ff25 	bl	8005664 <checkint>
 800581a:	b930      	cbnz	r0, 800582a <pow+0x15a>
 800581c:	b007      	add	sp, #28
 800581e:	ecbd 8b0a 	vpop	{d8-d12}
 8005822:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005826:	f000 b9eb 	b.w	8005c00 <__math_invalid>
 800582a:	1e41      	subs	r1, r0, #1
 800582c:	4248      	negs	r0, r1
 800582e:	4148      	adcs	r0, r1
 8005830:	0480      	lsls	r0, r0, #18
 8005832:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005836:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800583a:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800583e:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 8005842:	2b7f      	cmp	r3, #127	@ 0x7f
 8005844:	d92d      	bls.n	80058a2 <pow+0x1d2>
 8005846:	4b96      	ldr	r3, [pc, #600]	@ (8005aa0 <pow+0x3d0>)
 8005848:	2000      	movs	r0, #0
 800584a:	429c      	cmp	r4, r3
 800584c:	bf08      	it	eq
 800584e:	4285      	cmpeq	r5, r0
 8005850:	f43f af7a 	beq.w	8005748 <pow+0x78>
 8005854:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8005858:	428a      	cmp	r2, r1
 800585a:	d80c      	bhi.n	8005876 <pow+0x1a6>
 800585c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8005860:	42a8      	cmp	r0, r5
 8005862:	41a3      	sbcs	r3, r4
 8005864:	d204      	bcs.n	8005870 <pow+0x1a0>
 8005866:	ee31 0b00 	vadd.f64	d0, d1, d0
 800586a:	e79c      	b.n	80057a6 <pow+0xd6>
 800586c:	2000      	movs	r0, #0
 800586e:	e7e4      	b.n	800583a <pow+0x16a>
 8005870:	ee30 0b41 	vsub.f64	d0, d0, d1
 8005874:	e797      	b.n	80057a6 <pow+0xd6>
 8005876:	2d01      	cmp	r5, #1
 8005878:	eb74 0303 	sbcs.w	r3, r4, r3
 800587c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005880:	bf34      	ite	cc
 8005882:	2301      	movcc	r3, #1
 8005884:	2300      	movcs	r3, #0
 8005886:	4296      	cmp	r6, r2
 8005888:	bf8c      	ite	hi
 800588a:	2600      	movhi	r6, #0
 800588c:	2601      	movls	r6, #1
 800588e:	42b3      	cmp	r3, r6
 8005890:	f000 809c 	beq.w	80059cc <pow+0x2fc>
 8005894:	b007      	add	sp, #28
 8005896:	ecbd 8b0a 	vpop	{d8-d12}
 800589a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800589e:	f000 b98f 	b.w	8005bc0 <__math_oflow>
 80058a2:	f1bc 0f00 	cmp.w	ip, #0
 80058a6:	d10a      	bne.n	80058be <pow+0x1ee>
 80058a8:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 8005a90 <pow+0x3c0>
 80058ac:	ee20 7b07 	vmul.f64	d7, d0, d7
 80058b0:	ec53 2b17 	vmov	r2, r3, d7
 80058b4:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 80058b8:	4615      	mov	r5, r2
 80058ba:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 80058be:	4a7c      	ldr	r2, [pc, #496]	@ (8005ab0 <pow+0x3e0>)
 80058c0:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80058c4:	4422      	add	r2, r4
 80058c6:	1513      	asrs	r3, r2, #20
 80058c8:	f3c2 3146 	ubfx	r1, r2, #13, #7
 80058cc:	ee03 3a10 	vmov	s6, r3
 80058d0:	0d12      	lsrs	r2, r2, #20
 80058d2:	4b78      	ldr	r3, [pc, #480]	@ (8005ab4 <pow+0x3e4>)
 80058d4:	0512      	lsls	r2, r2, #20
 80058d6:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 80058da:	1aa7      	subs	r7, r4, r2
 80058dc:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 80058e0:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 80058e4:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 80058e8:	1e2e      	subs	r6, r5, #0
 80058ea:	ec47 6b14 	vmov	d4, r6, r7
 80058ee:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 80058f2:	eea4 6b05 	vfma.f64	d6, d4, d5
 80058f6:	ed93 5b00 	vldr	d5, [r3]
 80058fa:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 80058fe:	eea3 2b05 	vfma.f64	d2, d3, d5
 8005902:	ed93 5b02 	vldr	d5, [r3, #8]
 8005906:	ee36 4b02 	vadd.f64	d4, d6, d2
 800590a:	ee32 2b44 	vsub.f64	d2, d2, d4
 800590e:	eea3 7b05 	vfma.f64	d7, d3, d5
 8005912:	ed93 5b04 	vldr	d5, [r3, #16]
 8005916:	ee32 2b06 	vadd.f64	d2, d2, d6
 800591a:	ee37 7b02 	vadd.f64	d7, d7, d2
 800591e:	ee26 5b05 	vmul.f64	d5, d6, d5
 8005922:	ee26 0b05 	vmul.f64	d0, d6, d5
 8005926:	ee34 8b00 	vadd.f64	d8, d4, d0
 800592a:	eeb0 9b40 	vmov.f64	d9, d0
 800592e:	ee34 4b48 	vsub.f64	d4, d4, d8
 8005932:	ee96 9b05 	vfnms.f64	d9, d6, d5
 8005936:	ee34 ab00 	vadd.f64	d10, d4, d0
 800593a:	ed93 5b06 	vldr	d5, [r3, #24]
 800593e:	ee26 bb00 	vmul.f64	d11, d6, d0
 8005942:	ee37 7b09 	vadd.f64	d7, d7, d9
 8005946:	ed93 4b08 	vldr	d4, [r3, #32]
 800594a:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800594e:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 8005952:	eea6 5b04 	vfma.f64	d5, d6, d4
 8005956:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 800595a:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 800595e:	eea6 4b03 	vfma.f64	d4, d6, d3
 8005962:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 8005966:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800596a:	eea0 4b03 	vfma.f64	d4, d0, d3
 800596e:	eea0 5b04 	vfma.f64	d5, d0, d4
 8005972:	eeab 7b05 	vfma.f64	d7, d11, d5
 8005976:	ee38 4b07 	vadd.f64	d4, d8, d7
 800597a:	ee21 6b04 	vmul.f64	d6, d1, d4
 800597e:	ee16 3a90 	vmov	r3, s13
 8005982:	eeb0 5b46 	vmov.f64	d5, d6
 8005986:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800598a:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 800598e:	18b2      	adds	r2, r6, r2
 8005990:	2a3e      	cmp	r2, #62	@ 0x3e
 8005992:	ee91 5b04 	vfnms.f64	d5, d1, d4
 8005996:	ee38 8b44 	vsub.f64	d8, d8, d4
 800599a:	ee38 8b07 	vadd.f64	d8, d8, d7
 800599e:	eea1 5b08 	vfma.f64	d5, d1, d8
 80059a2:	d91b      	bls.n	80059dc <pow+0x30c>
 80059a4:	2a00      	cmp	r2, #0
 80059a6:	da0b      	bge.n	80059c0 <pow+0x2f0>
 80059a8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80059ac:	ee36 0b00 	vadd.f64	d0, d6, d0
 80059b0:	2800      	cmp	r0, #0
 80059b2:	f43f aef8 	beq.w	80057a6 <pow+0xd6>
 80059b6:	eeb1 0b40 	vneg.f64	d0, d0
 80059ba:	e6f4      	b.n	80057a6 <pow+0xd6>
 80059bc:	2000      	movs	r0, #0
 80059be:	e77e      	b.n	80058be <pow+0x1ee>
 80059c0:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 80059c4:	d909      	bls.n	80059da <pow+0x30a>
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f6bf af64 	bge.w	8005894 <pow+0x1c4>
 80059cc:	b007      	add	sp, #28
 80059ce:	ecbd 8b0a 	vpop	{d8-d12}
 80059d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d6:	f000 b8eb 	b.w	8005bb0 <__math_uflow>
 80059da:	2600      	movs	r6, #0
 80059dc:	4936      	ldr	r1, [pc, #216]	@ (8005ab8 <pow+0x3e8>)
 80059de:	ed91 4b02 	vldr	d4, [r1, #8]
 80059e2:	ed91 3b00 	vldr	d3, [r1]
 80059e6:	eeb0 7b44 	vmov.f64	d7, d4
 80059ea:	eea6 7b03 	vfma.f64	d7, d6, d3
 80059ee:	ee17 5a10 	vmov	r5, s14
 80059f2:	ee37 7b44 	vsub.f64	d7, d7, d4
 80059f6:	ed91 4b04 	vldr	d4, [r1, #16]
 80059fa:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 80059fe:	eea7 6b04 	vfma.f64	d6, d7, d4
 8005a02:	ed91 4b06 	vldr	d4, [r1, #24]
 8005a06:	18dc      	adds	r4, r3, r3
 8005a08:	f104 030f 	add.w	r3, r4, #15
 8005a0c:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8005a10:	eea7 6b04 	vfma.f64	d6, d7, d4
 8005a14:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8005a18:	ee35 5b06 	vadd.f64	d5, d5, d6
 8005a1c:	ee25 6b05 	vmul.f64	d6, d5, d5
 8005a20:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 8005a24:	ed91 4b08 	vldr	d4, [r1, #32]
 8005a28:	ee35 7b07 	vadd.f64	d7, d5, d7
 8005a2c:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8005a30:	eea5 4b03 	vfma.f64	d4, d5, d3
 8005a34:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8005a38:	eea6 7b04 	vfma.f64	d7, d6, d4
 8005a3c:	ee26 6b06 	vmul.f64	d6, d6, d6
 8005a40:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 8005a44:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8005a48:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8005a4c:	eea5 4b03 	vfma.f64	d4, d5, d3
 8005a50:	1940      	adds	r0, r0, r5
 8005a52:	2700      	movs	r7, #0
 8005a54:	eb17 020c 	adds.w	r2, r7, ip
 8005a58:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8005a5c:	eea6 7b04 	vfma.f64	d7, d6, d4
 8005a60:	2e00      	cmp	r6, #0
 8005a62:	d175      	bne.n	8005b50 <pow+0x480>
 8005a64:	42bd      	cmp	r5, r7
 8005a66:	db29      	blt.n	8005abc <pow+0x3ec>
 8005a68:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 8005a6c:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 8005a70:	4610      	mov	r0, r2
 8005a72:	ec41 0b10 	vmov	d0, r0, r1
 8005a76:	eea7 0b00 	vfma.f64	d0, d7, d0
 8005a7a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8005a98 <pow+0x3c8>
 8005a7e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005a82:	b007      	add	sp, #28
 8005a84:	ecbd 8b0a 	vpop	{d8-d12}
 8005a88:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	f000 b8d0 	b.w	8005c30 <__math_check_oflow>
 8005a90:	00000000 	.word	0x00000000
 8005a94:	43300000 	.word	0x43300000
 8005a98:	00000000 	.word	0x00000000
 8005a9c:	7f000000 	.word	0x7f000000
 8005aa0:	3ff00000 	.word	0x3ff00000
 8005aa4:	fff00000 	.word	0xfff00000
 8005aa8:	ffe00000 	.word	0xffe00000
 8005aac:	7fe00000 	.word	0x7fe00000
 8005ab0:	c0196aab 	.word	0xc0196aab
 8005ab4:	08005c98 	.word	0x08005c98
 8005ab8:	08006ce0 	.word	0x08006ce0
 8005abc:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8005ac0:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8005ac4:	4610      	mov	r0, r2
 8005ac6:	ec41 0b15 	vmov	d5, r0, r1
 8005aca:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 8005ace:	ee27 6b05 	vmul.f64	d6, d7, d5
 8005ad2:	ee35 7b06 	vadd.f64	d7, d5, d6
 8005ad6:	eeb0 4bc7 	vabs.f64	d4, d7
 8005ada:	eeb4 4bc3 	vcmpe.f64	d4, d3
 8005ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ae2:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8005b60 <pow+0x490>
 8005ae6:	d52a      	bpl.n	8005b3e <pow+0x46e>
 8005ae8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005aec:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af4:	ee35 5b06 	vadd.f64	d5, d5, d6
 8005af8:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 8005afc:	bf58      	it	pl
 8005afe:	eeb0 4b43 	vmovpl.f64	d4, d3
 8005b02:	ee37 3b04 	vadd.f64	d3, d7, d4
 8005b06:	ee34 6b43 	vsub.f64	d6, d4, d3
 8005b0a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005b0e:	ee36 6b05 	vadd.f64	d6, d6, d5
 8005b12:	ee36 6b03 	vadd.f64	d6, d6, d3
 8005b16:	ee36 7b44 	vsub.f64	d7, d6, d4
 8005b1a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b22:	d104      	bne.n	8005b2e <pow+0x45e>
 8005b24:	4632      	mov	r2, r6
 8005b26:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8005b2a:	ec43 2b17 	vmov	d7, r2, r3
 8005b2e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005b32:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005b36:	ee26 6b00 	vmul.f64	d6, d6, d0
 8005b3a:	ed8d 6b04 	vstr	d6, [sp, #16]
 8005b3e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8005b42:	b007      	add	sp, #28
 8005b44:	ecbd 8b0a 	vpop	{d8-d12}
 8005b48:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b4c:	f000 b867 	b.w	8005c1e <__math_check_uflow>
 8005b50:	ec43 2b10 	vmov	d0, r2, r3
 8005b54:	eea7 0b00 	vfma.f64	d0, d7, d0
 8005b58:	e625      	b.n	80057a6 <pow+0xd6>
 8005b5a:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 8005b68 <pow+0x498>
 8005b5e:	e622      	b.n	80057a6 <pow+0xd6>
 8005b60:	00000000 	.word	0x00000000
 8005b64:	00100000 	.word	0x00100000
	...

08005b70 <with_errno>:
 8005b70:	b510      	push	{r4, lr}
 8005b72:	ed2d 8b02 	vpush	{d8}
 8005b76:	eeb0 8b40 	vmov.f64	d8, d0
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	f7ff fd48 	bl	8005610 <__errno>
 8005b80:	eeb0 0b48 	vmov.f64	d0, d8
 8005b84:	ecbd 8b02 	vpop	{d8}
 8005b88:	6004      	str	r4, [r0, #0]
 8005b8a:	bd10      	pop	{r4, pc}

08005b8c <xflow>:
 8005b8c:	b082      	sub	sp, #8
 8005b8e:	b158      	cbz	r0, 8005ba8 <xflow+0x1c>
 8005b90:	eeb1 7b40 	vneg.f64	d7, d0
 8005b94:	ed8d 7b00 	vstr	d7, [sp]
 8005b98:	ed9d 7b00 	vldr	d7, [sp]
 8005b9c:	2022      	movs	r0, #34	@ 0x22
 8005b9e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005ba2:	b002      	add	sp, #8
 8005ba4:	f7ff bfe4 	b.w	8005b70 <with_errno>
 8005ba8:	eeb0 7b40 	vmov.f64	d7, d0
 8005bac:	e7f2      	b.n	8005b94 <xflow+0x8>
	...

08005bb0 <__math_uflow>:
 8005bb0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005bb8 <__math_uflow+0x8>
 8005bb4:	f7ff bfea 	b.w	8005b8c <xflow>
 8005bb8:	00000000 	.word	0x00000000
 8005bbc:	10000000 	.word	0x10000000

08005bc0 <__math_oflow>:
 8005bc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005bc8 <__math_oflow+0x8>
 8005bc4:	f7ff bfe2 	b.w	8005b8c <xflow>
 8005bc8:	00000000 	.word	0x00000000
 8005bcc:	70000000 	.word	0x70000000

08005bd0 <__math_divzero>:
 8005bd0:	b082      	sub	sp, #8
 8005bd2:	2800      	cmp	r0, #0
 8005bd4:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8005bd8:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8005bdc:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8005be0:	ed8d 7b00 	vstr	d7, [sp]
 8005be4:	ed9d 0b00 	vldr	d0, [sp]
 8005be8:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8005bf8 <__math_divzero+0x28>
 8005bec:	2022      	movs	r0, #34	@ 0x22
 8005bee:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8005bf2:	b002      	add	sp, #8
 8005bf4:	f7ff bfbc 	b.w	8005b70 <with_errno>
	...

08005c00 <__math_invalid>:
 8005c00:	eeb0 7b40 	vmov.f64	d7, d0
 8005c04:	eeb4 7b47 	vcmp.f64	d7, d7
 8005c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c0c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8005c10:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8005c14:	d602      	bvs.n	8005c1c <__math_invalid+0x1c>
 8005c16:	2021      	movs	r0, #33	@ 0x21
 8005c18:	f7ff bfaa 	b.w	8005b70 <with_errno>
 8005c1c:	4770      	bx	lr

08005c1e <__math_check_uflow>:
 8005c1e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8005c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c26:	d102      	bne.n	8005c2e <__math_check_uflow+0x10>
 8005c28:	2022      	movs	r0, #34	@ 0x22
 8005c2a:	f7ff bfa1 	b.w	8005b70 <with_errno>
 8005c2e:	4770      	bx	lr

08005c30 <__math_check_oflow>:
 8005c30:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8005c50 <__math_check_oflow+0x20>
 8005c34:	eeb0 7bc0 	vabs.f64	d7, d0
 8005c38:	eeb4 7b46 	vcmp.f64	d7, d6
 8005c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c40:	dd02      	ble.n	8005c48 <__math_check_oflow+0x18>
 8005c42:	2022      	movs	r0, #34	@ 0x22
 8005c44:	f7ff bf94 	b.w	8005b70 <with_errno>
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	f3af 8000 	nop.w
 8005c50:	ffffffff 	.word	0xffffffff
 8005c54:	7fefffff 	.word	0x7fefffff

08005c58 <_init>:
 8005c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5a:	bf00      	nop
 8005c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5e:	bc08      	pop	{r3}
 8005c60:	469e      	mov	lr, r3
 8005c62:	4770      	bx	lr

08005c64 <_fini>:
 8005c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c66:	bf00      	nop
 8005c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c6a:	bc08      	pop	{r3}
 8005c6c:	469e      	mov	lr, r3
 8005c6e:	4770      	bx	lr
