Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 11 11:19:17 2022
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_b_control_sets_placed.rpt
| Design       : keyboard_b
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           11 |
| Yes          | No                    | No                     |              10 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | mykey/buffer[0]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[1]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[2]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[3]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[6]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[7]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[4]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/ctrlf0_out               | mykey/ctrlf5_out            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[9]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[8]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/buffer[5]_i_1_n_0        |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/sampling                 | mykey/clrn                  |                2 |              4 |         2.00 |
|  my_5khz/CLK   |                                |                             |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG |                                | mykey/clrn                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                |                             |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | mykey/nextdata_n_reg_inv_8     | mykey/clrn                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mykey/nextdata_n_reg_inv_7     | mykey/clrn                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | nextdata_n                     | mykey/clrn                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mykey/fifo_reg_0_7_0_5_i_1_n_0 |                             |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                | my_5khz/clkcount[0]_i_1_n_0 |                8 |             32 |         4.00 |
+----------------+--------------------------------+-----------------------------+------------------+----------------+--------------+


