/*
 * Copyright (C) 2020 GreenWaves Technologies, SAS, ETH Zurich and
 *                    University of Bologna
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/*
 * Authors: Germain Haugou, GreenWaves Technologies (germain.haugou@greenwaves-technologies.com)
 */

#pragma once

#include "cpu/iss/include/iss_core.hpp"

inline vp::IoReq *Lsu::get_req()
{
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING

    int64_t cycles = this->iss.top.clock.get_cycles();

    // Block the access if the last access has not been granted yet or there is no free request.
    // Some requests may be in the free queue but not yet available to support synchronous
    // responses with latency. The requests are sorted out, first one is the next one to be free.
    if (this->io_req_denied || this->io_req_first == NULL || *((int64_t *)this->io_req_first->arg_get(1)) > cycles)
    {
        return nullptr;
    }

    // Allocate first one, it will be put back in the queue when the access is fully done.
    vp::IoReq *req = this->io_req_first;
    this->io_req_first = req->get_next();
    return req;
#else
    // TODO we could detect a request is already pending and return NULL to allow only 1 request at
    // a time on snitch. With sync requests, Snitch currently allows unlimited number of outstanding
    // requests
    return &this->io_req;
#endif
}

inline void Lsu::free_req(vp::IoReq *req, int64_t cyclestamp)
{
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING
    // Insert the request into the queue with increasing cyclestamp to let the core get
    // the next available one from the head.
    vp::IoReq *prev = NULL, *next = this->io_req_first;
    while (next && *((int64_t *)next->arg_get(1)) < cyclestamp)
    {
        prev = next;
        next = next->get_next();
    }

    req->set_next(next);
    if (prev)
    {
        prev->set_next(req);
    }
    else
    {
        this->io_req_first = req;
    }

    *((int64_t *)req->arg_get(1)) = cyclestamp;
#endif
}

template<typename T>
inline bool Lsu::load(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    iss_addr_t phys_addr;
    bool use_mem_array;
    if (this->iss.mmu.load_virt_to_phys(addr, phys_addr, use_mem_array))
    {
        return false;
    }

#ifdef CONFIG_GVSOC_ISS_MEMORY

    if (use_mem_array)
    {
        this->iss.regfile.set_reg(reg, *(T *)&this->mem_array[phys_addr - this->memory_start]);

        return false;
    }
#endif

    // First set register to zero for zero-extension
    this->iss.regfile.set_reg(reg, 0);
    // Due to zero extension, whole register is valid, except the part which will be
    // overwritten by memory access later
    this->iss.regfile.memcheck_set_valid(reg, -1);

    int err;
    int64_t latency;
    int req_id;
    if ((err = this->data_req(phys_addr, (uint8_t *)this->iss.regfile.reg_ref(reg),
        (uint8_t *)this->iss.regfile.reg_check_ref(reg), size, false, latency, req_id)) == 0)
    {
#ifdef CONFIG_GVSOC_ISS_SCOREBOARD
        this->iss.regfile.scoreboard_reg_set_timestamp(reg, latency + 1, CSR_PCER_LD_STALL);
#endif

#if defined(PIPELINE_STALL_THRESHOLD)
        if (latency > PIPELINE_STALL_THRESHOLD)
        {
            this->iss.timing.stall_load_account(latency - PIPELINE_STALL_THRESHOLD);
        }
#endif

        // We don't need to do anything as the target will write directly to the register
        // and we the zero extension is already managed by the initial
    }
    else
    {
        if (err != vp::IO_REQ_INVALID)
        {
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING
            this->stall_callback[req_id] = &Lsu::load_resume;
            this->stall_reg[req_id] = reg;
#else
            this->stall_callback = &Lsu::load_resume;
            this->stall_reg = reg;
#endif
        }
        else
        {
            // Return true so that pc is not updated and gdb can see the faulting instruction.
            // This also prevent the core from continuing to the next instruction.
            if (this->iss.gdbserver.gdbserver)
            {
                return true;
            }
        }
    }

    return false;
}

inline void Lsu::elw(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    this->iss.regfile.set_reg(reg, 0);
    int64_t latency;
    int req_id;
    if (!this->data_req(addr, (uint8_t *)this->iss.regfile.reg_ref(reg),
        (uint8_t *)this->iss.regfile.reg_check_ref(reg), size, false, latency, req_id))
    {
#ifdef CONFIG_GVSOC_ISS_SCOREBOARD
        this->iss.regfile.scoreboard_reg_set_timestamp(reg, latency + 1, CSR_PCER_LD_STALL);
#endif

#if defined(PIPELINE_STALL_THRESHOLD)
        if (latency > PIPELINE_STALL_THRESHOLD)
        {
            this->iss.timing.stall_load_account(latency - PIPELINE_STALL_THRESHOLD);
        }
#endif

        // We don't need to do anything as the target will write directly to the register
        // and we the zero extension is already managed by the initial value
    }
    else
    {
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING
        this->stall_callback[req_id] = &Lsu::elw_resume;
        this->stall_reg[req_id] = reg;
#else
        this->stall_callback = &Lsu::elw_resume;
        this->stall_reg = reg;
#endif
    }
}

template<typename T>
inline bool Lsu::load_signed(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    iss_addr_t phys_addr;
    bool use_mem_array;
    if (this->iss.mmu.load_virt_to_phys(addr, phys_addr, use_mem_array))
    {
        return false;
    }

#ifdef CONFIG_GVSOC_ISS_MEMORY

    if (use_mem_array)
    {
        this->iss.regfile.set_reg(reg, *(T *)&this->mem_array[phys_addr - this->memory_start]);

        return false;
    }
#endif

    int err;
    int64_t latency;
    int req_id;
    if ((err = this->data_req(phys_addr, (uint8_t *)this->iss.regfile.reg_ref(reg),
        (uint8_t *)this->iss.regfile.reg_check_ref(reg), size, false, latency, req_id)) == 0)
    {
        this->iss.regfile.set_reg(reg, iss_get_signed_value(this->iss.regfile.get_reg_untimed(reg), size * 8));

        // Due to sign extension, propagate left the validity of the sign
        bool sign_is_valid = (this->iss.regfile.memcheck_get(reg) >> (size *8 - 1)) & 1;
        iss_reg_t is_valid = sign_is_valid ? -1 : 0;
        iss_reg_t is_reg_valid = this->iss.regfile.memcheck_get(reg) & ((1 << (size * 8)) - 1);
        for (int i=size; i<sizeof(iss_reg_t); i++)
        {
            is_reg_valid |= is_valid << (i * 8);
        }
        this->iss.regfile.memcheck_set(reg, is_reg_valid);

#ifdef CONFIG_GVSOC_ISS_SCOREBOARD
        this->iss.regfile.scoreboard_reg_set_timestamp(reg, latency + 1, CSR_PCER_LD_STALL);
#endif

#if defined(PIPELINE_STALL_THRESHOLD)
        if (latency > PIPELINE_STALL_THRESHOLD)
        {
            this->iss.timing.stall_load_account(latency - PIPELINE_STALL_THRESHOLD);
        }
#endif

    }
    else
    {
        if (err == vp::IO_REQ_DENIED)
        {
            return true;
        }
        else if (err != vp::IO_REQ_INVALID)
        {
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING
            this->stall_callback[req_id] = &Lsu::load_signed_resume;
            this->stall_reg[req_id] = reg;
            this->stall_size[req_id] = size;
#else
            this->stall_callback = &Lsu::load_signed_resume;
            this->stall_reg = reg;
            this->stall_size = size;
#endif
        }
        else
        {
            // Return true so that pc is not updated and gdb can see the faulting instruction.
            // This also prevent the core from continuing to the next instruction.
            if (this->iss.gdbserver.gdbserver)
            {
                return true;
            }
        }
    }

    return false;
}

template<typename T>
inline bool Lsu::store(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    iss_addr_t phys_addr;
    bool use_mem_array;
    if (this->iss.mmu.store_virt_to_phys(addr, phys_addr, use_mem_array))
    {
        return false;
    }

#ifdef CONFIG_GVSOC_ISS_MEMORY

    if (use_mem_array)
    {
        *(T *)&this->mem_array[phys_addr - this->memory_start] = this->iss.regfile.get_reg(reg);

        return false;
    }
#endif

#ifdef CONFIG_GVSOC_ISS_SCOREBOARD
    // Since the input register is passed through its index and accessed through a pointer,
    // we need to take care of the scoreboard
    this->iss.regfile.scoreboard_reg_check(reg);
#endif

    int err;
    int64_t latency;
    int req_id;
    if ((err = this->data_req(phys_addr, (uint8_t *)this->iss.regfile.reg_store_ref(reg),
        (uint8_t *)this->iss.regfile.reg_check_store_ref(reg), size, true, latency, req_id)) == 0)
    {

#if defined(PIPELINE_STALL_THRESHOLD)
        if (latency > PIPELINE_STALL_THRESHOLD)
        {
            this->iss.timing.stall_load_account(latency - PIPELINE_STALL_THRESHOLD);
        }
#endif

        // For now we don't have to do anything as the register was written directly
        // by the request but we cold support sign-extended loads here;
    }
    else
    {
        if (err != vp::IO_REQ_INVALID)
        {
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING
            this->stall_callback[req_id] = &Lsu::store_resume;
            this->stall_reg[req_id] = reg;
#else
            this->stall_callback = &Lsu::store_resume;
            this->stall_reg = reg;
#endif
        }
        else
        {
            // Return true so that pc is not updated and gdb can see the faulting instruction.
            // This also prevent the core from continuing to the next instruction.
            if (this->iss.gdbserver.gdbserver)
            {
                return true;
            }
        }
    }

    return false;
}

template<typename T>
inline bool Lsu::load_perf(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    if (this->iss.gdbserver.watchpoint_check(false, addr, size))
    {
        return true;
    }
    this->iss.timing.event_load_account(1);
    return this->load<T>(insn, addr, size, reg);
}

inline void Lsu::elw_perf(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    this->iss.timing.event_load_account(1);
    this->elw(insn, addr, size, reg);
}

template<typename T>
inline bool Lsu::load_signed_perf(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    if (this->iss.gdbserver.watchpoint_check(false, addr, size))
    {
        return true;
    }
    this->iss.timing.event_load_account(1);
    return this->load_signed<T>(insn, addr, size, reg);
}

template<typename T>
inline bool Lsu::store_perf(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    if (this->iss.gdbserver.watchpoint_check(true, addr, size))
    {
        return true;
    }
    this->iss.timing.event_store_account(1);
    return this->store<T>(insn, addr, size, reg);
}

inline void Lsu::stack_access_check(int reg, iss_addr_t addr)
{
#if defined(CONFIG_GVSOC_ISS_STACK_CHECKER)
    // Could be optimized when decoding instruction by pointing to different instruction
    // handlers when register 2 is seen but the gain is small compared to the cost of the full
    // load.
    if (this->iss.csr.stack_conf && reg == 2)
    {
        if (addr < this->iss.csr.stack_start || addr >= this->iss.csr.stack_end)
        {
            this->trace.fatal("SP-based access outside stack (addr: 0x%x, stack_start: 0x%x, stack_end: 0x%x)\n",
                              addr, this->iss.csr.stack_start, this->iss.csr.stack_end);
        }
    }
#endif
}

template<typename T>
inline bool Lsu::load_float(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    iss_addr_t phys_addr;
    bool use_mem_array;
    if (this->iss.mmu.load_virt_to_phys(addr, phys_addr, use_mem_array))
    {
        return false;
    }

#ifdef CONFIG_GVSOC_ISS_MEMORY

    if (use_mem_array)
    {
        this->iss.regfile.set_freg(reg, iss_get_float_value(*(T *)&this->mem_array[phys_addr - this->memory_start], size * 8));

        return false;
    }
#endif

    int err;
    int64_t latency;
    int req_id;
    if ((err = this->data_req(phys_addr, (uint8_t *)this->iss.regfile.freg_ref(reg), NULL, size, false, latency, req_id)) == 0)
    {
#ifdef CONFIG_GVSOC_ISS_SNITCH_FAST
        this->iss.regfile.set_freg(reg, iss_get_float_value(this->iss.regfile.get_freg_untimed(reg), size * 8));
#else
        this->iss.regfile.set_freg(reg, iss_get_float_value(this->iss.regfile.get_freg(reg), size * 8));
#endif
#ifdef CONFIG_GVSOC_ISS_SCOREBOARD
        this->iss.regfile.scoreboard_freg_set_timestamp(reg, latency + 1, CSR_PCER_LD_STALL);
#endif

#if defined(PIPELINE_STALL_THRESHOLD)
        if (latency > PIPELINE_STALL_THRESHOLD)
        {
            this->iss.timing.stall_load_account(latency - PIPELINE_STALL_THRESHOLD);
        }
#endif

    }
    else
    {
        if (err != vp::IO_REQ_INVALID)
        {
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING
            this->stall_callback[req_id] = &Lsu::load_float_resume;
            this->stall_reg[req_id] = reg;
            this->stall_size[req_id] = size;
#else
            this->stall_callback = &Lsu::load_float_resume;
            this->stall_reg = reg;
            this->stall_size = size;
#endif
        }
        else
        {
            // Return true so that pc is not updated and gdb can see the faulting instruction.
            // This also prevent the core from continuing to the next instruction.
            if (this->iss.gdbserver.gdbserver)
            {
                return true;
            }
        }
    }

    return false;
}

template<typename T>
inline bool Lsu::store_float(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    iss_addr_t phys_addr;
    bool use_mem_array;
    if (this->iss.mmu.store_virt_to_phys(addr, phys_addr, use_mem_array))
    {
        return false;
    }

#ifdef CONFIG_GVSOC_ISS_MEMORY

    if (use_mem_array)
    {
        *(T *)&this->mem_array[phys_addr - this->memory_start] = this->iss.regfile.get_freg(reg);

        return false;
    }
#endif

#ifdef CONFIG_GVSOC_ISS_SCOREBOARD
    // Since the input register is passed through its index and accessed through a pointer,
    // we need to take care of the scoreboard
    this->iss.regfile.scoreboard_freg_check(reg);
#endif

    int err;
    int64_t latency;
    int req_id;
    if ((err = this->data_req(phys_addr, (uint8_t *)this->iss.regfile.freg_store_ref(reg), NULL, size, true, latency, req_id)) == 0)
    {
        // For now we don't have to do anything as the register was written directly
        // by the request but we cold support sign-extended loads here;

#if defined(PIPELINE_STALL_THRESHOLD)
        if (latency > PIPELINE_STALL_THRESHOLD)
        {
            this->iss.timing.stall_load_account(latency - PIPELINE_STALL_THRESHOLD);
        }
#endif

    }
    else
    {
        if (err != vp::IO_REQ_INVALID)
        {
#ifdef CONFIG_GVSOC_ISS_LSU_NB_OUTSTANDING
            this->stall_callback[req_id] = &Lsu::store_resume;
            this->stall_reg[req_id] = reg;
#else
            this->stall_callback = &Lsu::store_resume;
            this->stall_reg = reg;
#endif
        }
        else
        {
            // Return true so that pc is not updated and gdb can see the faulting instruction.
            // This also prevent the core from continuing to the next instruction.
            if (this->iss.gdbserver.gdbserver)
            {
                return true;
            }
        }
    }

    return false;
}

template<typename T>
inline bool Lsu::load_float_perf(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    if (this->iss.gdbserver.watchpoint_check(false, addr, size))
    {
        return true;
    }
    this->iss.timing.event_load_account(1);
    return this->load_float<T>(insn, addr, size, reg);
}

template<typename T>
inline bool Lsu::store_float_perf(iss_insn_t *insn, iss_addr_t addr, int size, int reg)
{
    if (this->iss.gdbserver.watchpoint_check(true, addr, size))
    {
        return true;
    }
    this->iss.timing.event_store_account(1);
    return this->store_float<T>(insn, addr, size, reg);
}
