#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul  2 14:30:24 2025
# Process ID: 14140
# Current directory: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19336 E:\Experiment Files\CPU_desigin\LAB2\proj_miniRV_minisys\proj_single_cycle\proj_single_cycle.xpr
# Log file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/vivado.log
# Journal file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7z010iclg225-1L {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.xpr}
INFO: [Project 1-313] Project file moved from 'D:/new/proj_single_cycle' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7a100tfgg484-1', with new part: 'xc7z010iclg225-1L'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7a100tfgg484-1', with new part: 'xc7z010iclg225-1L'.
INFO: [Project 1-563] Overriding project part, 'xc7a100tfgg484-1', with new part: 'xc7z010iclg225-1L'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files', nor could it be found using path 'D:/new/proj_single_cycle/proj_single_cycle.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado2018.3/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpuclk' to 'cpuclk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
launch_runs -jobs 12 cpuclk_synth_1
[Wed Jul  2 14:35:02 2025] Launched cpuclk_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sim_1/new/cpuclk_sim.v} w ]
add_files -fileset sim_1 {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sim_1/new/cpuclk_sim.v}}
update_compile_order -fileset sim_1
set_property top cpuclk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018/Vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c7409b1ddabf4fa18ec9204b6edbe050 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Experiment -notrace
couldn't read file "E:/Experiment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  2 14:37:31 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 896.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 907.805 ; gain = 11.566
run 10 us
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 914.160 ; gain = 1.188
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v}}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v}}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IROM.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IROM.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IROM.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IROM.v}}
file delete -force {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IROM.v}
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myIROM.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myIROM.v}}
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {IROM} CONFIG.memory_type {rom}] [get_ips IROM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'IROM' to 'IROM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}]
launch_runs -jobs 12 IROM_synth_1
[Wed Jul  2 15:47:55 2025] Launched IROM_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v}}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  2 17:35:00 2025...
