
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402840 <.init>:
  402840:	stp	x29, x30, [sp, #-16]!
  402844:	mov	x29, sp
  402848:	bl	4030d0 <__fxstatat@plt+0x60>
  40284c:	ldp	x29, x30, [sp], #16
  402850:	ret

Disassembly of section .plt:

0000000000402860 <mbrtowc@plt-0x20>:
  402860:	stp	x16, x30, [sp, #-16]!
  402864:	adrp	x16, 425000 <__fxstatat@plt+0x21f90>
  402868:	ldr	x17, [x16, #4088]
  40286c:	add	x16, x16, #0xff8
  402870:	br	x17
  402874:	nop
  402878:	nop
  40287c:	nop

0000000000402880 <mbrtowc@plt>:
  402880:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402884:	ldr	x17, [x16]
  402888:	add	x16, x16, #0x0
  40288c:	br	x17

0000000000402890 <memcpy@plt>:
  402890:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402894:	ldr	x17, [x16, #8]
  402898:	add	x16, x16, #0x8
  40289c:	br	x17

00000000004028a0 <_exit@plt>:
  4028a0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028a4:	ldr	x17, [x16, #16]
  4028a8:	add	x16, x16, #0x10
  4028ac:	br	x17

00000000004028b0 <strlen@plt>:
  4028b0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028b4:	ldr	x17, [x16, #24]
  4028b8:	add	x16, x16, #0x18
  4028bc:	br	x17

00000000004028c0 <acl_set_fd@plt>:
  4028c0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028c4:	ldr	x17, [x16, #32]
  4028c8:	add	x16, x16, #0x20
  4028cc:	br	x17

00000000004028d0 <exit@plt>:
  4028d0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028d4:	ldr	x17, [x16, #40]
  4028d8:	add	x16, x16, #0x28
  4028dc:	br	x17

00000000004028e0 <error@plt>:
  4028e0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028e4:	ldr	x17, [x16, #48]
  4028e8:	add	x16, x16, #0x30
  4028ec:	br	x17

00000000004028f0 <rpmatch@plt>:
  4028f0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028f4:	ldr	x17, [x16, #56]
  4028f8:	add	x16, x16, #0x38
  4028fc:	br	x17

0000000000402900 <acl_entries@plt>:
  402900:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402904:	ldr	x17, [x16, #64]
  402908:	add	x16, x16, #0x40
  40290c:	br	x17

0000000000402910 <geteuid@plt>:
  402910:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402914:	ldr	x17, [x16, #72]
  402918:	add	x16, x16, #0x48
  40291c:	br	x17

0000000000402920 <__xmknod@plt>:
  402920:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402924:	ldr	x17, [x16, #80]
  402928:	add	x16, x16, #0x50
  40292c:	br	x17

0000000000402930 <linkat@plt>:
  402930:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402934:	ldr	x17, [x16, #88]
  402938:	add	x16, x16, #0x58
  40293c:	br	x17

0000000000402940 <readlink@plt>:
  402940:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402944:	ldr	x17, [x16, #96]
  402948:	add	x16, x16, #0x60
  40294c:	br	x17

0000000000402950 <ferror_unlocked@plt>:
  402950:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402954:	ldr	x17, [x16, #104]
  402958:	add	x16, x16, #0x68
  40295c:	br	x17

0000000000402960 <getuid@plt>:
  402960:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402964:	ldr	x17, [x16, #112]
  402968:	add	x16, x16, #0x70
  40296c:	br	x17

0000000000402970 <opendir@plt>:
  402970:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402974:	ldr	x17, [x16, #120]
  402978:	add	x16, x16, #0x78
  40297c:	br	x17

0000000000402980 <__cxa_atexit@plt>:
  402980:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402984:	ldr	x17, [x16, #128]
  402988:	add	x16, x16, #0x80
  40298c:	br	x17

0000000000402990 <unlinkat@plt>:
  402990:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402994:	ldr	x17, [x16, #136]
  402998:	add	x16, x16, #0x88
  40299c:	br	x17

00000000004029a0 <clock_gettime@plt>:
  4029a0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029a4:	ldr	x17, [x16, #144]
  4029a8:	add	x16, x16, #0x90
  4029ac:	br	x17

00000000004029b0 <qsort@plt>:
  4029b0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029b4:	ldr	x17, [x16, #152]
  4029b8:	add	x16, x16, #0x98
  4029bc:	br	x17

00000000004029c0 <setvbuf@plt>:
  4029c0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029c4:	ldr	x17, [x16, #160]
  4029c8:	add	x16, x16, #0xa0
  4029cc:	br	x17

00000000004029d0 <pathconf@plt>:
  4029d0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029d4:	ldr	x17, [x16, #168]
  4029d8:	add	x16, x16, #0xa8
  4029dc:	br	x17

00000000004029e0 <euidaccess@plt>:
  4029e0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029e4:	ldr	x17, [x16, #176]
  4029e8:	add	x16, x16, #0xb0
  4029ec:	br	x17

00000000004029f0 <lseek@plt>:
  4029f0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029f4:	ldr	x17, [x16, #184]
  4029f8:	add	x16, x16, #0xb8
  4029fc:	br	x17

0000000000402a00 <mkfifo@plt>:
  402a00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a04:	ldr	x17, [x16, #192]
  402a08:	add	x16, x16, #0xc0
  402a0c:	br	x17

0000000000402a10 <__fpending@plt>:
  402a10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a14:	ldr	x17, [x16, #200]
  402a18:	add	x16, x16, #0xc8
  402a1c:	br	x17

0000000000402a20 <stpcpy@plt>:
  402a20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a24:	ldr	x17, [x16, #208]
  402a28:	add	x16, x16, #0xd0
  402a2c:	br	x17

0000000000402a30 <fileno@plt>:
  402a30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a34:	ldr	x17, [x16, #216]
  402a38:	add	x16, x16, #0xd8
  402a3c:	br	x17

0000000000402a40 <putc_unlocked@plt>:
  402a40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a44:	ldr	x17, [x16, #224]
  402a48:	add	x16, x16, #0xe0
  402a4c:	br	x17

0000000000402a50 <acl_delete_def_file@plt>:
  402a50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a54:	ldr	x17, [x16, #232]
  402a58:	add	x16, x16, #0xe8
  402a5c:	br	x17

0000000000402a60 <fclose@plt>:
  402a60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a64:	ldr	x17, [x16, #240]
  402a68:	add	x16, x16, #0xf0
  402a6c:	br	x17

0000000000402a70 <getpid@plt>:
  402a70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a74:	ldr	x17, [x16, #248]
  402a78:	add	x16, x16, #0xf8
  402a7c:	br	x17

0000000000402a80 <nl_langinfo@plt>:
  402a80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a84:	ldr	x17, [x16, #256]
  402a88:	add	x16, x16, #0x100
  402a8c:	br	x17

0000000000402a90 <fopen@plt>:
  402a90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a94:	ldr	x17, [x16, #264]
  402a98:	add	x16, x16, #0x108
  402a9c:	br	x17

0000000000402aa0 <malloc@plt>:
  402aa0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402aa4:	ldr	x17, [x16, #272]
  402aa8:	add	x16, x16, #0x110
  402aac:	br	x17

0000000000402ab0 <futimesat@plt>:
  402ab0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ab4:	ldr	x17, [x16, #280]
  402ab8:	add	x16, x16, #0x118
  402abc:	br	x17

0000000000402ac0 <chmod@plt>:
  402ac0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ac4:	ldr	x17, [x16, #288]
  402ac8:	add	x16, x16, #0x120
  402acc:	br	x17

0000000000402ad0 <open@plt>:
  402ad0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ad4:	ldr	x17, [x16, #296]
  402ad8:	add	x16, x16, #0x128
  402adc:	br	x17

0000000000402ae0 <__vasprintf_chk@plt>:
  402ae0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ae4:	ldr	x17, [x16, #304]
  402ae8:	add	x16, x16, #0x130
  402aec:	br	x17

0000000000402af0 <getppid@plt>:
  402af0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402af4:	ldr	x17, [x16, #312]
  402af8:	add	x16, x16, #0x138
  402afc:	br	x17

0000000000402b00 <futimens@plt>:
  402b00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b04:	ldr	x17, [x16, #320]
  402b08:	add	x16, x16, #0x140
  402b0c:	br	x17

0000000000402b10 <strncmp@plt>:
  402b10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b14:	ldr	x17, [x16, #328]
  402b18:	add	x16, x16, #0x148
  402b1c:	br	x17

0000000000402b20 <bindtextdomain@plt>:
  402b20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b24:	ldr	x17, [x16, #336]
  402b28:	add	x16, x16, #0x150
  402b2c:	br	x17

0000000000402b30 <__libc_start_main@plt>:
  402b30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b34:	ldr	x17, [x16, #344]
  402b38:	add	x16, x16, #0x158
  402b3c:	br	x17

0000000000402b40 <__printf_chk@plt>:
  402b40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b44:	ldr	x17, [x16, #352]
  402b48:	add	x16, x16, #0x160
  402b4c:	br	x17

0000000000402b50 <acl_get_tag_type@plt>:
  402b50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b54:	ldr	x17, [x16, #360]
  402b58:	add	x16, x16, #0x168
  402b5c:	br	x17

0000000000402b60 <memset@plt>:
  402b60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b64:	ldr	x17, [x16, #368]
  402b68:	add	x16, x16, #0x170
  402b6c:	br	x17

0000000000402b70 <fdopen@plt>:
  402b70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b74:	ldr	x17, [x16, #376]
  402b78:	add	x16, x16, #0x178
  402b7c:	br	x17

0000000000402b80 <gettimeofday@plt>:
  402b80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b84:	ldr	x17, [x16, #384]
  402b88:	add	x16, x16, #0x180
  402b8c:	br	x17

0000000000402b90 <fchmod@plt>:
  402b90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b94:	ldr	x17, [x16, #392]
  402b98:	add	x16, x16, #0x188
  402b9c:	br	x17

0000000000402ba0 <putchar_unlocked@plt>:
  402ba0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ba4:	ldr	x17, [x16, #400]
  402ba8:	add	x16, x16, #0x190
  402bac:	br	x17

0000000000402bb0 <calloc@plt>:
  402bb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bb4:	ldr	x17, [x16, #408]
  402bb8:	add	x16, x16, #0x198
  402bbc:	br	x17

0000000000402bc0 <bcmp@plt>:
  402bc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bc4:	ldr	x17, [x16, #416]
  402bc8:	add	x16, x16, #0x1a0
  402bcc:	br	x17

0000000000402bd0 <readdir@plt>:
  402bd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bd4:	ldr	x17, [x16, #424]
  402bd8:	add	x16, x16, #0x1a8
  402bdc:	br	x17

0000000000402be0 <realloc@plt>:
  402be0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402be4:	ldr	x17, [x16, #432]
  402be8:	add	x16, x16, #0x1b0
  402bec:	br	x17

0000000000402bf0 <acl_set_file@plt>:
  402bf0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bf4:	ldr	x17, [x16, #440]
  402bf8:	add	x16, x16, #0x1b8
  402bfc:	br	x17

0000000000402c00 <getpagesize@plt>:
  402c00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c04:	ldr	x17, [x16, #448]
  402c08:	add	x16, x16, #0x1c0
  402c0c:	br	x17

0000000000402c10 <acl_from_mode@plt>:
  402c10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c14:	ldr	x17, [x16, #456]
  402c18:	add	x16, x16, #0x1c8
  402c1c:	br	x17

0000000000402c20 <acl_get_fd@plt>:
  402c20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c24:	ldr	x17, [x16, #464]
  402c28:	add	x16, x16, #0x1d0
  402c2c:	br	x17

0000000000402c30 <closedir@plt>:
  402c30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c34:	ldr	x17, [x16, #472]
  402c38:	add	x16, x16, #0x1d8
  402c3c:	br	x17

0000000000402c40 <close@plt>:
  402c40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c44:	ldr	x17, [x16, #480]
  402c48:	add	x16, x16, #0x1e0
  402c4c:	br	x17

0000000000402c50 <strrchr@plt>:
  402c50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c54:	ldr	x17, [x16, #488]
  402c58:	add	x16, x16, #0x1e8
  402c5c:	br	x17

0000000000402c60 <__gmon_start__@plt>:
  402c60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c64:	ldr	x17, [x16, #496]
  402c68:	add	x16, x16, #0x1f0
  402c6c:	br	x17

0000000000402c70 <fdopendir@plt>:
  402c70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c74:	ldr	x17, [x16, #504]
  402c78:	add	x16, x16, #0x1f8
  402c7c:	br	x17

0000000000402c80 <write@plt>:
  402c80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c84:	ldr	x17, [x16, #512]
  402c88:	add	x16, x16, #0x200
  402c8c:	br	x17

0000000000402c90 <abort@plt>:
  402c90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c94:	ldr	x17, [x16, #520]
  402c98:	add	x16, x16, #0x208
  402c9c:	br	x17

0000000000402ca0 <posix_fadvise@plt>:
  402ca0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ca4:	ldr	x17, [x16, #528]
  402ca8:	add	x16, x16, #0x210
  402cac:	br	x17

0000000000402cb0 <mbsinit@plt>:
  402cb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cb4:	ldr	x17, [x16, #536]
  402cb8:	add	x16, x16, #0x218
  402cbc:	br	x17

0000000000402cc0 <fpathconf@plt>:
  402cc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cc4:	ldr	x17, [x16, #544]
  402cc8:	add	x16, x16, #0x220
  402ccc:	br	x17

0000000000402cd0 <fread_unlocked@plt>:
  402cd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cd4:	ldr	x17, [x16, #552]
  402cd8:	add	x16, x16, #0x228
  402cdc:	br	x17

0000000000402ce0 <canonicalize_file_name@plt>:
  402ce0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ce4:	ldr	x17, [x16, #560]
  402ce8:	add	x16, x16, #0x230
  402cec:	br	x17

0000000000402cf0 <memcmp@plt>:
  402cf0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cf4:	ldr	x17, [x16, #568]
  402cf8:	add	x16, x16, #0x238
  402cfc:	br	x17

0000000000402d00 <textdomain@plt>:
  402d00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d04:	ldr	x17, [x16, #576]
  402d08:	add	x16, x16, #0x240
  402d0c:	br	x17

0000000000402d10 <getopt_long@plt>:
  402d10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d14:	ldr	x17, [x16, #584]
  402d18:	add	x16, x16, #0x248
  402d1c:	br	x17

0000000000402d20 <__fprintf_chk@plt>:
  402d20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d24:	ldr	x17, [x16, #592]
  402d28:	add	x16, x16, #0x250
  402d2c:	br	x17

0000000000402d30 <strcmp@plt>:
  402d30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d34:	ldr	x17, [x16, #600]
  402d38:	add	x16, x16, #0x258
  402d3c:	br	x17

0000000000402d40 <__ctype_b_loc@plt>:
  402d40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d44:	ldr	x17, [x16, #608]
  402d48:	add	x16, x16, #0x260
  402d4c:	br	x17

0000000000402d50 <rewinddir@plt>:
  402d50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d54:	ldr	x17, [x16, #616]
  402d58:	add	x16, x16, #0x268
  402d5c:	br	x17

0000000000402d60 <rmdir@plt>:
  402d60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d64:	ldr	x17, [x16, #624]
  402d68:	add	x16, x16, #0x270
  402d6c:	br	x17

0000000000402d70 <lchown@plt>:
  402d70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d74:	ldr	x17, [x16, #632]
  402d78:	add	x16, x16, #0x278
  402d7c:	br	x17

0000000000402d80 <acl_get_file@plt>:
  402d80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d84:	ldr	x17, [x16, #640]
  402d88:	add	x16, x16, #0x280
  402d8c:	br	x17

0000000000402d90 <fseeko@plt>:
  402d90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d94:	ldr	x17, [x16, #648]
  402d98:	add	x16, x16, #0x288
  402d9c:	br	x17

0000000000402da0 <getline@plt>:
  402da0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402da4:	ldr	x17, [x16, #656]
  402da8:	add	x16, x16, #0x290
  402dac:	br	x17

0000000000402db0 <free@plt>:
  402db0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402db4:	ldr	x17, [x16, #664]
  402db8:	add	x16, x16, #0x298
  402dbc:	br	x17

0000000000402dc0 <renameat2@plt>:
  402dc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402dc4:	ldr	x17, [x16, #672]
  402dc8:	add	x16, x16, #0x2a0
  402dcc:	br	x17

0000000000402dd0 <__ctype_get_mb_cur_max@plt>:
  402dd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402dd4:	ldr	x17, [x16, #680]
  402dd8:	add	x16, x16, #0x2a8
  402ddc:	br	x17

0000000000402de0 <getgid@plt>:
  402de0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402de4:	ldr	x17, [x16, #688]
  402de8:	add	x16, x16, #0x2b0
  402dec:	br	x17

0000000000402df0 <attr_copy_fd@plt>:
  402df0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402df4:	ldr	x17, [x16, #696]
  402df8:	add	x16, x16, #0x2b8
  402dfc:	br	x17

0000000000402e00 <renameat@plt>:
  402e00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e04:	ldr	x17, [x16, #704]
  402e08:	add	x16, x16, #0x2c0
  402e0c:	br	x17

0000000000402e10 <acl_get_entry@plt>:
  402e10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e14:	ldr	x17, [x16, #712]
  402e18:	add	x16, x16, #0x2c8
  402e1c:	br	x17

0000000000402e20 <strspn@plt>:
  402e20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e24:	ldr	x17, [x16, #720]
  402e28:	add	x16, x16, #0x2d0
  402e2c:	br	x17

0000000000402e30 <strchr@plt>:
  402e30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e34:	ldr	x17, [x16, #728]
  402e38:	add	x16, x16, #0x2d8
  402e3c:	br	x17

0000000000402e40 <utimensat@plt>:
  402e40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e44:	ldr	x17, [x16, #736]
  402e48:	add	x16, x16, #0x2e0
  402e4c:	br	x17

0000000000402e50 <rename@plt>:
  402e50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e54:	ldr	x17, [x16, #744]
  402e58:	add	x16, x16, #0x2e8
  402e5c:	br	x17

0000000000402e60 <fwrite@plt>:
  402e60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e64:	ldr	x17, [x16, #752]
  402e68:	add	x16, x16, #0x2f0
  402e6c:	br	x17

0000000000402e70 <fcntl@plt>:
  402e70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e74:	ldr	x17, [x16, #760]
  402e78:	add	x16, x16, #0x2f8
  402e7c:	br	x17

0000000000402e80 <attr_copy_file@plt>:
  402e80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e84:	ldr	x17, [x16, #768]
  402e88:	add	x16, x16, #0x300
  402e8c:	br	x17

0000000000402e90 <fflush@plt>:
  402e90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e94:	ldr	x17, [x16, #776]
  402e98:	add	x16, x16, #0x308
  402e9c:	br	x17

0000000000402ea0 <attr_copy_check_permissions@plt>:
  402ea0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ea4:	ldr	x17, [x16, #784]
  402ea8:	add	x16, x16, #0x310
  402eac:	br	x17

0000000000402eb0 <strcpy@plt>:
  402eb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402eb4:	ldr	x17, [x16, #792]
  402eb8:	add	x16, x16, #0x318
  402ebc:	br	x17

0000000000402ec0 <dirfd@plt>:
  402ec0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ec4:	ldr	x17, [x16, #800]
  402ec8:	add	x16, x16, #0x320
  402ecc:	br	x17

0000000000402ed0 <__explicit_bzero_chk@plt>:
  402ed0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ed4:	ldr	x17, [x16, #808]
  402ed8:	add	x16, x16, #0x328
  402edc:	br	x17

0000000000402ee0 <__lxstat@plt>:
  402ee0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ee4:	ldr	x17, [x16, #816]
  402ee8:	add	x16, x16, #0x330
  402eec:	br	x17

0000000000402ef0 <read@plt>:
  402ef0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ef4:	ldr	x17, [x16, #824]
  402ef8:	add	x16, x16, #0x338
  402efc:	br	x17

0000000000402f00 <__mempcpy_chk@plt>:
  402f00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f04:	ldr	x17, [x16, #832]
  402f08:	add	x16, x16, #0x340
  402f0c:	br	x17

0000000000402f10 <utimes@plt>:
  402f10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f14:	ldr	x17, [x16, #840]
  402f18:	add	x16, x16, #0x348
  402f1c:	br	x17

0000000000402f20 <__fxstat@plt>:
  402f20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f24:	ldr	x17, [x16, #848]
  402f28:	add	x16, x16, #0x350
  402f2c:	br	x17

0000000000402f30 <dcgettext@plt>:
  402f30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f34:	ldr	x17, [x16, #856]
  402f38:	add	x16, x16, #0x358
  402f3c:	br	x17

0000000000402f40 <fputs_unlocked@plt>:
  402f40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f44:	ldr	x17, [x16, #864]
  402f48:	add	x16, x16, #0x360
  402f4c:	br	x17

0000000000402f50 <__freading@plt>:
  402f50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f54:	ldr	x17, [x16, #872]
  402f58:	add	x16, x16, #0x368
  402f5c:	br	x17

0000000000402f60 <ftruncate@plt>:
  402f60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f64:	ldr	x17, [x16, #880]
  402f68:	add	x16, x16, #0x370
  402f6c:	br	x17

0000000000402f70 <symlinkat@plt>:
  402f70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f74:	ldr	x17, [x16, #888]
  402f78:	add	x16, x16, #0x378
  402f7c:	br	x17

0000000000402f80 <fallocate@plt>:
  402f80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f84:	ldr	x17, [x16, #896]
  402f88:	add	x16, x16, #0x380
  402f8c:	br	x17

0000000000402f90 <iswprint@plt>:
  402f90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f94:	ldr	x17, [x16, #904]
  402f98:	add	x16, x16, #0x388
  402f9c:	br	x17

0000000000402fa0 <umask@plt>:
  402fa0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fa4:	ldr	x17, [x16, #912]
  402fa8:	add	x16, x16, #0x390
  402fac:	br	x17

0000000000402fb0 <openat@plt>:
  402fb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fb4:	ldr	x17, [x16, #920]
  402fb8:	add	x16, x16, #0x398
  402fbc:	br	x17

0000000000402fc0 <__assert_fail@plt>:
  402fc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fc4:	ldr	x17, [x16, #928]
  402fc8:	add	x16, x16, #0x3a0
  402fcc:	br	x17

0000000000402fd0 <__errno_location@plt>:
  402fd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fd4:	ldr	x17, [x16, #936]
  402fd8:	add	x16, x16, #0x3a8
  402fdc:	br	x17

0000000000402fe0 <getenv@plt>:
  402fe0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fe4:	ldr	x17, [x16, #944]
  402fe8:	add	x16, x16, #0x3b0
  402fec:	br	x17

0000000000402ff0 <__xstat@plt>:
  402ff0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ff4:	ldr	x17, [x16, #952]
  402ff8:	add	x16, x16, #0x3b8
  402ffc:	br	x17

0000000000403000 <unlink@plt>:
  403000:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403004:	ldr	x17, [x16, #960]
  403008:	add	x16, x16, #0x3c0
  40300c:	br	x17

0000000000403010 <fchown@plt>:
  403010:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403014:	ldr	x17, [x16, #968]
  403018:	add	x16, x16, #0x3c8
  40301c:	br	x17

0000000000403020 <mkdir@plt>:
  403020:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403024:	ldr	x17, [x16, #976]
  403028:	add	x16, x16, #0x3d0
  40302c:	br	x17

0000000000403030 <error_at_line@plt>:
  403030:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403034:	ldr	x17, [x16, #984]
  403038:	add	x16, x16, #0x3d8
  40303c:	br	x17

0000000000403040 <ioctl@plt>:
  403040:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403044:	ldr	x17, [x16, #992]
  403048:	add	x16, x16, #0x3e0
  40304c:	br	x17

0000000000403050 <setlocale@plt>:
  403050:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403054:	ldr	x17, [x16, #1000]
  403058:	add	x16, x16, #0x3e8
  40305c:	br	x17

0000000000403060 <acl_free@plt>:
  403060:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403064:	ldr	x17, [x16, #1008]
  403068:	add	x16, x16, #0x3f0
  40306c:	br	x17

0000000000403070 <__fxstatat@plt>:
  403070:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403074:	ldr	x17, [x16, #1016]
  403078:	add	x16, x16, #0x3f8
  40307c:	br	x17

Disassembly of section .text:

0000000000403080 <.text>:
  403080:	mov	x29, #0x0                   	// #0
  403084:	mov	x30, #0x0                   	// #0
  403088:	mov	x5, x0
  40308c:	ldr	x1, [sp]
  403090:	add	x2, sp, #0x8
  403094:	mov	x6, sp
  403098:	movz	x0, #0x0, lsl #48
  40309c:	movk	x0, #0x0, lsl #32
  4030a0:	movk	x0, #0x40, lsl #16
  4030a4:	movk	x0, #0x35f0
  4030a8:	movz	x3, #0x0, lsl #48
  4030ac:	movk	x3, #0x0, lsl #32
  4030b0:	movk	x3, #0x41, lsl #16
  4030b4:	movk	x3, #0x1ca8
  4030b8:	movz	x4, #0x0, lsl #48
  4030bc:	movk	x4, #0x0, lsl #32
  4030c0:	movk	x4, #0x41, lsl #16
  4030c4:	movk	x4, #0x1d28
  4030c8:	bl	402b30 <__libc_start_main@plt>
  4030cc:	bl	402c90 <abort@plt>
  4030d0:	adrp	x0, 425000 <__fxstatat@plt+0x21f90>
  4030d4:	ldr	x0, [x0, #4064]
  4030d8:	cbz	x0, 4030e0 <__fxstatat@plt+0x70>
  4030dc:	b	402c60 <__gmon_start__@plt>
  4030e0:	ret
  4030e4:	nop
  4030e8:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4030ec:	add	x0, x0, #0x488
  4030f0:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  4030f4:	add	x1, x1, #0x488
  4030f8:	cmp	x1, x0
  4030fc:	b.eq	403114 <__fxstatat@plt+0xa4>  // b.none
  403100:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403104:	ldr	x1, [x1, #3544]
  403108:	cbz	x1, 403114 <__fxstatat@plt+0xa4>
  40310c:	mov	x16, x1
  403110:	br	x16
  403114:	ret
  403118:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40311c:	add	x0, x0, #0x488
  403120:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  403124:	add	x1, x1, #0x488
  403128:	sub	x1, x1, x0
  40312c:	lsr	x2, x1, #63
  403130:	add	x1, x2, x1, asr #3
  403134:	cmp	xzr, x1, asr #1
  403138:	asr	x1, x1, #1
  40313c:	b.eq	403154 <__fxstatat@plt+0xe4>  // b.none
  403140:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  403144:	ldr	x2, [x2, #3552]
  403148:	cbz	x2, 403154 <__fxstatat@plt+0xe4>
  40314c:	mov	x16, x2
  403150:	br	x16
  403154:	ret
  403158:	stp	x29, x30, [sp, #-32]!
  40315c:	mov	x29, sp
  403160:	str	x19, [sp, #16]
  403164:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  403168:	ldrb	w0, [x19, #1216]
  40316c:	cbnz	w0, 40317c <__fxstatat@plt+0x10c>
  403170:	bl	4030e8 <__fxstatat@plt+0x78>
  403174:	mov	w0, #0x1                   	// #1
  403178:	strb	w0, [x19, #1216]
  40317c:	ldr	x19, [sp, #16]
  403180:	ldp	x29, x30, [sp], #32
  403184:	ret
  403188:	b	403118 <__fxstatat@plt+0xa8>
  40318c:	stp	x29, x30, [sp, #-32]!
  403190:	stp	x20, x19, [sp, #16]
  403194:	mov	w19, w0
  403198:	mov	x29, sp
  40319c:	cbnz	w0, 4033c4 <__fxstatat@plt+0x354>
  4031a0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4031a4:	add	x1, x1, #0x51f
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	mov	x0, xzr
  4031b0:	bl	402f30 <dcgettext@plt>
  4031b4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4031b8:	ldr	x2, [x8, #2408]
  4031bc:	mov	x1, x0
  4031c0:	mov	w0, #0x1                   	// #1
  4031c4:	mov	x3, x2
  4031c8:	mov	x4, x2
  4031cc:	bl	402b40 <__printf_chk@plt>
  4031d0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4031d4:	add	x1, x1, #0x59e
  4031d8:	mov	w2, #0x5                   	// #5
  4031dc:	mov	x0, xzr
  4031e0:	bl	402f30 <dcgettext@plt>
  4031e4:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  4031e8:	ldr	x1, [x20, #1192]
  4031ec:	bl	402f40 <fputs_unlocked@plt>
  4031f0:	bl	403400 <__fxstatat@plt+0x390>
  4031f4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4031f8:	add	x1, x1, #0x5d8
  4031fc:	mov	w2, #0x5                   	// #5
  403200:	mov	x0, xzr
  403204:	bl	402f30 <dcgettext@plt>
  403208:	ldr	x1, [x20, #1192]
  40320c:	bl	402f40 <fputs_unlocked@plt>
  403210:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  403214:	add	x1, x1, #0x792
  403218:	mov	w2, #0x5                   	// #5
  40321c:	mov	x0, xzr
  403220:	bl	402f30 <dcgettext@plt>
  403224:	ldr	x1, [x20, #1192]
  403228:	bl	402f40 <fputs_unlocked@plt>
  40322c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  403230:	add	x1, x1, #0x93d
  403234:	mov	w2, #0x5                   	// #5
  403238:	mov	x0, xzr
  40323c:	bl	402f30 <dcgettext@plt>
  403240:	ldr	x1, [x20, #1192]
  403244:	bl	402f40 <fputs_unlocked@plt>
  403248:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40324c:	add	x1, x1, #0x9c6
  403250:	mov	w2, #0x5                   	// #5
  403254:	mov	x0, xzr
  403258:	bl	402f30 <dcgettext@plt>
  40325c:	ldr	x1, [x20, #1192]
  403260:	bl	402f40 <fputs_unlocked@plt>
  403264:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  403268:	add	x1, x1, #0xa8f
  40326c:	mov	w2, #0x5                   	// #5
  403270:	mov	x0, xzr
  403274:	bl	402f30 <dcgettext@plt>
  403278:	ldr	x1, [x20, #1192]
  40327c:	bl	402f40 <fputs_unlocked@plt>
  403280:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  403284:	add	x1, x1, #0xbe4
  403288:	mov	w2, #0x5                   	// #5
  40328c:	mov	x0, xzr
  403290:	bl	402f30 <dcgettext@plt>
  403294:	ldr	x1, [x20, #1192]
  403298:	bl	402f40 <fputs_unlocked@plt>
  40329c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4032a0:	add	x1, x1, #0xc75
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	mov	x0, xzr
  4032ac:	bl	402f30 <dcgettext@plt>
  4032b0:	ldr	x1, [x20, #1192]
  4032b4:	bl	402f40 <fputs_unlocked@plt>
  4032b8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4032bc:	add	x1, x1, #0xd90
  4032c0:	mov	w2, #0x5                   	// #5
  4032c4:	mov	x0, xzr
  4032c8:	bl	402f30 <dcgettext@plt>
  4032cc:	ldr	x1, [x20, #1192]
  4032d0:	bl	402f40 <fputs_unlocked@plt>
  4032d4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4032d8:	add	x1, x1, #0xe53
  4032dc:	mov	w2, #0x5                   	// #5
  4032e0:	mov	x0, xzr
  4032e4:	bl	402f30 <dcgettext@plt>
  4032e8:	ldr	x1, [x20, #1192]
  4032ec:	bl	402f40 <fputs_unlocked@plt>
  4032f0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4032f4:	add	x1, x1, #0xf62
  4032f8:	mov	w2, #0x5                   	// #5
  4032fc:	mov	x0, xzr
  403300:	bl	402f30 <dcgettext@plt>
  403304:	ldr	x1, [x20, #1192]
  403308:	bl	402f40 <fputs_unlocked@plt>
  40330c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403310:	add	x1, x1, #0xa0
  403314:	mov	w2, #0x5                   	// #5
  403318:	mov	x0, xzr
  40331c:	bl	402f30 <dcgettext@plt>
  403320:	ldr	x1, [x20, #1192]
  403324:	bl	402f40 <fputs_unlocked@plt>
  403328:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  40332c:	add	x1, x1, #0x1b8
  403330:	mov	w2, #0x5                   	// #5
  403334:	mov	x0, xzr
  403338:	bl	402f30 <dcgettext@plt>
  40333c:	ldr	x1, [x20, #1192]
  403340:	bl	402f40 <fputs_unlocked@plt>
  403344:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403348:	add	x1, x1, #0x1e5
  40334c:	mov	w2, #0x5                   	// #5
  403350:	mov	x0, xzr
  403354:	bl	402f30 <dcgettext@plt>
  403358:	ldr	x1, [x20, #1192]
  40335c:	bl	402f40 <fputs_unlocked@plt>
  403360:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403364:	add	x1, x1, #0x21b
  403368:	mov	w2, #0x5                   	// #5
  40336c:	mov	x0, xzr
  403370:	bl	402f30 <dcgettext@plt>
  403374:	ldr	x1, [x20, #1192]
  403378:	bl	402f40 <fputs_unlocked@plt>
  40337c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403380:	add	x1, x1, #0x37e
  403384:	mov	w2, #0x5                   	// #5
  403388:	mov	x0, xzr
  40338c:	bl	402f30 <dcgettext@plt>
  403390:	ldr	x1, [x20, #1192]
  403394:	bl	402f40 <fputs_unlocked@plt>
  403398:	bl	403430 <__fxstatat@plt+0x3c0>
  40339c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4033a0:	add	x1, x1, #0x49d
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	mov	x0, xzr
  4033ac:	bl	402f30 <dcgettext@plt>
  4033b0:	ldr	x1, [x20, #1192]
  4033b4:	bl	402f40 <fputs_unlocked@plt>
  4033b8:	bl	403484 <__fxstatat@plt+0x414>
  4033bc:	mov	w0, w19
  4033c0:	bl	4028d0 <exit@plt>
  4033c4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4033c8:	ldr	x20, [x8, #1168]
  4033cc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4033d0:	add	x1, x1, #0x4f8
  4033d4:	mov	w2, #0x5                   	// #5
  4033d8:	mov	x0, xzr
  4033dc:	bl	402f30 <dcgettext@plt>
  4033e0:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4033e4:	ldr	x3, [x8, #2408]
  4033e8:	mov	x2, x0
  4033ec:	mov	w1, #0x1                   	// #1
  4033f0:	mov	x0, x20
  4033f4:	bl	402d20 <__fprintf_chk@plt>
  4033f8:	mov	w0, w19
  4033fc:	bl	4028d0 <exit@plt>
  403400:	stp	x29, x30, [sp, #-16]!
  403404:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403408:	add	x1, x1, #0x75f
  40340c:	mov	w2, #0x5                   	// #5
  403410:	mov	x0, xzr
  403414:	mov	x29, sp
  403418:	bl	402f30 <dcgettext@plt>
  40341c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  403420:	ldr	x1, [x8, #1192]
  403424:	bl	402f40 <fputs_unlocked@plt>
  403428:	ldp	x29, x30, [sp], #16
  40342c:	ret
  403430:	stp	x29, x30, [sp, #-32]!
  403434:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403438:	add	x1, x1, #0x7aa
  40343c:	mov	w2, #0x5                   	// #5
  403440:	mov	x0, xzr
  403444:	str	x19, [sp, #16]
  403448:	mov	x29, sp
  40344c:	bl	402f30 <dcgettext@plt>
  403450:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  403454:	ldr	x1, [x19, #1192]
  403458:	bl	402f40 <fputs_unlocked@plt>
  40345c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403460:	add	x1, x1, #0x887
  403464:	mov	w2, #0x5                   	// #5
  403468:	mov	x0, xzr
  40346c:	bl	402f30 <dcgettext@plt>
  403470:	ldr	x1, [x19, #1192]
  403474:	bl	402f40 <fputs_unlocked@plt>
  403478:	ldr	x19, [sp, #16]
  40347c:	ldp	x29, x30, [sp], #32
  403480:	ret
  403484:	sub	sp, sp, #0xa0
  403488:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40348c:	add	x8, x8, #0x428
  403490:	ldp	q0, q4, [x8]
  403494:	ldp	q1, q2, [x8, #48]
  403498:	stp	x20, x19, [sp, #144]
  40349c:	adrp	x19, 413000 <__fxstatat@plt+0xff90>
  4034a0:	str	q0, [sp]
  4034a4:	ldr	q0, [x8, #32]
  4034a8:	str	q1, [sp, #48]
  4034ac:	ldp	q3, q1, [x8, #80]
  4034b0:	ldr	x1, [sp]
  4034b4:	str	x21, [sp, #128]
  4034b8:	add	x19, x19, #0x53f
  4034bc:	mov	x21, sp
  4034c0:	stp	x29, x30, [sp, #112]
  4034c4:	add	x29, sp, #0x70
  4034c8:	stp	q2, q3, [sp, #64]
  4034cc:	str	q1, [sp, #96]
  4034d0:	stp	q4, q0, [sp, #16]
  4034d4:	cbz	x1, 4034f4 <__fxstatat@plt+0x484>
  4034d8:	adrp	x20, 413000 <__fxstatat@plt+0xff90>
  4034dc:	add	x20, x20, #0x53f
  4034e0:	mov	x0, x20
  4034e4:	bl	402d30 <strcmp@plt>
  4034e8:	cbz	w0, 4034f4 <__fxstatat@plt+0x484>
  4034ec:	ldr	x1, [x21, #16]!
  4034f0:	cbnz	x1, 4034e0 <__fxstatat@plt+0x470>
  4034f4:	ldr	x8, [x21, #8]
  4034f8:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4034fc:	add	x1, x1, #0x9c4
  403500:	mov	w2, #0x5                   	// #5
  403504:	cmp	x8, #0x0
  403508:	mov	x0, xzr
  40350c:	csel	x20, x19, x8, eq  // eq = none
  403510:	bl	402f30 <dcgettext@plt>
  403514:	adrp	x2, 413000 <__fxstatat@plt+0xff90>
  403518:	adrp	x3, 413000 <__fxstatat@plt+0xff90>
  40351c:	mov	x1, x0
  403520:	add	x2, x2, #0x619
  403524:	add	x3, x3, #0x9db
  403528:	mov	w0, #0x1                   	// #1
  40352c:	bl	402b40 <__printf_chk@plt>
  403530:	mov	w0, #0x5                   	// #5
  403534:	mov	x1, xzr
  403538:	bl	403050 <setlocale@plt>
  40353c:	cbz	x0, 403574 <__fxstatat@plt+0x504>
  403540:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403544:	add	x1, x1, #0xa03
  403548:	mov	w2, #0x3                   	// #3
  40354c:	bl	402b10 <strncmp@plt>
  403550:	cbz	w0, 403574 <__fxstatat@plt+0x504>
  403554:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403558:	add	x1, x1, #0xa07
  40355c:	mov	w2, #0x5                   	// #5
  403560:	mov	x0, xzr
  403564:	bl	402f30 <dcgettext@plt>
  403568:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40356c:	ldr	x1, [x8, #1192]
  403570:	bl	402f40 <fputs_unlocked@plt>
  403574:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403578:	add	x1, x1, #0xa4e
  40357c:	mov	w2, #0x5                   	// #5
  403580:	mov	x0, xzr
  403584:	bl	402f30 <dcgettext@plt>
  403588:	adrp	x2, 413000 <__fxstatat@plt+0xff90>
  40358c:	mov	x1, x0
  403590:	add	x2, x2, #0x9db
  403594:	mov	w0, #0x1                   	// #1
  403598:	mov	x3, x19
  40359c:	bl	402b40 <__printf_chk@plt>
  4035a0:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4035a4:	add	x1, x1, #0xa69
  4035a8:	mov	w2, #0x5                   	// #5
  4035ac:	mov	x0, xzr
  4035b0:	bl	402f30 <dcgettext@plt>
  4035b4:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  4035b8:	adrp	x9, 413000 <__fxstatat@plt+0xff90>
  4035bc:	add	x8, x8, #0xc3c
  4035c0:	add	x9, x9, #0x981
  4035c4:	cmp	x20, x19
  4035c8:	mov	x1, x0
  4035cc:	csel	x3, x9, x8, eq  // eq = none
  4035d0:	mov	w0, #0x1                   	// #1
  4035d4:	mov	x2, x20
  4035d8:	bl	402b40 <__printf_chk@plt>
  4035dc:	ldp	x20, x19, [sp, #144]
  4035e0:	ldr	x21, [sp, #128]
  4035e4:	ldp	x29, x30, [sp, #112]
  4035e8:	add	sp, sp, #0xa0
  4035ec:	ret
  4035f0:	sub	sp, sp, #0x150
  4035f4:	stp	x29, x30, [sp, #240]
  4035f8:	stp	x28, x27, [sp, #256]
  4035fc:	stp	x26, x25, [sp, #272]
  403600:	stp	x24, x23, [sp, #288]
  403604:	stp	x22, x21, [sp, #304]
  403608:	stp	x20, x19, [sp, #320]
  40360c:	mov	w20, w0
  403610:	ldr	x0, [x1]
  403614:	add	x29, sp, #0xf0
  403618:	mov	x19, x1
  40361c:	bl	40bfb0 <__fxstatat@plt+0x8f40>
  403620:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  403624:	add	x1, x1, #0xc3c
  403628:	mov	w0, #0x6                   	// #6
  40362c:	bl	403050 <setlocale@plt>
  403630:	adrp	x21, 413000 <__fxstatat@plt+0xff90>
  403634:	add	x21, x21, #0x61d
  403638:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  40363c:	add	x1, x1, #0x542
  403640:	mov	x0, x21
  403644:	bl	402b20 <bindtextdomain@plt>
  403648:	mov	x0, x21
  40364c:	bl	402d00 <textdomain@plt>
  403650:	adrp	x0, 40a000 <__fxstatat@plt+0x6f90>
  403654:	add	x0, x0, #0x74c
  403658:	bl	411d30 <__fxstatat@plt+0xecc0>
  40365c:	sub	x0, x29, #0x58
  403660:	bl	403c34 <__fxstatat@plt+0xbc4>
  403664:	adrp	x24, 413000 <__fxstatat@plt+0xff90>
  403668:	adrp	x25, 412000 <__fxstatat@plt+0xef90>
  40366c:	adrp	x27, 411000 <__fxstatat@plt+0xdf90>
  403670:	mov	w28, wzr
  403674:	mov	x23, xzr
  403678:	mov	w8, wzr
  40367c:	mov	x21, xzr
  403680:	add	x24, x24, #0x554
  403684:	add	x25, x25, #0x8
  403688:	add	x27, x27, #0xde8
  40368c:	str	xzr, [sp, #8]
  403690:	str	wzr, [sp, #20]
  403694:	b	4036a4 <__fxstatat@plt+0x634>
  403698:	mov	w8, #0x3                   	// #3
  40369c:	stur	w8, [x29, #-84]
  4036a0:	mov	w8, w22
  4036a4:	mov	w0, w20
  4036a8:	mov	x1, x19
  4036ac:	mov	x2, x24
  4036b0:	mov	x3, x25
  4036b4:	mov	x4, xzr
  4036b8:	mov	w22, w8
  4036bc:	bl	402d10 <getopt_long@plt>
  4036c0:	add	w8, w0, #0x3
  4036c4:	cmp	w8, #0x10b
  4036c8:	b.hi	403ae4 <__fxstatat@plt+0xa74>  // b.pmore
  4036cc:	adr	x9, 403698 <__fxstatat@plt+0x628>
  4036d0:	ldrh	w10, [x27, x8, lsl #1]
  4036d4:	add	x9, x9, x10, lsl #2
  4036d8:	mov	w8, #0x1                   	// #1
  4036dc:	br	x9
  4036e0:	mov	w8, #0x1                   	// #1
  4036e4:	sturb	w8, [x29, #-46]
  4036e8:	mov	w8, w22
  4036ec:	b	4036a4 <__fxstatat@plt+0x634>
  4036f0:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4036f4:	ldr	x0, [x8, #1176]
  4036f8:	cbz	x0, 403718 <__fxstatat@plt+0x6a8>
  4036fc:	sub	x1, x29, #0x58
  403700:	mov	w2, #0x1                   	// #1
  403704:	mov	w26, #0x1                   	// #1
  403708:	bl	403cb0 <__fxstatat@plt+0xc40>
  40370c:	sturb	w26, [x29, #-52]
  403710:	mov	w8, w22
  403714:	b	4036a4 <__fxstatat@plt+0x634>
  403718:	mov	w8, #0x101                 	// #257
  40371c:	mov	w9, #0x1                   	// #1
  403720:	sub	x10, x29, #0x58
  403724:	sturh	w8, [x10, #29]
  403728:	sturb	w9, [x29, #-57]
  40372c:	sturb	w9, [x29, #-52]
  403730:	mov	w8, w22
  403734:	b	4036a4 <__fxstatat@plt+0x634>
  403738:	mov	w8, #0x2                   	// #2
  40373c:	b	403758 <__fxstatat@plt+0x6e8>
  403740:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  403744:	mov	w9, #0x1                   	// #1
  403748:	strb	w9, [x8, #1224]
  40374c:	mov	w8, w22
  403750:	b	4036a4 <__fxstatat@plt+0x634>
  403754:	mov	w8, #0x3                   	// #3
  403758:	stur	w8, [x29, #-80]
  40375c:	mov	w8, w22
  403760:	b	4036a4 <__fxstatat@plt+0x634>
  403764:	mov	w8, #0x1                   	// #1
  403768:	str	w8, [sp, #20]
  40376c:	mov	w8, w22
  403770:	b	4036a4 <__fxstatat@plt+0x634>
  403774:	mov	w8, #0x1                   	// #1
  403778:	sturb	w8, [x29, #-44]
  40377c:	mov	w8, w22
  403780:	b	4036a4 <__fxstatat@plt+0x634>
  403784:	mov	w8, #0x1                   	// #1
  403788:	sturb	w8, [x29, #-42]
  40378c:	mov	w8, w22
  403790:	b	4036a4 <__fxstatat@plt+0x634>
  403794:	mov	w8, #0x1                   	// #1
  403798:	sturb	w8, [x29, #-60]
  40379c:	mov	w8, w22
  4037a0:	b	4036a4 <__fxstatat@plt+0x634>
  4037a4:	cbnz	x21, 403b3c <__fxstatat@plt+0xacc>
  4037a8:	adrp	x21, 426000 <__fxstatat@plt+0x22f90>
  4037ac:	ldr	x0, [x21, #1176]
  4037b0:	add	x1, sp, #0x18
  4037b4:	bl	411d40 <__fxstatat@plt+0xecd0>
  4037b8:	cbnz	w0, 403b48 <__fxstatat@plt+0xad8>
  4037bc:	ldr	w8, [sp, #40]
  4037c0:	and	w8, w8, #0xf000
  4037c4:	cmp	w8, #0x4, lsl #12
  4037c8:	b.ne	403b88 <__fxstatat@plt+0xb18>  // b.any
  4037cc:	ldr	x21, [x21, #1176]
  4037d0:	mov	w8, w22
  4037d4:	b	4036a4 <__fxstatat@plt+0x634>
  4037d8:	mov	w8, #0x2                   	// #2
  4037dc:	mov	w9, #0x1                   	// #1
  4037e0:	mov	w10, #0x101                 	// #257
  4037e4:	stur	w8, [x29, #-84]
  4037e8:	sub	x8, x29, #0x58
  4037ec:	sturb	w9, [x29, #-54]
  4037f0:	sturh	w10, [x8, #29]
  4037f4:	sturb	w9, [x29, #-57]
  4037f8:	sturb	w9, [x29, #-52]
  4037fc:	sturb	w9, [x29, #-49]
  403800:	sturh	w10, [x8, #41]
  403804:	mov	w8, w22
  403808:	b	4036a4 <__fxstatat@plt+0x634>
  40380c:	mov	w8, #0x1                   	// #1
  403810:	mov	w9, #0x2                   	// #2
  403814:	sturb	w8, [x29, #-54]
  403818:	stur	w9, [x29, #-84]
  40381c:	mov	w8, w22
  403820:	b	4036a4 <__fxstatat@plt+0x634>
  403824:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  403828:	ldr	x9, [x8, #1176]
  40382c:	mov	w8, w22
  403830:	cbz	x9, 4036a4 <__fxstatat@plt+0x634>
  403834:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403838:	add	x1, x1, #0x5d6
  40383c:	mov	w2, #0x5                   	// #5
  403840:	mov	x0, xzr
  403844:	bl	402f30 <dcgettext@plt>
  403848:	mov	x2, x0
  40384c:	mov	w0, wzr
  403850:	mov	w1, wzr
  403854:	bl	4028e0 <error@plt>
  403858:	mov	w8, w22
  40385c:	b	4036a4 <__fxstatat@plt+0x634>
  403860:	mov	w8, #0x4                   	// #4
  403864:	b	40369c <__fxstatat@plt+0x62c>
  403868:	mov	w8, #0x2                   	// #2
  40386c:	b	40369c <__fxstatat@plt+0x62c>
  403870:	sturb	wzr, [x29, #-53]
  403874:	mov	w8, w22
  403878:	b	4036a4 <__fxstatat@plt+0x634>
  40387c:	mov	w8, #0x1                   	// #1
  403880:	sturb	w8, [x29, #-65]
  403884:	mov	w8, w22
  403888:	b	4036a4 <__fxstatat@plt+0x634>
  40388c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  403890:	ldr	x8, [x8, #1176]
  403894:	str	x8, [sp, #8]
  403898:	b	4038e8 <__fxstatat@plt+0x878>
  40389c:	mov	w8, #0x1                   	// #1
  4038a0:	sturb	w8, [x29, #-43]
  4038a4:	mov	w8, w22
  4038a8:	b	4036a4 <__fxstatat@plt+0x634>
  4038ac:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4038b0:	ldr	x0, [x8, #1176]
  4038b4:	sub	x1, x29, #0x58
  4038b8:	mov	w2, wzr
  4038bc:	bl	403cb0 <__fxstatat@plt+0xc40>
  4038c0:	mov	w8, w22
  4038c4:	b	4036a4 <__fxstatat@plt+0x634>
  4038c8:	mov	w8, #0x1                   	// #1
  4038cc:	sturb	w8, [x29, #-66]
  4038d0:	mov	w8, w22
  4038d4:	b	4036a4 <__fxstatat@plt+0x634>
  4038d8:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4038dc:	ldr	x8, [x8, #1176]
  4038e0:	cmp	x8, #0x0
  4038e4:	csel	x23, x23, x8, eq  // eq = none
  4038e8:	mov	w28, #0x1                   	// #1
  4038ec:	mov	w8, w22
  4038f0:	b	4036a4 <__fxstatat@plt+0x634>
  4038f4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4038f8:	mov	w9, #0x1                   	// #1
  4038fc:	strb	w9, [x8, #1225]
  403900:	mov	w8, w22
  403904:	b	4036a4 <__fxstatat@plt+0x634>
  403908:	mov	w8, #0x1                   	// #1
  40390c:	sturb	w8, [x29, #-67]
  403910:	mov	w8, w22
  403914:	b	4036a4 <__fxstatat@plt+0x634>
  403918:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40391c:	ldr	x1, [x8, #1176]
  403920:	cbz	x1, 40399c <__fxstatat@plt+0x92c>
  403924:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  403928:	ldr	x5, [x8, #1056]
  40392c:	adrp	x26, 412000 <__fxstatat@plt+0xef90>
  403930:	adrp	x0, 413000 <__fxstatat@plt+0xff90>
  403934:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  403938:	add	x26, x26, #0x3f8
  40393c:	add	x0, x0, #0x575
  403940:	add	x2, x2, #0x408
  403944:	mov	w4, #0x4                   	// #4
  403948:	mov	x3, x26
  40394c:	bl	409e50 <__fxstatat@plt+0x6de0>
  403950:	ldr	w8, [x26, x0, lsl #2]
  403954:	b	4039a0 <__fxstatat@plt+0x930>
  403958:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40395c:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  403960:	ldr	x1, [x8, #1176]
  403964:	ldr	x5, [x9, #1056]
  403968:	adrp	x26, 412000 <__fxstatat@plt+0xef90>
  40396c:	adrp	x0, 413000 <__fxstatat@plt+0xff90>
  403970:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  403974:	add	x26, x26, #0x3c8
  403978:	add	x0, x0, #0x56c
  40397c:	add	x2, x2, #0x3d8
  403980:	mov	w4, #0x4                   	// #4
  403984:	mov	x3, x26
  403988:	bl	409e50 <__fxstatat@plt+0x6de0>
  40398c:	ldr	w8, [x26, x0, lsl #2]
  403990:	stur	w8, [x29, #-76]
  403994:	mov	w8, w22
  403998:	b	4036a4 <__fxstatat@plt+0x634>
  40399c:	mov	w8, #0x2                   	// #2
  4039a0:	stur	w8, [x29, #-32]
  4039a4:	mov	w8, w22
  4039a8:	b	4036a4 <__fxstatat@plt+0x634>
  4039ac:	ldurb	w8, [x29, #-65]
  4039b0:	cbz	w8, 4039bc <__fxstatat@plt+0x94c>
  4039b4:	ldurb	w8, [x29, #-44]
  4039b8:	cbnz	w8, 403bfc <__fxstatat@plt+0xb8c>
  4039bc:	ldur	w8, [x29, #-80]
  4039c0:	cmp	w8, #0x2
  4039c4:	b.ne	4039cc <__fxstatat@plt+0x95c>  // b.any
  4039c8:	sturb	wzr, [x29, #-43]
  4039cc:	cmp	w8, #0x2
  4039d0:	cset	w8, ne  // ne = any
  4039d4:	orn	w8, w8, w28
  4039d8:	tbz	w8, #0, 403bc0 <__fxstatat@plt+0xb50>
  4039dc:	ldur	w8, [x29, #-32]
  4039e0:	cmp	w8, #0x2
  4039e4:	b.ne	4039f4 <__fxstatat@plt+0x984>  // b.any
  4039e8:	ldur	w8, [x29, #-76]
  4039ec:	cmp	w8, #0x2
  4039f0:	b.ne	403c08 <__fxstatat@plt+0xb98>  // b.any
  4039f4:	tbz	w28, #0, 403a18 <__fxstatat@plt+0x9a8>
  4039f8:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4039fc:	add	x1, x1, #0x6e6
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	mov	x0, xzr
  403a08:	bl	402f30 <dcgettext@plt>
  403a0c:	mov	x1, x23
  403a10:	bl	40a6a0 <__fxstatat@plt+0x7630>
  403a14:	b	403a1c <__fxstatat@plt+0x9ac>
  403a18:	mov	w0, wzr
  403a1c:	stur	w0, [x29, #-88]
  403a20:	ldr	x0, [sp, #8]
  403a24:	bl	409f54 <__fxstatat@plt+0x6ee4>
  403a28:	ldur	w8, [x29, #-84]
  403a2c:	cmp	w8, #0x1
  403a30:	b.ne	403a54 <__fxstatat@plt+0x9e4>  // b.any
  403a34:	ldurb	w8, [x29, #-65]
  403a38:	ldurb	w9, [x29, #-46]
  403a3c:	mov	w10, #0x4                   	// #4
  403a40:	cmp	w8, #0x0
  403a44:	ccmp	w9, #0x0, #0x4, eq  // eq = none
  403a48:	mov	w8, #0x2                   	// #2
  403a4c:	csel	w8, w8, w10, ne  // ne = any
  403a50:	stur	w8, [x29, #-84]
  403a54:	ldurb	w8, [x29, #-46]
  403a58:	cbz	w8, 403a64 <__fxstatat@plt+0x9f4>
  403a5c:	and	w8, w22, #0x1
  403a60:	sturb	w8, [x29, #-68]
  403a64:	ldurb	w8, [x29, #-55]
  403a68:	cbz	w8, 403a74 <__fxstatat@plt+0xa04>
  403a6c:	ldurb	w9, [x29, #-50]
  403a70:	cbz	w9, 403ad8 <__fxstatat@plt+0xa68>
  403a74:	cbz	w8, 403a80 <__fxstatat@plt+0xa10>
  403a78:	ldurb	w8, [x29, #-51]
  403a7c:	cbnz	w8, 403bcc <__fxstatat@plt+0xb5c>
  403a80:	ldurb	w8, [x29, #-50]
  403a84:	cbnz	w8, 403bd8 <__fxstatat@plt+0xb68>
  403a88:	bl	4092e4 <__fxstatat@plt+0x6274>
  403a8c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  403a90:	ldrsw	x8, [x8, #1184]
  403a94:	sub	x4, x29, #0x58
  403a98:	mov	x2, x21
  403a9c:	sub	w0, w20, w8
  403aa0:	add	x1, x19, x8, lsl #3
  403aa4:	ldr	w8, [sp, #20]
  403aa8:	and	w3, w8, #0x1
  403aac:	bl	403e00 <__fxstatat@plt+0xd90>
  403ab0:	ldp	x20, x19, [sp, #320]
  403ab4:	ldp	x22, x21, [sp, #304]
  403ab8:	ldp	x24, x23, [sp, #288]
  403abc:	ldp	x26, x25, [sp, #272]
  403ac0:	ldp	x28, x27, [sp, #256]
  403ac4:	ldp	x29, x30, [sp, #240]
  403ac8:	mvn	w8, w0
  403acc:	and	w0, w8, #0x1
  403ad0:	add	sp, sp, #0x150
  403ad4:	ret
  403ad8:	sturb	wzr, [x29, #-51]
  403adc:	cbnz	w8, 403a78 <__fxstatat@plt+0xa08>
  403ae0:	b	403a80 <__fxstatat@plt+0xa10>
  403ae4:	mov	w0, #0x1                   	// #1
  403ae8:	bl	40318c <__fxstatat@plt+0x11c>
  403aec:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  403af0:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  403af4:	ldr	x0, [x8, #1192]
  403af8:	ldr	x3, [x9, #1048]
  403afc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403b00:	adrp	x2, 413000 <__fxstatat@plt+0xff90>
  403b04:	adrp	x4, 413000 <__fxstatat@plt+0xff90>
  403b08:	adrp	x5, 413000 <__fxstatat@plt+0xff90>
  403b0c:	adrp	x6, 413000 <__fxstatat@plt+0xff90>
  403b10:	add	x1, x1, #0x53f
  403b14:	add	x2, x2, #0x619
  403b18:	add	x4, x4, #0x627
  403b1c:	add	x5, x5, #0x639
  403b20:	add	x6, x6, #0x649
  403b24:	mov	x7, xzr
  403b28:	bl	40f95c <__fxstatat@plt+0xc8ec>
  403b2c:	mov	w0, wzr
  403b30:	bl	4028d0 <exit@plt>
  403b34:	mov	w0, wzr
  403b38:	bl	40318c <__fxstatat@plt+0x11c>
  403b3c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403b40:	add	x1, x1, #0x57f
  403b44:	b	403be0 <__fxstatat@plt+0xb70>
  403b48:	bl	402fd0 <__errno_location@plt>
  403b4c:	ldr	w19, [x0]
  403b50:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403b54:	add	x1, x1, #0x5a5
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	mov	x0, xzr
  403b60:	bl	402f30 <dcgettext@plt>
  403b64:	ldr	x1, [x21, #1176]
  403b68:	mov	x20, x0
  403b6c:	mov	w0, #0x4                   	// #4
  403b70:	bl	40d378 <__fxstatat@plt+0xa308>
  403b74:	mov	x3, x0
  403b78:	mov	w0, #0x1                   	// #1
  403b7c:	mov	w1, w19
  403b80:	mov	x2, x20
  403b84:	bl	4028e0 <error@plt>
  403b88:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403b8c:	add	x1, x1, #0x5b9
  403b90:	mov	w2, #0x5                   	// #5
  403b94:	mov	x0, xzr
  403b98:	bl	402f30 <dcgettext@plt>
  403b9c:	ldr	x1, [x21, #1176]
  403ba0:	mov	x19, x0
  403ba4:	mov	w0, #0x4                   	// #4
  403ba8:	bl	40d378 <__fxstatat@plt+0xa308>
  403bac:	mov	x3, x0
  403bb0:	mov	w0, #0x1                   	// #1
  403bb4:	mov	w1, wzr
  403bb8:	mov	x2, x19
  403bbc:	bl	4028e0 <error@plt>
  403bc0:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403bc4:	add	x1, x1, #0x67f
  403bc8:	b	403c10 <__fxstatat@plt+0xba0>
  403bcc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403bd0:	add	x1, x1, #0x6f2
  403bd4:	b	403be0 <__fxstatat@plt+0xb70>
  403bd8:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403bdc:	add	x1, x1, #0x71c
  403be0:	mov	w2, #0x5                   	// #5
  403be4:	mov	x0, xzr
  403be8:	bl	402f30 <dcgettext@plt>
  403bec:	mov	x2, x0
  403bf0:	mov	w0, #0x1                   	// #1
  403bf4:	mov	w1, wzr
  403bf8:	bl	4028e0 <error@plt>
  403bfc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403c00:	add	x1, x1, #0x656
  403c04:	b	403c10 <__fxstatat@plt+0xba0>
  403c08:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  403c0c:	add	x1, x1, #0x6b8
  403c10:	mov	w2, #0x5                   	// #5
  403c14:	mov	x0, xzr
  403c18:	bl	402f30 <dcgettext@plt>
  403c1c:	mov	x2, x0
  403c20:	mov	w0, wzr
  403c24:	mov	w1, wzr
  403c28:	bl	4028e0 <error@plt>
  403c2c:	mov	w0, #0x1                   	// #1
  403c30:	bl	40318c <__fxstatat@plt+0x11c>
  403c34:	stp	x29, x30, [sp, #-32]!
  403c38:	str	x19, [sp, #16]
  403c3c:	mov	x29, sp
  403c40:	mov	x19, x0
  403c44:	bl	40698c <__fxstatat@plt+0x391c>
  403c48:	mov	x9, #0x1                   	// #1
  403c4c:	adrp	x0, 413000 <__fxstatat@plt+0xff90>
  403c50:	mov	w8, #0x1                   	// #1
  403c54:	movk	x9, #0x4, lsl #32
  403c58:	mov	w10, #0x2                   	// #2
  403c5c:	add	x0, x0, #0xa9c
  403c60:	strh	wzr, [x19, #24]
  403c64:	str	wzr, [x19, #56]
  403c68:	str	wzr, [x19, #28]
  403c6c:	stur	wzr, [x19, #31]
  403c70:	stur	wzr, [x19, #37]
  403c74:	sturh	wzr, [x19, #41]
  403c78:	stur	wzr, [x19, #43]
  403c7c:	str	w8, [x19, #20]
  403c80:	stur	x9, [x19, #4]
  403c84:	sturh	w8, [x19, #35]
  403c88:	stur	x10, [x19, #12]
  403c8c:	strb	wzr, [x19, #47]
  403c90:	bl	402fe0 <getenv@plt>
  403c94:	cmp	x0, #0x0
  403c98:	cset	w8, ne  // ne = any
  403c9c:	stp	xzr, xzr, [x19, #64]
  403ca0:	strb	w8, [x19, #48]
  403ca4:	ldr	x19, [sp, #16]
  403ca8:	ldp	x29, x30, [sp], #32
  403cac:	ret
  403cb0:	sub	sp, sp, #0x70
  403cb4:	stp	x29, x30, [sp, #16]
  403cb8:	stp	x28, x27, [sp, #32]
  403cbc:	stp	x26, x25, [sp, #48]
  403cc0:	stp	x24, x23, [sp, #64]
  403cc4:	stp	x22, x21, [sp, #80]
  403cc8:	stp	x20, x19, [sp, #96]
  403ccc:	add	x29, sp, #0x10
  403cd0:	mov	w21, w2
  403cd4:	mov	x19, x1
  403cd8:	and	w26, w2, #0x1
  403cdc:	bl	40fc90 <__fxstatat@plt+0xcc20>
  403ce0:	adrp	x8, 413000 <__fxstatat@plt+0xff90>
  403ce4:	adrp	x9, 413000 <__fxstatat@plt+0xff90>
  403ce8:	add	x8, x8, #0xbcb
  403cec:	add	x9, x9, #0xbc0
  403cf0:	tst	w21, #0x1
  403cf4:	mvn	w10, w21
  403cf8:	adrp	x21, 412000 <__fxstatat@plt+0xef90>
  403cfc:	adrp	x22, 412000 <__fxstatat@plt+0xef90>
  403d00:	adrp	x20, 412000 <__fxstatat@plt+0xef90>
  403d04:	mov	x24, x0
  403d08:	adrp	x27, 426000 <__fxstatat@plt+0x22f90>
  403d0c:	add	x21, x21, #0x4b8
  403d10:	add	x22, x22, #0x498
  403d14:	csel	x23, x9, x8, ne  // ne = any
  403d18:	and	w28, w10, #0x1
  403d1c:	add	x20, x20, #0x0
  403d20:	str	x0, [sp, #8]
  403d24:	b	403d34 <__fxstatat@plt+0xcc4>
  403d28:	strb	w26, [x19, #38]
  403d2c:	strb	w26, [x19, #37]
  403d30:	cbz	x24, 403dd4 <__fxstatat@plt+0xd64>
  403d34:	mov	w1, #0x2c                  	// #44
  403d38:	mov	x0, x24
  403d3c:	mov	x25, x24
  403d40:	bl	402e30 <strchr@plt>
  403d44:	mov	x24, x0
  403d48:	cbz	x0, 403d50 <__fxstatat@plt+0xce0>
  403d4c:	strb	wzr, [x24], #1
  403d50:	ldr	x5, [x27, #1056]
  403d54:	mov	w4, #0x4                   	// #4
  403d58:	mov	x0, x23
  403d5c:	mov	x1, x25
  403d60:	mov	x2, x21
  403d64:	mov	x3, x22
  403d68:	bl	409e50 <__fxstatat@plt+0x6de0>
  403d6c:	ldr	w8, [x22, x0, lsl #2]
  403d70:	cmp	w8, #0x6
  403d74:	b.hi	403dfc <__fxstatat@plt+0xd8c>  // b.pmore
  403d78:	adr	x9, 403d28 <__fxstatat@plt+0xcb8>
  403d7c:	ldrb	w10, [x20, x8]
  403d80:	add	x9, x9, x10, lsl #2
  403d84:	br	x9
  403d88:	strb	w26, [x19, #30]
  403d8c:	strb	w28, [x19, #32]
  403d90:	b	403d30 <__fxstatat@plt+0xcc0>
  403d94:	strb	w26, [x19, #29]
  403d98:	b	403d30 <__fxstatat@plt+0xcc0>
  403d9c:	strb	w26, [x19, #34]
  403da0:	b	403d30 <__fxstatat@plt+0xcc0>
  403da4:	strb	w26, [x19, #31]
  403da8:	b	403d30 <__fxstatat@plt+0xcc0>
  403dac:	strb	w26, [x19, #39]
  403db0:	strb	w26, [x19, #40]
  403db4:	b	403d30 <__fxstatat@plt+0xcc0>
  403db8:	strb	w26, [x19, #30]
  403dbc:	strb	w26, [x19, #31]
  403dc0:	strb	w26, [x19, #29]
  403dc4:	strb	w26, [x19, #34]
  403dc8:	strb	w28, [x19, #32]
  403dcc:	strb	w26, [x19, #39]
  403dd0:	b	403d30 <__fxstatat@plt+0xcc0>
  403dd4:	ldr	x0, [sp, #8]
  403dd8:	bl	402db0 <free@plt>
  403ddc:	ldp	x20, x19, [sp, #96]
  403de0:	ldp	x22, x21, [sp, #80]
  403de4:	ldp	x24, x23, [sp, #64]
  403de8:	ldp	x26, x25, [sp, #48]
  403dec:	ldp	x28, x27, [sp, #32]
  403df0:	ldp	x29, x30, [sp, #16]
  403df4:	add	sp, sp, #0x70
  403df8:	ret
  403dfc:	bl	402c90 <abort@plt>
  403e00:	stp	x29, x30, [sp, #-96]!
  403e04:	stp	x28, x27, [sp, #16]
  403e08:	stp	x26, x25, [sp, #32]
  403e0c:	stp	x24, x23, [sp, #48]
  403e10:	stp	x22, x21, [sp, #64]
  403e14:	stp	x20, x19, [sp, #80]
  403e18:	mov	x29, sp
  403e1c:	sub	sp, sp, #0xa0
  403e20:	sturb	wzr, [x29, #-132]
  403e24:	ldrb	w9, [x4, #21]
  403e28:	mov	x19, x4
  403e2c:	mov	w8, w3
  403e30:	mov	x21, x2
  403e34:	mov	x20, x1
  403e38:	mov	w22, w0
  403e3c:	cbz	w9, 403e48 <__fxstatat@plt+0xdd8>
  403e40:	mov	w3, #0x1                   	// #1
  403e44:	b	403e54 <__fxstatat@plt+0xde4>
  403e48:	ldrb	w9, [x19, #22]
  403e4c:	cmp	w9, #0x0
  403e50:	cset	w3, ne  // ne = any
  403e54:	cmp	x21, #0x0
  403e58:	cset	w9, eq  // eq = none
  403e5c:	cmp	w9, w22
  403e60:	b.ge	4041b8 <__fxstatat@plt+0x1148>  // b.tcont
  403e64:	tbz	w8, #0, 403e8c <__fxstatat@plt+0xe1c>
  403e68:	cbnz	x21, 4041cc <__fxstatat@plt+0x115c>
  403e6c:	cmp	w22, #0x3
  403e70:	b.ge	4041f0 <__fxstatat@plt+0x1180>  // b.tcont
  403e74:	add	x8, x20, w22, sxtw #3
  403e78:	ldur	x0, [x8, #-8]
  403e7c:	sub	x1, x29, #0x80
  403e80:	sub	x2, x29, #0x84
  403e84:	bl	4042b4 <__fxstatat@plt+0x1244>
  403e88:	b	403ec8 <__fxstatat@plt+0xe58>
  403e8c:	cbnz	x21, 403ecc <__fxstatat@plt+0xe5c>
  403e90:	cmp	w22, #0x2
  403e94:	b.lt	403ec0 <__fxstatat@plt+0xe50>  // b.tstop
  403e98:	sxtw	x8, w22
  403e9c:	sub	x23, x8, #0x1
  403ea0:	ldr	x0, [x20, x23, lsl #3]
  403ea4:	sub	x1, x29, #0x80
  403ea8:	sub	x2, x29, #0x84
  403eac:	bl	4042b4 <__fxstatat@plt+0x1244>
  403eb0:	tbz	w0, #0, 403ec0 <__fxstatat@plt+0xe50>
  403eb4:	ldr	x21, [x20, x23, lsl #3]
  403eb8:	mov	w22, w23
  403ebc:	b	403ecc <__fxstatat@plt+0xe5c>
  403ec0:	cmp	w22, #0x2
  403ec4:	b.gt	404278 <__fxstatat@plt+0x1208>
  403ec8:	mov	x21, xzr
  403ecc:	cbz	x21, 4040e0 <__fxstatat@plt+0x1070>
  403ed0:	cmp	w22, #0x1
  403ed4:	b.le	403ee8 <__fxstatat@plt+0xe78>
  403ed8:	mov	x0, x19
  403edc:	bl	404ce4 <__fxstatat@plt+0x1c74>
  403ee0:	mov	x0, x19
  403ee4:	bl	404d28 <__fxstatat@plt+0x1cb8>
  403ee8:	cmp	w22, #0x1
  403eec:	b.lt	404188 <__fxstatat@plt+0x1118>  // b.tstop
  403ef0:	mov	x26, xzr
  403ef4:	mov	w27, w22
  403ef8:	mov	w28, #0x1                   	// #1
  403efc:	adrp	x25, 426000 <__fxstatat@plt+0x22f90>
  403f00:	adrp	x22, 426000 <__fxstatat@plt+0x22f90>
  403f04:	b	403f1c <__fxstatat@plt+0xeac>
  403f08:	mov	x0, x24
  403f0c:	bl	402db0 <free@plt>
  403f10:	add	x26, x26, #0x1
  403f14:	cmp	x26, x27
  403f18:	b.eq	40418c <__fxstatat@plt+0x111c>  // b.none
  403f1c:	ldrb	w8, [x25, #1225]
  403f20:	stur	xzr, [x29, #-152]
  403f24:	ldr	x23, [x20, x26, lsl #3]
  403f28:	cmp	w8, #0x1
  403f2c:	b.ne	403f38 <__fxstatat@plt+0xec8>  // b.any
  403f30:	mov	x0, x23
  403f34:	bl	40aa9c <__fxstatat@plt+0x7a2c>
  403f38:	ldrb	w8, [x22, #1224]
  403f3c:	cmp	w8, #0x1
  403f40:	b.ne	403fc4 <__fxstatat@plt+0xf54>  // b.any
  403f44:	mov	x0, x23
  403f48:	bl	4028b0 <strlen@plt>
  403f4c:	add	x9, x0, #0x10
  403f50:	mov	x8, sp
  403f54:	and	x9, x9, #0xfffffffffffffff0
  403f58:	sub	x24, x8, x9
  403f5c:	add	x2, x0, #0x1
  403f60:	mov	sp, x24
  403f64:	mov	x0, x24
  403f68:	mov	x1, x23
  403f6c:	bl	402890 <memcpy@plt>
  403f70:	mov	x0, x24
  403f74:	bl	40aa9c <__fxstatat@plt+0x7a2c>
  403f78:	sub	x2, x29, #0x98
  403f7c:	mov	x0, x21
  403f80:	mov	x1, x24
  403f84:	bl	40ade0 <__fxstatat@plt+0x7d70>
  403f88:	ldur	x8, [x29, #-152]
  403f8c:	ldrb	w9, [x19, #46]
  403f90:	sub	x3, x29, #0x90
  403f94:	sub	x4, x29, #0x84
  403f98:	sub	x1, x8, x0
  403f9c:	adrp	x8, 413000 <__fxstatat@plt+0xff90>
  403fa0:	cmp	w9, #0x0
  403fa4:	add	x8, x8, #0xc6f
  403fa8:	csel	x2, xzr, x8, eq  // eq = none
  403fac:	mov	x5, x19
  403fb0:	mov	x24, x0
  403fb4:	bl	404378 <__fxstatat@plt+0x1308>
  403fb8:	tbnz	w0, #0, 40406c <__fxstatat@plt+0xffc>
  403fbc:	mov	w28, wzr
  403fc0:	b	4040b4 <__fxstatat@plt+0x1044>
  403fc4:	mov	x0, x23
  403fc8:	stur	w28, [x29, #-160]
  403fcc:	mov	x28, x22
  403fd0:	mov	x22, x19
  403fd4:	mov	x19, x27
  403fd8:	mov	x27, x20
  403fdc:	mov	x20, x25
  403fe0:	bl	40aa0c <__fxstatat@plt+0x799c>
  403fe4:	mov	x25, x0
  403fe8:	bl	4028b0 <strlen@plt>
  403fec:	add	x9, x0, #0x10
  403ff0:	mov	x8, sp
  403ff4:	and	x9, x9, #0xfffffffffffffff0
  403ff8:	sub	x24, x8, x9
  403ffc:	add	x2, x0, #0x1
  404000:	mov	sp, x24
  404004:	mov	x0, x24
  404008:	mov	x1, x25
  40400c:	bl	402890 <memcpy@plt>
  404010:	mov	x0, x24
  404014:	bl	40aa9c <__fxstatat@plt+0x7a2c>
  404018:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  40401c:	mov	x0, x24
  404020:	add	x1, x1, #0xc79
  404024:	bl	402d30 <strcmp@plt>
  404028:	cbz	w0, 404040 <__fxstatat@plt+0xfd0>
  40402c:	mov	x0, x21
  404030:	mov	x1, x24
  404034:	mov	x2, xzr
  404038:	bl	40ade0 <__fxstatat@plt+0x7d70>
  40403c:	b	404048 <__fxstatat@plt+0xfd8>
  404040:	mov	x0, x21
  404044:	bl	40fc90 <__fxstatat@plt+0xcc20>
  404048:	mov	x25, x20
  40404c:	mov	x20, x27
  404050:	mov	x27, x19
  404054:	mov	x19, x22
  404058:	mov	x22, x28
  40405c:	ldur	w28, [x29, #-160]
  404060:	mov	x24, x0
  404064:	mov	w0, #0x1                   	// #1
  404068:	tbz	w0, #0, 403fbc <__fxstatat@plt+0xf4c>
  40406c:	ldurb	w2, [x29, #-132]
  404070:	sub	x4, x29, #0x9c
  404074:	mov	x0, x23
  404078:	mov	x1, x24
  40407c:	mov	x3, x19
  404080:	mov	x5, xzr
  404084:	bl	404d6c <__fxstatat@plt+0x1cfc>
  404088:	ldrb	w8, [x22, #1224]
  40408c:	and	w9, w0, w28
  404090:	and	w28, w9, #0x1
  404094:	cmp	w8, #0x1
  404098:	b.ne	4040b4 <__fxstatat@plt+0x1044>  // b.any
  40409c:	ldp	x8, x2, [x29, #-152]
  4040a0:	mov	x0, x24
  4040a4:	mov	x3, x19
  4040a8:	sub	x1, x8, x24
  4040ac:	bl	404838 <__fxstatat@plt+0x17c8>
  4040b0:	and	w28, w0, w28
  4040b4:	ldrb	w8, [x22, #1224]
  4040b8:	cmp	w8, #0x1
  4040bc:	b.ne	403f08 <__fxstatat@plt+0xe98>  // b.any
  4040c0:	ldur	x0, [x29, #-144]
  4040c4:	cbz	x0, 403f08 <__fxstatat@plt+0xe98>
  4040c8:	ldr	x23, [x0, #144]
  4040cc:	stur	x23, [x29, #-144]
  4040d0:	bl	402db0 <free@plt>
  4040d4:	mov	x0, x23
  4040d8:	cbnz	x23, 4040c8 <__fxstatat@plt+0x1058>
  4040dc:	b	403f08 <__fxstatat@plt+0xe98>
  4040e0:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4040e4:	ldrb	w8, [x8, #1224]
  4040e8:	cmp	w8, #0x1
  4040ec:	b.eq	40424c <__fxstatat@plt+0x11dc>  // b.none
  4040f0:	ldrb	w8, [x19, #22]
  4040f4:	ldp	x21, x20, [x20]
  4040f8:	cbz	w8, 404168 <__fxstatat@plt+0x10f8>
  4040fc:	ldr	w22, [x19]
  404100:	cbz	w22, 404168 <__fxstatat@plt+0x10f8>
  404104:	mov	x0, x21
  404108:	mov	x1, x20
  40410c:	bl	402d30 <strcmp@plt>
  404110:	cbnz	w0, 404168 <__fxstatat@plt+0x10f8>
  404114:	ldurb	w8, [x29, #-132]
  404118:	cbnz	w8, 404168 <__fxstatat@plt+0x10f8>
  40411c:	ldur	w8, [x29, #-112]
  404120:	and	w8, w8, #0xf000
  404124:	cmp	w8, #0x8, lsl #12
  404128:	b.ne	404168 <__fxstatat@plt+0x10f8>  // b.any
  40412c:	mov	w0, #0xffffff9c            	// #-100
  404130:	mov	x1, x20
  404134:	mov	w2, w22
  404138:	bl	40a62c <__fxstatat@plt+0x75bc>
  40413c:	ldr	q0, [x19]
  404140:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  404144:	add	x8, x8, #0x4d0
  404148:	mov	x20, x0
  40414c:	str	q0, [x8]
  404150:	ldp	q1, q0, [x19, #48]
  404154:	ldp	q3, q2, [x19, #16]
  404158:	mov	x19, x8
  40415c:	str	wzr, [x8]
  404160:	stp	q1, q0, [x8, #48]
  404164:	stp	q3, q2, [x8, #16]
  404168:	sub	x4, x29, #0x90
  40416c:	mov	x0, x21
  404170:	mov	x1, x20
  404174:	mov	w2, wzr
  404178:	mov	x3, x19
  40417c:	mov	x5, xzr
  404180:	bl	404d6c <__fxstatat@plt+0x1cfc>
  404184:	b	404194 <__fxstatat@plt+0x1124>
  404188:	mov	w28, #0x1                   	// #1
  40418c:	cmp	w28, #0x0
  404190:	cset	w0, ne  // ne = any
  404194:	and	w0, w0, #0x1
  404198:	mov	sp, x29
  40419c:	ldp	x20, x19, [sp, #80]
  4041a0:	ldp	x22, x21, [sp, #64]
  4041a4:	ldp	x24, x23, [sp, #48]
  4041a8:	ldp	x26, x25, [sp, #32]
  4041ac:	ldp	x28, x27, [sp, #16]
  4041b0:	ldp	x29, x30, [sp], #96
  4041b4:	ret
  4041b8:	cmp	w22, #0x0
  4041bc:	b.gt	40420c <__fxstatat@plt+0x119c>
  4041c0:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4041c4:	add	x1, x1, #0xbd9
  4041c8:	b	404254 <__fxstatat@plt+0x11e4>
  4041cc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4041d0:	add	x1, x1, #0xc18
  4041d4:	mov	w2, #0x5                   	// #5
  4041d8:	mov	x0, xzr
  4041dc:	bl	402f30 <dcgettext@plt>
  4041e0:	mov	x2, x0
  4041e4:	mov	w0, #0x1                   	// #1
  4041e8:	mov	w1, wzr
  4041ec:	bl	4028e0 <error@plt>
  4041f0:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4041f4:	add	x1, x1, #0xc5e
  4041f8:	mov	w2, #0x5                   	// #5
  4041fc:	mov	x0, xzr
  404200:	bl	402f30 <dcgettext@plt>
  404204:	ldr	x1, [x20, #16]
  404208:	b	404224 <__fxstatat@plt+0x11b4>
  40420c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404210:	add	x1, x1, #0xbee
  404214:	mov	w2, #0x5                   	// #5
  404218:	mov	x0, xzr
  40421c:	bl	402f30 <dcgettext@plt>
  404220:	ldr	x1, [x20]
  404224:	mov	x19, x0
  404228:	mov	w0, #0x4                   	// #4
  40422c:	bl	40d378 <__fxstatat@plt+0xa308>
  404230:	mov	x3, x0
  404234:	mov	w0, wzr
  404238:	mov	w1, wzr
  40423c:	mov	x2, x19
  404240:	bl	4028e0 <error@plt>
  404244:	mov	w0, #0x1                   	// #1
  404248:	bl	40318c <__fxstatat@plt+0x11c>
  40424c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404250:	add	x1, x1, #0xc7c
  404254:	mov	w2, #0x5                   	// #5
  404258:	mov	x0, xzr
  40425c:	bl	402f30 <dcgettext@plt>
  404260:	mov	x2, x0
  404264:	mov	w0, wzr
  404268:	mov	w1, wzr
  40426c:	bl	4028e0 <error@plt>
  404270:	mov	w0, #0x1                   	// #1
  404274:	bl	40318c <__fxstatat@plt+0x11c>
  404278:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  40427c:	add	x1, x1, #0x5b9
  404280:	mov	w2, #0x5                   	// #5
  404284:	mov	x0, xzr
  404288:	bl	402f30 <dcgettext@plt>
  40428c:	add	x8, x20, w22, sxtw #3
  404290:	ldur	x1, [x8, #-8]
  404294:	mov	x19, x0
  404298:	mov	w0, #0x4                   	// #4
  40429c:	bl	40d378 <__fxstatat@plt+0xa308>
  4042a0:	mov	x3, x0
  4042a4:	mov	w0, #0x1                   	// #1
  4042a8:	mov	w1, wzr
  4042ac:	mov	x2, x19
  4042b0:	bl	4028e0 <error@plt>
  4042b4:	stp	x29, x30, [sp, #-48]!
  4042b8:	stp	x22, x21, [sp, #16]
  4042bc:	stp	x20, x19, [sp, #32]
  4042c0:	mov	x29, sp
  4042c4:	mov	w21, w3
  4042c8:	mov	x22, x2
  4042cc:	mov	x20, x1
  4042d0:	mov	x19, x0
  4042d4:	bl	411d40 <__fxstatat@plt+0xecd0>
  4042d8:	cbz	w0, 4042f4 <__fxstatat@plt+0x1284>
  4042dc:	bl	402fd0 <__errno_location@plt>
  4042e0:	ldr	w8, [x0]
  4042e4:	cbz	w8, 4042fc <__fxstatat@plt+0x128c>
  4042e8:	mov	w0, wzr
  4042ec:	cbnz	w8, 404310 <__fxstatat@plt+0x12a0>
  4042f0:	b	40432c <__fxstatat@plt+0x12bc>
  4042f4:	mov	w8, wzr
  4042f8:	cbnz	w8, 4042e8 <__fxstatat@plt+0x1278>
  4042fc:	ldr	w9, [x20, #16]
  404300:	and	w9, w9, #0xf000
  404304:	cmp	w9, #0x4, lsl #12
  404308:	cset	w0, eq  // eq = none
  40430c:	cbz	w8, 40432c <__fxstatat@plt+0x12bc>
  404310:	cmp	w8, #0x2
  404314:	b.ne	404324 <__fxstatat@plt+0x12b4>  // b.any
  404318:	mov	w8, #0x1                   	// #1
  40431c:	strb	w8, [x22]
  404320:	b	40432c <__fxstatat@plt+0x12bc>
  404324:	tbz	w21, #0, 40433c <__fxstatat@plt+0x12cc>
  404328:	str	wzr, [x20, #16]
  40432c:	ldp	x20, x19, [sp, #32]
  404330:	ldp	x22, x21, [sp, #16]
  404334:	ldp	x29, x30, [sp], #48
  404338:	ret
  40433c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404340:	add	x1, x1, #0x5a5
  404344:	mov	w2, #0x5                   	// #5
  404348:	mov	x0, xzr
  40434c:	mov	w20, w8
  404350:	bl	402f30 <dcgettext@plt>
  404354:	mov	x21, x0
  404358:	mov	w0, #0x4                   	// #4
  40435c:	mov	x1, x19
  404360:	bl	40d378 <__fxstatat@plt+0xa308>
  404364:	mov	x3, x0
  404368:	mov	w0, #0x1                   	// #1
  40436c:	mov	w1, w20
  404370:	mov	x2, x21
  404374:	bl	4028e0 <error@plt>
  404378:	stp	x29, x30, [sp, #-96]!
  40437c:	stp	x28, x27, [sp, #16]
  404380:	stp	x26, x25, [sp, #32]
  404384:	stp	x24, x23, [sp, #48]
  404388:	stp	x22, x21, [sp, #64]
  40438c:	stp	x20, x19, [sp, #80]
  404390:	mov	x29, sp
  404394:	sub	sp, sp, #0x120
  404398:	mov	x19, sp
  40439c:	mov	x21, x5
  4043a0:	str	x4, [x19, #16]
  4043a4:	mov	x22, x3
  4043a8:	mov	x26, x2
  4043ac:	mov	x23, x1
  4043b0:	mov	x20, x0
  4043b4:	bl	4028b0 <strlen@plt>
  4043b8:	add	x9, x0, #0x10
  4043bc:	mov	x8, sp
  4043c0:	and	x9, x9, #0xfffffffffffffff0
  4043c4:	sub	x24, x8, x9
  4043c8:	add	x2, x0, #0x1
  4043cc:	mov	sp, x24
  4043d0:	mov	x0, x24
  4043d4:	mov	x1, x20
  4043d8:	bl	402890 <memcpy@plt>
  4043dc:	mov	x0, x24
  4043e0:	bl	40a948 <__fxstatat@plt+0x78d8>
  4043e4:	add	x8, x0, #0x10
  4043e8:	and	x8, x8, #0xfffffffffffffff0
  4043ec:	mov	x9, sp
  4043f0:	sub	x25, x9, x8
  4043f4:	mov	x20, x0
  4043f8:	mov	sp, x25
  4043fc:	mov	x0, x25
  404400:	mov	x1, x24
  404404:	mov	x2, x20
  404408:	bl	402890 <memcpy@plt>
  40440c:	sub	x1, x29, #0x88
  404410:	mov	x0, x25
  404414:	strb	wzr, [x25, x20]
  404418:	str	xzr, [x22]
  40441c:	bl	411d40 <__fxstatat@plt+0xecd0>
  404420:	cbz	w0, 404444 <__fxstatat@plt+0x13d4>
  404424:	add	x8, x23, x24
  404428:	str	x26, [x19, #8]
  40442c:	add	x25, x24, x23
  404430:	sub	x26, x8, #0x1
  404434:	ldrb	w8, [x26, #1]!
  404438:	cmp	w8, #0x2f
  40443c:	b.eq	404434 <__fxstatat@plt+0x13c4>  // b.none
  404440:	b	4044a0 <__fxstatat@plt+0x1430>
  404444:	ldur	w8, [x29, #-120]
  404448:	and	w8, w8, #0xf000
  40444c:	cmp	w8, #0x4, lsl #12
  404450:	b.ne	4047dc <__fxstatat@plt+0x176c>  // b.any
  404454:	ldr	x8, [x19, #16]
  404458:	strb	wzr, [x8]
  40445c:	b	4047d4 <__fxstatat@plt+0x1764>
  404460:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404464:	mov	w2, #0x5                   	// #5
  404468:	mov	x0, xzr
  40446c:	add	x1, x1, #0xd03
  404470:	bl	402f30 <dcgettext@plt>
  404474:	mov	x20, x0
  404478:	mov	w0, #0x4                   	// #4
  40447c:	mov	x1, x24
  404480:	bl	40d378 <__fxstatat@plt+0xa308>
  404484:	mov	x3, x0
  404488:	mov	w0, wzr
  40448c:	mov	w1, wzr
  404490:	mov	x2, x20
  404494:	bl	4028e0 <error@plt>
  404498:	mov	w8, #0x1                   	// #1
  40449c:	cbnz	w8, 4047d0 <__fxstatat@plt+0x1760>
  4044a0:	mov	w1, #0x2f                  	// #47
  4044a4:	mov	x0, x26
  4044a8:	bl	402e30 <strchr@plt>
  4044ac:	cbz	x0, 4047cc <__fxstatat@plt+0x175c>
  4044b0:	mov	x26, x0
  4044b4:	strb	wzr, [x0]
  4044b8:	sub	x1, x29, #0x88
  4044bc:	mov	x0, x24
  4044c0:	bl	411d40 <__fxstatat@plt+0xecd0>
  4044c4:	mov	w23, w0
  4044c8:	cbnz	w0, 4044e4 <__fxstatat@plt+0x1474>
  4044cc:	ldrb	w8, [x21, #29]
  4044d0:	cbnz	w8, 4044e4 <__fxstatat@plt+0x1474>
  4044d4:	ldrb	w8, [x21, #30]
  4044d8:	cbnz	w8, 4044e4 <__fxstatat@plt+0x1474>
  4044dc:	ldrb	w8, [x21, #31]
  4044e0:	cbz	w8, 4045b8 <__fxstatat@plt+0x1548>
  4044e4:	add	x1, x19, #0x18
  4044e8:	mov	x0, x25
  4044ec:	bl	411d40 <__fxstatat@plt+0xecd0>
  4044f0:	cbz	w0, 404544 <__fxstatat@plt+0x14d4>
  4044f4:	bl	402fd0 <__errno_location@plt>
  4044f8:	ldr	w20, [x0]
  4044fc:	cbz	w20, 40455c <__fxstatat@plt+0x14ec>
  404500:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404504:	mov	w2, #0x5                   	// #5
  404508:	mov	x0, xzr
  40450c:	add	x1, x1, #0xcb0
  404510:	bl	402f30 <dcgettext@plt>
  404514:	mov	x27, x0
  404518:	mov	w0, #0x4                   	// #4
  40451c:	mov	x1, x25
  404520:	bl	40d378 <__fxstatat@plt+0xa308>
  404524:	mov	x3, x0
  404528:	mov	w0, wzr
  40452c:	mov	w1, w20
  404530:	mov	x2, x27
  404534:	bl	4028e0 <error@plt>
  404538:	mov	w8, #0x1                   	// #1
  40453c:	cbnz	w8, 40449c <__fxstatat@plt+0x142c>
  404540:	b	4045b8 <__fxstatat@plt+0x1548>
  404544:	ldr	w8, [x19, #40]
  404548:	and	w8, w8, #0xf000
  40454c:	cmp	w8, #0x4, lsl #12
  404550:	mov	w8, #0x14                  	// #20
  404554:	csel	w20, wzr, w8, eq  // eq = none
  404558:	cbnz	w20, 404500 <__fxstatat@plt+0x1490>
  40455c:	mov	w0, #0x98                  	// #152
  404560:	bl	40fab8 <__fxstatat@plt+0xca48>
  404564:	ldur	q0, [x19, #24]
  404568:	ldur	q1, [x19, #40]
  40456c:	ldur	q2, [x19, #72]
  404570:	ldur	q3, [x19, #56]
  404574:	sub	x9, x26, x24
  404578:	stp	q0, q1, [x0]
  40457c:	ldur	q0, [x19, #136]
  404580:	ldur	q1, [x19, #120]
  404584:	stp	q3, q2, [x0, #32]
  404588:	ldur	q2, [x19, #104]
  40458c:	ldur	q3, [x19, #88]
  404590:	strb	wzr, [x0, #128]
  404594:	str	x9, [x0, #136]
  404598:	stp	q1, q0, [x0, #96]
  40459c:	stp	q3, q2, [x0, #64]
  4045a0:	ldr	x9, [x22]
  4045a4:	mov	x28, x0
  4045a8:	mov	w8, wzr
  4045ac:	str	x9, [x0, #144]
  4045b0:	str	x0, [x22]
  4045b4:	cbnz	w8, 40449c <__fxstatat@plt+0x142c>
  4045b8:	cbz	w23, 4045c4 <__fxstatat@plt+0x1554>
  4045bc:	ldr	w2, [x28, #16]
  4045c0:	b	4045c8 <__fxstatat@plt+0x1558>
  4045c4:	mov	w2, wzr
  4045c8:	cmp	w23, #0x0
  4045cc:	cset	w3, ne  // ne = any
  4045d0:	mov	x0, x25
  4045d4:	mov	x1, x24
  4045d8:	mov	x4, x21
  4045dc:	bl	4049dc <__fxstatat@plt+0x196c>
  4045e0:	tbz	w0, #0, 404498 <__fxstatat@plt+0x1428>
  4045e4:	cbz	w23, 404608 <__fxstatat@plt+0x1598>
  4045e8:	ldr	x8, [x19, #16]
  4045ec:	mov	w9, #0x1                   	// #1
  4045f0:	strb	w9, [x8]
  4045f4:	ldrb	w9, [x21, #29]
  4045f8:	ldr	w8, [x28, #16]
  4045fc:	cbz	w9, 404624 <__fxstatat@plt+0x15b4>
  404600:	mov	w9, #0x3f                  	// #63
  404604:	b	404634 <__fxstatat@plt+0x15c4>
  404608:	ldur	w8, [x29, #-120]
  40460c:	and	w8, w8, #0xf000
  404610:	cmp	w8, #0x4, lsl #12
  404614:	b.ne	404460 <__fxstatat@plt+0x13f0>  // b.any
  404618:	ldr	x8, [x19, #16]
  40461c:	strb	wzr, [x8]
  404620:	b	4046e8 <__fxstatat@plt+0x1678>
  404624:	ldrb	w9, [x21, #30]
  404628:	cmp	w9, #0x0
  40462c:	mov	w9, #0x12                  	// #18
  404630:	csel	w9, wzr, w9, eq  // eq = none
  404634:	ldrb	w10, [x21, #32]
  404638:	and	w20, w9, w8
  40463c:	mov	w9, #0x1ff                 	// #511
  404640:	mov	x0, x24
  404644:	cmp	w10, #0x0
  404648:	csel	w8, w8, w9, eq  // eq = none
  40464c:	eor	w9, w20, #0xfff
  404650:	and	w1, w8, w9
  404654:	bl	403020 <mkdir@plt>
  404658:	cbz	w0, 404678 <__fxstatat@plt+0x1608>
  40465c:	bl	402fd0 <__errno_location@plt>
  404660:	ldr	w20, [x0]
  404664:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404668:	mov	w2, #0x5                   	// #5
  40466c:	mov	x0, xzr
  404670:	add	x1, x1, #0xccf
  404674:	b	4046b8 <__fxstatat@plt+0x1648>
  404678:	ldr	x1, [x19, #8]
  40467c:	cbz	x1, 404690 <__fxstatat@plt+0x1620>
  404680:	mov	w0, #0x1                   	// #1
  404684:	mov	x2, x25
  404688:	mov	x3, x24
  40468c:	bl	402b40 <__printf_chk@plt>
  404690:	sub	x1, x29, #0x88
  404694:	mov	x0, x24
  404698:	bl	411d60 <__fxstatat@plt+0xecf0>
  40469c:	cbz	w0, 404740 <__fxstatat@plt+0x16d0>
  4046a0:	bl	402fd0 <__errno_location@plt>
  4046a4:	ldr	w20, [x0]
  4046a8:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4046ac:	mov	w2, #0x5                   	// #5
  4046b0:	mov	x0, xzr
  4046b4:	add	x1, x1, #0xcb0
  4046b8:	bl	402f30 <dcgettext@plt>
  4046bc:	mov	x23, x0
  4046c0:	mov	w0, #0x4                   	// #4
  4046c4:	mov	x1, x24
  4046c8:	bl	40d378 <__fxstatat@plt+0xa308>
  4046cc:	mov	x3, x0
  4046d0:	mov	w0, wzr
  4046d4:	mov	w1, w20
  4046d8:	mov	x2, x23
  4046dc:	bl	4028e0 <error@plt>
  4046e0:	mov	w8, #0x1                   	// #1
  4046e4:	cbnz	w8, 40449c <__fxstatat@plt+0x142c>
  4046e8:	ldr	x8, [x19, #16]
  4046ec:	ldrb	w8, [x8]
  4046f0:	cbnz	w8, 404724 <__fxstatat@plt+0x16b4>
  4046f4:	ldrb	w8, [x21, #33]
  4046f8:	cbnz	w8, 404704 <__fxstatat@plt+0x1694>
  4046fc:	ldrb	w8, [x21, #37]
  404700:	cbz	w8, 404724 <__fxstatat@plt+0x16b4>
  404704:	ldrb	w1, [x21, #37]
  404708:	mov	x0, x24
  40470c:	mov	w2, wzr
  404710:	mov	x3, x21
  404714:	bl	404c04 <__fxstatat@plt+0x1b94>
  404718:	tbnz	w0, #0, 404724 <__fxstatat@plt+0x16b4>
  40471c:	ldrb	w8, [x21, #38]
  404720:	cbnz	w8, 404498 <__fxstatat@plt+0x1428>
  404724:	mov	w8, #0x2f                  	// #47
  404728:	strb	w8, [x26]
  40472c:	ldrb	w8, [x26, #1]!
  404730:	cmp	w8, #0x2f
  404734:	b.eq	40472c <__fxstatat@plt+0x16bc>  // b.none
  404738:	mov	w8, wzr
  40473c:	b	40449c <__fxstatat@plt+0x142c>
  404740:	ldrb	w8, [x21, #30]
  404744:	cbnz	w8, 404784 <__fxstatat@plt+0x1714>
  404748:	ldur	w8, [x29, #-120]
  40474c:	bics	wzr, w20, w8
  404750:	b.eq	40475c <__fxstatat@plt+0x16ec>  // b.none
  404754:	bl	406a1c <__fxstatat@plt+0x39ac>
  404758:	bic	w20, w20, w0
  40475c:	ldur	w8, [x29, #-120]
  404760:	bics	wzr, w20, w8
  404764:	b.ne	404774 <__fxstatat@plt+0x1704>  // b.any
  404768:	and	w9, w8, #0x1c0
  40476c:	cmp	w9, #0x1c0
  404770:	b.eq	404784 <__fxstatat@plt+0x1714>  // b.none
  404774:	orr	w8, w8, w20
  404778:	str	w8, [x28, #16]
  40477c:	mov	w8, #0x1                   	// #1
  404780:	strb	w8, [x28, #128]
  404784:	ldur	w8, [x29, #-120]
  404788:	mvn	w9, w8
  40478c:	tst	w9, #0x1c0
  404790:	b.eq	4047c0 <__fxstatat@plt+0x1750>  // b.none
  404794:	orr	w1, w8, #0x1c0
  404798:	mov	x0, x24
  40479c:	bl	402ac0 <chmod@plt>
  4047a0:	cbz	w0, 4047c0 <__fxstatat@plt+0x1750>
  4047a4:	bl	402fd0 <__errno_location@plt>
  4047a8:	ldr	w20, [x0]
  4047ac:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4047b0:	mov	w2, #0x5                   	// #5
  4047b4:	mov	x0, xzr
  4047b8:	add	x1, x1, #0xce8
  4047bc:	b	4046b8 <__fxstatat@plt+0x1648>
  4047c0:	mov	w8, wzr
  4047c4:	cbnz	wzr, 40449c <__fxstatat@plt+0x142c>
  4047c8:	b	4046e8 <__fxstatat@plt+0x1678>
  4047cc:	mov	w8, wzr
  4047d0:	cbnz	w8, 404814 <__fxstatat@plt+0x17a4>
  4047d4:	mov	w0, #0x1                   	// #1
  4047d8:	b	404818 <__fxstatat@plt+0x17a8>
  4047dc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4047e0:	add	x1, x1, #0xd03
  4047e4:	mov	w2, #0x5                   	// #5
  4047e8:	mov	x0, xzr
  4047ec:	bl	402f30 <dcgettext@plt>
  4047f0:	mov	x20, x0
  4047f4:	mov	w0, #0x4                   	// #4
  4047f8:	mov	x1, x25
  4047fc:	bl	40d378 <__fxstatat@plt+0xa308>
  404800:	mov	x3, x0
  404804:	mov	w0, wzr
  404808:	mov	w1, wzr
  40480c:	mov	x2, x20
  404810:	bl	4028e0 <error@plt>
  404814:	mov	w0, wzr
  404818:	mov	sp, x29
  40481c:	ldp	x20, x19, [sp, #80]
  404820:	ldp	x22, x21, [sp, #64]
  404824:	ldp	x24, x23, [sp, #48]
  404828:	ldp	x26, x25, [sp, #32]
  40482c:	ldp	x28, x27, [sp, #16]
  404830:	ldp	x29, x30, [sp], #96
  404834:	ret
  404838:	stp	x29, x30, [sp, #-64]!
  40483c:	str	x23, [sp, #16]
  404840:	stp	x22, x21, [sp, #32]
  404844:	stp	x20, x19, [sp, #48]
  404848:	mov	x29, sp
  40484c:	sub	sp, sp, #0x20
  404850:	mov	x20, x3
  404854:	mov	x21, x2
  404858:	mov	x22, x1
  40485c:	mov	x23, x0
  404860:	bl	4028b0 <strlen@plt>
  404864:	add	x9, x0, #0x10
  404868:	mov	x8, sp
  40486c:	and	x9, x9, #0xfffffffffffffff0
  404870:	sub	x19, x8, x9
  404874:	add	x2, x0, #0x1
  404878:	mov	sp, x19
  40487c:	mov	x0, x19
  404880:	mov	x1, x23
  404884:	bl	402890 <memcpy@plt>
  404888:	cbz	x21, 404964 <__fxstatat@plt+0x18f4>
  40488c:	add	x22, x19, x22
  404890:	mov	w23, #0x2f                  	// #47
  404894:	b	4048c4 <__fxstatat@plt+0x1854>
  404898:	ldr	w4, [x21, #16]
  40489c:	mov	w1, #0xffffffff            	// #-1
  4048a0:	mov	w3, #0xffffffff            	// #-1
  4048a4:	mov	x0, x22
  4048a8:	mov	x2, x19
  4048ac:	bl	40999c <__fxstatat@plt+0x692c>
  4048b0:	cbnz	w0, 4049c0 <__fxstatat@plt+0x1950>
  4048b4:	ldr	x8, [x21, #136]
  4048b8:	strb	w23, [x19, x8]
  4048bc:	ldr	x21, [x21, #144]
  4048c0:	cbz	x21, 404964 <__fxstatat@plt+0x18f4>
  4048c4:	ldr	x8, [x21, #136]
  4048c8:	strb	wzr, [x19, x8]
  4048cc:	ldrb	w8, [x20, #31]
  4048d0:	cbz	w8, 4048fc <__fxstatat@plt+0x188c>
  4048d4:	mov	x0, x21
  4048d8:	bl	40e45c <__fxstatat@plt+0xb3ec>
  4048dc:	stp	x0, x1, [x29, #-32]
  4048e0:	mov	x0, x21
  4048e4:	bl	40e474 <__fxstatat@plt+0xb404>
  4048e8:	stp	x0, x1, [x29, #-16]
  4048ec:	sub	x1, x29, #0x20
  4048f0:	mov	x0, x19
  4048f4:	bl	40f308 <__fxstatat@plt+0xc298>
  4048f8:	cbnz	w0, 40496c <__fxstatat@plt+0x18fc>
  4048fc:	ldrb	w8, [x20, #29]
  404900:	cbz	w8, 404930 <__fxstatat@plt+0x18c0>
  404904:	ldp	w1, w2, [x21, #24]
  404908:	mov	x0, x19
  40490c:	bl	402d70 <lchown@plt>
  404910:	cbz	w0, 404930 <__fxstatat@plt+0x18c0>
  404914:	mov	x0, x20
  404918:	bl	4069d4 <__fxstatat@plt+0x3964>
  40491c:	tbz	w0, #0, 404980 <__fxstatat@plt+0x1910>
  404920:	ldr	w2, [x21, #28]
  404924:	mov	w1, #0xffffffff            	// #-1
  404928:	mov	x0, x19
  40492c:	bl	402d70 <lchown@plt>
  404930:	ldrb	w8, [x20, #30]
  404934:	cbnz	w8, 404898 <__fxstatat@plt+0x1828>
  404938:	ldrb	w8, [x21, #128]
  40493c:	cbz	w8, 4048b4 <__fxstatat@plt+0x1844>
  404940:	ldr	w1, [x21, #16]
  404944:	mov	x0, x19
  404948:	bl	402ac0 <chmod@plt>
  40494c:	cbz	w0, 4048b4 <__fxstatat@plt+0x1844>
  404950:	bl	402fd0 <__errno_location@plt>
  404954:	ldr	w20, [x0]
  404958:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  40495c:	add	x1, x1, #0xd68
  404960:	b	404990 <__fxstatat@plt+0x1920>
  404964:	mov	w0, #0x1                   	// #1
  404968:	b	4049c4 <__fxstatat@plt+0x1954>
  40496c:	bl	402fd0 <__errno_location@plt>
  404970:	ldr	w20, [x0]
  404974:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404978:	add	x1, x1, #0xd24
  40497c:	b	404990 <__fxstatat@plt+0x1920>
  404980:	bl	402fd0 <__errno_location@plt>
  404984:	ldr	w20, [x0]
  404988:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  40498c:	add	x1, x1, #0xd44
  404990:	mov	w2, #0x5                   	// #5
  404994:	mov	x0, xzr
  404998:	bl	402f30 <dcgettext@plt>
  40499c:	mov	x21, x0
  4049a0:	mov	w0, #0x4                   	// #4
  4049a4:	mov	x1, x19
  4049a8:	bl	40d378 <__fxstatat@plt+0xa308>
  4049ac:	mov	x3, x0
  4049b0:	mov	w0, wzr
  4049b4:	mov	w1, w20
  4049b8:	mov	x2, x21
  4049bc:	bl	4028e0 <error@plt>
  4049c0:	mov	w0, wzr
  4049c4:	mov	sp, x29
  4049c8:	ldp	x20, x19, [sp, #48]
  4049cc:	ldp	x22, x21, [sp, #32]
  4049d0:	ldr	x23, [sp, #16]
  4049d4:	ldp	x29, x30, [sp], #64
  4049d8:	ret
  4049dc:	sub	sp, sp, #0x40
  4049e0:	stp	x29, x30, [sp, #16]
  4049e4:	stp	x22, x21, [sp, #32]
  4049e8:	stp	x20, x19, [sp, #48]
  4049ec:	ldrb	w8, [x4, #37]
  4049f0:	mov	x19, x4
  4049f4:	add	x29, sp, #0x10
  4049f8:	cbz	w8, 404a20 <__fxstatat@plt+0x19b0>
  4049fc:	ldrb	w8, [x19, #35]
  404a00:	mov	x20, x0
  404a04:	cbz	w8, 404a88 <__fxstatat@plt+0x1a18>
  404a08:	ldrb	w8, [x19, #38]
  404a0c:	cmp	w8, #0x0
  404a10:	cset	w21, ne  // ne = any
  404a14:	tbz	w21, #0, 404a90 <__fxstatat@plt+0x1a20>
  404a18:	mov	w22, wzr
  404a1c:	b	404a9c <__fxstatat@plt+0x1a2c>
  404a20:	ldrb	w8, [x19, #33]
  404a24:	mov	w0, #0x1                   	// #1
  404a28:	cbz	w8, 404ba4 <__fxstatat@plt+0x1b34>
  404a2c:	tbz	w3, #0, 404ba4 <__fxstatat@plt+0x1b34>
  404a30:	mov	x21, x1
  404a34:	bl	404bd0 <__fxstatat@plt+0x1b60>
  404a38:	bl	402fd0 <__errno_location@plt>
  404a3c:	ldr	w19, [x0]
  404a40:	mov	w0, w19
  404a44:	bl	404bec <__fxstatat@plt+0x1b7c>
  404a48:	tbnz	w0, #0, 404ba0 <__fxstatat@plt+0x1b30>
  404a4c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404a50:	add	x1, x1, #0xdfd
  404a54:	mov	w2, #0x5                   	// #5
  404a58:	mov	x0, xzr
  404a5c:	bl	402f30 <dcgettext@plt>
  404a60:	mov	x20, x0
  404a64:	mov	w0, #0x4                   	// #4
  404a68:	mov	x1, x21
  404a6c:	bl	40d378 <__fxstatat@plt+0xa308>
  404a70:	mov	x3, x0
  404a74:	mov	w0, wzr
  404a78:	mov	w1, w19
  404a7c:	mov	x2, x20
  404a80:	bl	4028e0 <error@plt>
  404a84:	b	404ba0 <__fxstatat@plt+0x1b30>
  404a88:	mov	w21, #0x1                   	// #1
  404a8c:	tbnz	w21, #0, 404a18 <__fxstatat@plt+0x19a8>
  404a90:	ldrb	w8, [x19, #41]
  404a94:	cmp	w8, #0x0
  404a98:	cset	w22, eq  // eq = none
  404a9c:	add	x1, sp, #0x8
  404aa0:	mov	x0, x20
  404aa4:	bl	40e2b4 <__fxstatat@plt+0xb244>
  404aa8:	tbnz	w0, #31, 404ac4 <__fxstatat@plt+0x1a54>
  404aac:	ldr	x0, [sp, #8]
  404ab0:	bl	40e248 <__fxstatat@plt+0xb1d8>
  404ab4:	tbnz	w0, #31, 404b0c <__fxstatat@plt+0x1a9c>
  404ab8:	ldr	x0, [sp, #8]
  404abc:	bl	40e220 <__fxstatat@plt+0xb1b0>
  404ac0:	b	404ba0 <__fxstatat@plt+0x1b30>
  404ac4:	tbz	w21, #0, 404b7c <__fxstatat@plt+0x1b0c>
  404ac8:	bl	402fd0 <__errno_location@plt>
  404acc:	ldr	w21, [x0]
  404ad0:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404ad4:	add	x1, x1, #0xdd8
  404ad8:	mov	w2, #0x5                   	// #5
  404adc:	mov	x0, xzr
  404ae0:	bl	402f30 <dcgettext@plt>
  404ae4:	mov	x22, x0
  404ae8:	mov	w0, #0x4                   	// #4
  404aec:	mov	x1, x20
  404af0:	bl	40d378 <__fxstatat@plt+0xa308>
  404af4:	mov	x3, x0
  404af8:	mov	w0, wzr
  404afc:	mov	w1, w21
  404b00:	mov	x2, x22
  404b04:	bl	4028e0 <error@plt>
  404b08:	b	404b90 <__fxstatat@plt+0x1b20>
  404b0c:	tbnz	w21, #0, 404b24 <__fxstatat@plt+0x1ab4>
  404b10:	cbz	w22, 404b64 <__fxstatat@plt+0x1af4>
  404b14:	bl	402fd0 <__errno_location@plt>
  404b18:	ldr	w0, [x0]
  404b1c:	bl	404bb8 <__fxstatat@plt+0x1b48>
  404b20:	tbnz	w0, #0, 404b64 <__fxstatat@plt+0x1af4>
  404b24:	bl	402fd0 <__errno_location@plt>
  404b28:	ldr	w20, [x0]
  404b2c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404b30:	add	x1, x1, #0xda6
  404b34:	mov	w2, #0x5                   	// #5
  404b38:	mov	x0, xzr
  404b3c:	bl	402f30 <dcgettext@plt>
  404b40:	ldr	x8, [sp, #8]
  404b44:	mov	x21, x0
  404b48:	mov	x0, x8
  404b4c:	bl	40d5f8 <__fxstatat@plt+0xa588>
  404b50:	mov	x3, x0
  404b54:	mov	w0, wzr
  404b58:	mov	w1, w20
  404b5c:	mov	x2, x21
  404b60:	bl	4028e0 <error@plt>
  404b64:	ldrb	w8, [x19, #38]
  404b68:	cbz	w8, 404ab8 <__fxstatat@plt+0x1a48>
  404b6c:	ldr	x0, [sp, #8]
  404b70:	bl	40e220 <__fxstatat@plt+0xb1b0>
  404b74:	mov	w0, wzr
  404b78:	b	404ba4 <__fxstatat@plt+0x1b34>
  404b7c:	cbz	w22, 404b90 <__fxstatat@plt+0x1b20>
  404b80:	bl	402fd0 <__errno_location@plt>
  404b84:	ldr	w0, [x0]
  404b88:	bl	404bb8 <__fxstatat@plt+0x1b48>
  404b8c:	tbz	w0, #0, 404ac8 <__fxstatat@plt+0x1a58>
  404b90:	ldrb	w8, [x19, #38]
  404b94:	cbz	w8, 404ba0 <__fxstatat@plt+0x1b30>
  404b98:	mov	w0, wzr
  404b9c:	b	404ba4 <__fxstatat@plt+0x1b34>
  404ba0:	mov	w0, #0x1                   	// #1
  404ba4:	ldp	x20, x19, [sp, #48]
  404ba8:	ldp	x22, x21, [sp, #32]
  404bac:	ldp	x29, x30, [sp, #16]
  404bb0:	add	sp, sp, #0x40
  404bb4:	ret
  404bb8:	cmp	w0, #0x5f
  404bbc:	cset	w8, eq  // eq = none
  404bc0:	cmp	w0, #0x3d
  404bc4:	cset	w9, eq  // eq = none
  404bc8:	orr	w0, w8, w9
  404bcc:	ret
  404bd0:	stp	x29, x30, [sp, #-16]!
  404bd4:	mov	x29, sp
  404bd8:	bl	402fd0 <__errno_location@plt>
  404bdc:	mov	w8, #0x5f                  	// #95
  404be0:	str	w8, [x0]
  404be4:	ldp	x29, x30, [sp], #16
  404be8:	ret
  404bec:	cmp	w0, #0x5f
  404bf0:	cset	w8, eq  // eq = none
  404bf4:	cmp	w0, #0x3d
  404bf8:	cset	w9, eq  // eq = none
  404bfc:	orr	w0, w8, w9
  404c00:	ret
  404c04:	stp	x29, x30, [sp, #-48]!
  404c08:	stp	x20, x19, [sp, #32]
  404c0c:	ldrb	w8, [x3, #35]
  404c10:	mov	x19, x0
  404c14:	str	x21, [sp, #16]
  404c18:	mov	x29, sp
  404c1c:	cbz	w8, 404c40 <__fxstatat@plt+0x1bd0>
  404c20:	ldrb	w8, [x3, #38]
  404c24:	cmp	w8, #0x0
  404c28:	cset	w20, ne  // ne = any
  404c2c:	tbz	w20, #0, 404c48 <__fxstatat@plt+0x1bd8>
  404c30:	mov	w21, wzr
  404c34:	bl	404cc8 <__fxstatat@plt+0x1c58>
  404c38:	tbz	w20, #0, 404c5c <__fxstatat@plt+0x1bec>
  404c3c:	b	404c70 <__fxstatat@plt+0x1c00>
  404c40:	mov	w20, #0x1                   	// #1
  404c44:	tbnz	w20, #0, 404c30 <__fxstatat@plt+0x1bc0>
  404c48:	ldrb	w8, [x3, #41]
  404c4c:	cmp	w8, #0x0
  404c50:	cset	w21, eq  // eq = none
  404c54:	bl	404cc8 <__fxstatat@plt+0x1c58>
  404c58:	tbnz	w20, #0, 404c70 <__fxstatat@plt+0x1c00>
  404c5c:	cbz	w21, 404cb4 <__fxstatat@plt+0x1c44>
  404c60:	bl	402fd0 <__errno_location@plt>
  404c64:	ldr	w0, [x0]
  404c68:	bl	404bb8 <__fxstatat@plt+0x1b48>
  404c6c:	tbnz	w0, #0, 404cb4 <__fxstatat@plt+0x1c44>
  404c70:	bl	402fd0 <__errno_location@plt>
  404c74:	ldr	w20, [x0]
  404c78:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404c7c:	add	x1, x1, #0xe30
  404c80:	mov	w2, #0x5                   	// #5
  404c84:	mov	x0, xzr
  404c88:	bl	402f30 <dcgettext@plt>
  404c8c:	mov	x21, x0
  404c90:	mov	w1, #0x4                   	// #4
  404c94:	mov	w0, wzr
  404c98:	mov	x2, x19
  404c9c:	bl	40d2ac <__fxstatat@plt+0xa23c>
  404ca0:	mov	x3, x0
  404ca4:	mov	w0, wzr
  404ca8:	mov	w1, w20
  404cac:	mov	x2, x21
  404cb0:	bl	4028e0 <error@plt>
  404cb4:	ldp	x20, x19, [sp, #32]
  404cb8:	ldr	x21, [sp, #16]
  404cbc:	mov	w0, wzr
  404cc0:	ldp	x29, x30, [sp], #48
  404cc4:	ret
  404cc8:	stp	x29, x30, [sp, #-16]!
  404ccc:	mov	x29, sp
  404cd0:	bl	402fd0 <__errno_location@plt>
  404cd4:	mov	w8, #0x5f                  	// #95
  404cd8:	str	w8, [x0]
  404cdc:	ldp	x29, x30, [sp], #16
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-32]!
  404ce8:	adrp	x2, 40b000 <__fxstatat@plt+0x7f90>
  404cec:	adrp	x3, 40b000 <__fxstatat@plt+0x7f90>
  404cf0:	adrp	x4, 40b000 <__fxstatat@plt+0x7f90>
  404cf4:	str	x19, [sp, #16]
  404cf8:	mov	x19, x0
  404cfc:	add	x2, x2, #0xe30
  404d00:	add	x3, x3, #0xe78
  404d04:	add	x4, x4, #0xf10
  404d08:	mov	w0, #0x3d                  	// #61
  404d0c:	mov	x1, xzr
  404d10:	mov	x29, sp
  404d14:	bl	40b3fc <__fxstatat@plt+0x838c>
  404d18:	str	x0, [x19, #64]
  404d1c:	ldr	x19, [sp, #16]
  404d20:	ldp	x29, x30, [sp], #32
  404d24:	ret
  404d28:	stp	x29, x30, [sp, #-32]!
  404d2c:	adrp	x2, 40b000 <__fxstatat@plt+0x7f90>
  404d30:	adrp	x3, 40b000 <__fxstatat@plt+0x7f90>
  404d34:	adrp	x4, 40b000 <__fxstatat@plt+0x7f90>
  404d38:	str	x19, [sp, #16]
  404d3c:	mov	x19, x0
  404d40:	add	x2, x2, #0xe68
  404d44:	add	x3, x3, #0xe78
  404d48:	add	x4, x4, #0xf10
  404d4c:	mov	w0, #0x3d                  	// #61
  404d50:	mov	x1, xzr
  404d54:	mov	x29, sp
  404d58:	bl	40b3fc <__fxstatat@plt+0x838c>
  404d5c:	str	x0, [x19, #72]
  404d60:	ldr	x19, [sp, #16]
  404d64:	ldp	x29, x30, [sp], #32
  404d68:	ret
  404d6c:	sub	sp, sp, #0x30
  404d70:	stp	x29, x30, [sp, #32]
  404d74:	add	x29, sp, #0x20
  404d78:	mov	x8, x3
  404d7c:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  404d80:	adrp	x10, 426000 <__fxstatat@plt+0x22f90>
  404d84:	and	w2, w2, #0x1
  404d88:	sub	x7, x29, #0x4
  404d8c:	stp	x4, x5, [sp]
  404d90:	mov	w6, #0x1                   	// #1
  404d94:	mov	x3, xzr
  404d98:	mov	x4, xzr
  404d9c:	mov	x5, x8
  404da0:	str	x0, [x9, #1312]
  404da4:	str	x1, [x10, #1320]
  404da8:	sturb	wzr, [x29, #-4]
  404dac:	bl	404dc0 <__fxstatat@plt+0x1d50>
  404db0:	ldp	x29, x30, [sp, #32]
  404db4:	and	w0, w0, #0x1
  404db8:	add	sp, sp, #0x30
  404dbc:	ret
  404dc0:	stp	x29, x30, [sp, #-96]!
  404dc4:	stp	x28, x27, [sp, #16]
  404dc8:	stp	x26, x25, [sp, #32]
  404dcc:	stp	x24, x23, [sp, #48]
  404dd0:	stp	x22, x21, [sp, #64]
  404dd4:	stp	x20, x19, [sp, #80]
  404dd8:	mov	x29, sp
  404ddc:	sub	sp, sp, #0x260
  404de0:	ldp	x26, x22, [x29, #96]
  404de4:	mov	x19, sp
  404de8:	and	w8, w2, #0x1
  404dec:	stp	x7, x3, [x19, #40]
  404df0:	sturb	w8, [x29, #-12]
  404df4:	strb	wzr, [x26]
  404df8:	ldrb	w8, [x5, #24]
  404dfc:	ldr	w28, [x5, #52]
  404e00:	mov	w24, w6
  404e04:	mov	x21, x5
  404e08:	mov	x20, x1
  404e0c:	mov	x27, x0
  404e10:	str	x4, [x19, #56]
  404e14:	cbz	w8, 404e5c <__fxstatat@plt+0x1dec>
  404e18:	tbz	w28, #31, 404e48 <__fxstatat@plt+0x1dd8>
  404e1c:	mov	w0, #0xffffff9c            	// #-100
  404e20:	mov	w2, #0xffffff9c            	// #-100
  404e24:	mov	w4, #0x1                   	// #1
  404e28:	mov	x1, x27
  404e2c:	mov	x3, x20
  404e30:	bl	40db00 <__fxstatat@plt+0xaa90>
  404e34:	cbz	w0, 404e44 <__fxstatat@plt+0x1dd4>
  404e38:	bl	402fd0 <__errno_location@plt>
  404e3c:	ldr	w28, [x0]
  404e40:	b	404e48 <__fxstatat@plt+0x1dd8>
  404e44:	mov	w28, wzr
  404e48:	cmp	w28, #0x0
  404e4c:	cset	w8, eq  // eq = none
  404e50:	sturb	w8, [x29, #-12]
  404e54:	cbz	x22, 404e5c <__fxstatat@plt+0x1dec>
  404e58:	strb	w8, [x22]
  404e5c:	str	x27, [x19, #72]
  404e60:	cbz	w28, 404e7c <__fxstatat@plt+0x1e0c>
  404e64:	cmp	w28, #0x11
  404e68:	b.ne	404e84 <__fxstatat@plt+0x1e14>  // b.any
  404e6c:	ldr	w8, [x21, #8]
  404e70:	cmp	w8, #0x2
  404e74:	b.ne	404e84 <__fxstatat@plt+0x1e14>  // b.any
  404e78:	b	404f8c <__fxstatat@plt+0x1f1c>
  404e7c:	ldrb	w8, [x21, #49]
  404e80:	cbnz	w8, 404f8c <__fxstatat@plt+0x1f1c>
  404e84:	ldr	w8, [x21, #4]
  404e88:	cmp	w28, #0x0
  404e8c:	csel	x23, x20, x27, eq  // eq = none
  404e90:	sub	x1, x29, #0x90
  404e94:	mov	x0, x23
  404e98:	cmp	w8, #0x2
  404e9c:	b.ne	404ef8 <__fxstatat@plt+0x1e88>  // b.any
  404ea0:	bl	411d60 <__fxstatat@plt+0xecf0>
  404ea4:	cbz	w0, 404f00 <__fxstatat@plt+0x1e90>
  404ea8:	bl	402fd0 <__errno_location@plt>
  404eac:	ldr	w25, [x0]
  404eb0:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404eb4:	add	x1, x1, #0xe64
  404eb8:	mov	w2, #0x5                   	// #5
  404ebc:	mov	x0, xzr
  404ec0:	bl	402f30 <dcgettext@plt>
  404ec4:	mov	x27, x0
  404ec8:	mov	w0, #0x4                   	// #4
  404ecc:	mov	x1, x23
  404ed0:	bl	40d378 <__fxstatat@plt+0xa308>
  404ed4:	mov	x3, x0
  404ed8:	mov	w0, wzr
  404edc:	mov	w1, w25
  404ee0:	mov	x2, x27
  404ee4:	bl	4028e0 <error@plt>
  404ee8:	ldr	x27, [x19, #72]
  404eec:	mov	w8, wzr
  404ef0:	cbnz	w8, 404f8c <__fxstatat@plt+0x1f1c>
  404ef4:	b	4061f4 <__fxstatat@plt+0x3184>
  404ef8:	bl	411d40 <__fxstatat@plt+0xecd0>
  404efc:	cbnz	w0, 404ea8 <__fxstatat@plt+0x1e38>
  404f00:	ldur	w23, [x29, #-128]
  404f04:	and	w8, w23, #0xf000
  404f08:	cmp	w8, #0x4, lsl #12
  404f0c:	b.ne	404f28 <__fxstatat@plt+0x1eb8>  // b.any
  404f10:	ldrb	w8, [x21, #42]
  404f14:	ldr	x27, [x19, #72]
  404f18:	cbz	w8, 404f38 <__fxstatat@plt+0x1ec8>
  404f1c:	mov	w8, #0x1                   	// #1
  404f20:	cbnz	w8, 404f8c <__fxstatat@plt+0x1f1c>
  404f24:	b	4061f4 <__fxstatat@plt+0x3184>
  404f28:	ldr	x27, [x19, #72]
  404f2c:	mov	w8, #0x1                   	// #1
  404f30:	cbnz	w8, 404f8c <__fxstatat@plt+0x1f1c>
  404f34:	b	4061f4 <__fxstatat@plt+0x3184>
  404f38:	ldrb	w8, [x21, #25]
  404f3c:	adrp	x9, 413000 <__fxstatat@plt+0xff90>
  404f40:	adrp	x10, 413000 <__fxstatat@plt+0xff90>
  404f44:	add	x9, x9, #0xe85
  404f48:	add	x10, x10, #0xe73
  404f4c:	cmp	w8, #0x0
  404f50:	csel	x1, x10, x9, eq  // eq = none
  404f54:	mov	w2, #0x5                   	// #5
  404f58:	mov	x0, xzr
  404f5c:	bl	402f30 <dcgettext@plt>
  404f60:	mov	x25, x0
  404f64:	mov	w0, #0x4                   	// #4
  404f68:	mov	x1, x27
  404f6c:	bl	40d378 <__fxstatat@plt+0xa308>
  404f70:	mov	x3, x0
  404f74:	mov	w0, wzr
  404f78:	mov	w1, wzr
  404f7c:	mov	x2, x25
  404f80:	bl	4028e0 <error@plt>
  404f84:	mov	w8, wzr
  404f88:	cbz	w8, 4061f4 <__fxstatat@plt+0x3184>
  404f8c:	tbz	w24, #0, 40500c <__fxstatat@plt+0x1f9c>
  404f90:	ldr	x0, [x21, #72]
  404f94:	cbz	x0, 40500c <__fxstatat@plt+0x1f9c>
  404f98:	and	w8, w23, #0xf000
  404f9c:	cmp	w8, #0x4, lsl #12
  404fa0:	b.eq	404ffc <__fxstatat@plt+0x1f8c>  // b.none
  404fa4:	ldr	w8, [x21]
  404fa8:	cbnz	w8, 404ffc <__fxstatat@plt+0x1f8c>
  404fac:	sub	x2, x29, #0x90
  404fb0:	mov	x1, x27
  404fb4:	bl	40ac44 <__fxstatat@plt+0x7bd4>
  404fb8:	tbz	w0, #0, 404ffc <__fxstatat@plt+0x1f8c>
  404fbc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  404fc0:	add	x1, x1, #0xe9b
  404fc4:	mov	w2, #0x5                   	// #5
  404fc8:	mov	x0, xzr
  404fcc:	bl	402f30 <dcgettext@plt>
  404fd0:	mov	x20, x0
  404fd4:	mov	w0, #0x4                   	// #4
  404fd8:	mov	x1, x27
  404fdc:	bl	40d378 <__fxstatat@plt+0xa308>
  404fe0:	mov	x3, x0
  404fe4:	mov	w0, wzr
  404fe8:	mov	w1, wzr
  404fec:	mov	x2, x20
  404ff0:	bl	4028e0 <error@plt>
  404ff4:	mov	w27, #0x1                   	// #1
  404ff8:	b	4061f8 <__fxstatat@plt+0x3188>
  404ffc:	ldr	x0, [x21, #72]
  405000:	sub	x2, x29, #0x90
  405004:	mov	x1, x27
  405008:	bl	40abcc <__fxstatat@plt+0x7b5c>
  40500c:	and	w1, w24, #0x1
  405010:	mov	x0, x21
  405014:	bl	406a58 <__fxstatat@plt+0x39e8>
  405018:	ldurb	w8, [x29, #-12]
  40501c:	str	w0, [x19, #24]
  405020:	str	x20, [x19, #64]
  405024:	cbz	w8, 405070 <__fxstatat@plt+0x2000>
  405028:	mov	w20, w23
  40502c:	mov	w23, wzr
  405030:	mov	x27, xzr
  405034:	mov	x25, xzr
  405038:	mov	w9, wzr
  40503c:	str	w9, [x19, #16]
  405040:	str	x27, [x19, #32]
  405044:	tbz	w24, #0, 4055cc <__fxstatat@plt+0x255c>
  405048:	ldr	x8, [x21, #64]
  40504c:	cbz	x8, 4055cc <__fxstatat@plt+0x255c>
  405050:	ldrb	w8, [x21, #24]
  405054:	cbnz	w8, 4055cc <__fxstatat@plt+0x255c>
  405058:	ldr	w8, [x21]
  40505c:	cbnz	w8, 4055cc <__fxstatat@plt+0x255c>
  405060:	tbz	w23, #0, 4052a4 <__fxstatat@plt+0x2234>
  405064:	add	x27, x19, #0x150
  405068:	mov	w8, #0x1                   	// #1
  40506c:	b	4052bc <__fxstatat@plt+0x224c>
  405070:	cmp	w28, #0x11
  405074:	b.ne	405094 <__fxstatat@plt+0x2024>  // b.any
  405078:	ldr	w8, [x21, #8]
  40507c:	cmp	w8, #0x2
  405080:	b.ne	405094 <__fxstatat@plt+0x2024>  // b.any
  405084:	mov	w20, w23
  405088:	mov	w23, wzr
  40508c:	mov	w28, #0x11                  	// #17
  405090:	b	4051bc <__fxstatat@plt+0x214c>
  405094:	and	w8, w23, #0xf000
  405098:	mov	w20, w23
  40509c:	cmp	w8, #0x8, lsl #12
  4050a0:	b.ne	4050d4 <__fxstatat@plt+0x2064>  // b.any
  4050a4:	ldrb	w8, [x21, #24]
  4050a8:	cbnz	w8, 4050f4 <__fxstatat@plt+0x2084>
  4050ac:	ldrb	w8, [x21, #44]
  4050b0:	cbnz	w8, 4050f4 <__fxstatat@plt+0x2084>
  4050b4:	ldrb	w8, [x21, #23]
  4050b8:	cbnz	w8, 4050f4 <__fxstatat@plt+0x2084>
  4050bc:	ldr	w8, [x21]
  4050c0:	cbnz	w8, 4050f4 <__fxstatat@plt+0x2084>
  4050c4:	ldrb	w8, [x21, #21]
  4050c8:	cmp	w8, #0x0
  4050cc:	cset	w23, ne  // ne = any
  4050d0:	b	4050f8 <__fxstatat@plt+0x2088>
  4050d4:	ldrb	w9, [x21, #20]
  4050d8:	cbz	w9, 4050f4 <__fxstatat@plt+0x2084>
  4050dc:	cmp	w8, #0x4, lsl #12
  4050e0:	mov	w23, #0x1                   	// #1
  4050e4:	b.eq	4050f8 <__fxstatat@plt+0x2088>  // b.none
  4050e8:	cmp	w8, #0xa, lsl #12
  4050ec:	b.eq	4050f8 <__fxstatat@plt+0x2088>  // b.none
  4050f0:	b	4050a4 <__fxstatat@plt+0x2034>
  4050f4:	mov	w23, #0x1                   	// #1
  4050f8:	ldr	x1, [x19, #64]
  4050fc:	cmp	w23, #0x0
  405100:	mov	w8, #0x100                 	// #256
  405104:	csel	w3, w8, wzr, ne  // ne = any
  405108:	add	x2, x19, #0x150
  40510c:	mov	w0, #0xffffff9c            	// #-100
  405110:	bl	411d70 <__fxstatat@plt+0xed00>
  405114:	cbz	w0, 405148 <__fxstatat@plt+0x20d8>
  405118:	bl	402fd0 <__errno_location@plt>
  40511c:	ldr	w25, [x0]
  405120:	cmp	w25, #0x2
  405124:	b.eq	405160 <__fxstatat@plt+0x20f0>  // b.none
  405128:	cmp	w25, #0x28
  40512c:	b.ne	405174 <__fxstatat@plt+0x2104>  // b.any
  405130:	ldrb	w8, [x21, #22]
  405134:	cbz	w8, 405158 <__fxstatat@plt+0x20e8>
  405138:	mov	w23, wzr
  40513c:	mov	w8, #0x1                   	// #1
  405140:	cbnz	w8, 4051bc <__fxstatat@plt+0x214c>
  405144:	b	4061f4 <__fxstatat@plt+0x3184>
  405148:	mov	w28, #0x11                  	// #17
  40514c:	mov	w8, #0x1                   	// #1
  405150:	cbnz	w8, 4051bc <__fxstatat@plt+0x214c>
  405154:	b	4061f4 <__fxstatat@plt+0x3184>
  405158:	cmp	w25, #0x2
  40515c:	b.ne	405174 <__fxstatat@plt+0x2104>  // b.any
  405160:	mov	w23, wzr
  405164:	mov	w8, #0x1                   	// #1
  405168:	sturb	w8, [x29, #-12]
  40516c:	cbnz	w8, 4051bc <__fxstatat@plt+0x214c>
  405170:	b	4061f4 <__fxstatat@plt+0x3184>
  405174:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  405178:	add	x1, x1, #0xe64
  40517c:	mov	w2, #0x5                   	// #5
  405180:	mov	x0, xzr
  405184:	bl	402f30 <dcgettext@plt>
  405188:	ldr	x1, [x19, #64]
  40518c:	mov	x27, x0
  405190:	mov	w0, #0x4                   	// #4
  405194:	bl	40d378 <__fxstatat@plt+0xa308>
  405198:	mov	x2, x27
  40519c:	ldr	x27, [x19, #72]
  4051a0:	mov	x3, x0
  4051a4:	mov	w0, wzr
  4051a8:	mov	w1, w25
  4051ac:	bl	4028e0 <error@plt>
  4051b0:	mov	w8, wzr
  4051b4:	mov	w23, wzr
  4051b8:	cbz	w8, 4061f4 <__fxstatat@plt+0x3184>
  4051bc:	cmp	w28, #0x11
  4051c0:	b.ne	405030 <__fxstatat@plt+0x1fc0>  // b.any
  4051c4:	strb	wzr, [x19, #208]
  4051c8:	ldr	w8, [x21, #8]
  4051cc:	cmp	w8, #0x2
  4051d0:	b.eq	4051f4 <__fxstatat@plt+0x2184>  // b.none
  4051d4:	ldr	x2, [x19, #64]
  4051d8:	sub	x1, x29, #0x90
  4051dc:	add	x3, x19, #0x150
  4051e0:	add	x5, x19, #0xd0
  4051e4:	mov	x0, x27
  4051e8:	mov	x4, x21
  4051ec:	bl	406a7c <__fxstatat@plt+0x3a0c>
  4051f0:	tbz	w0, #0, 40523c <__fxstatat@plt+0x21cc>
  4051f4:	and	w27, w20, #0xf000
  4051f8:	mov	w9, wzr
  4051fc:	cmp	w27, #0x4, lsl #12
  405200:	mov	x25, xzr
  405204:	b.eq	4053d8 <__fxstatat@plt+0x2368>  // b.none
  405208:	ldrb	w8, [x21, #45]
  40520c:	cbz	w8, 4053d8 <__fxstatat@plt+0x2368>
  405210:	ldrb	w8, [x21, #31]
  405214:	cbz	w8, 40534c <__fxstatat@plt+0x22dc>
  405218:	ldrb	w8, [x21, #24]
  40521c:	ldr	x9, [x19, #336]
  405220:	ldur	x10, [x29, #-144]
  405224:	cmp	w8, #0x0
  405228:	cset	w8, eq  // eq = none
  40522c:	cmp	x9, x10
  405230:	cset	w9, ne  // ne = any
  405234:	orr	w3, w8, w9
  405238:	b	405350 <__fxstatat@plt+0x22e0>
  40523c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  405240:	add	x1, x1, #0xecc
  405244:	mov	w2, #0x5                   	// #5
  405248:	mov	x0, xzr
  40524c:	bl	402f30 <dcgettext@plt>
  405250:	mov	x25, x0
  405254:	mov	w1, #0x4                   	// #4
  405258:	mov	w0, wzr
  40525c:	mov	x2, x27
  405260:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405264:	ldr	x2, [x19, #64]
  405268:	mov	x27, x0
  40526c:	mov	w0, #0x1                   	// #1
  405270:	mov	w1, #0x4                   	// #4
  405274:	mov	w28, #0x1                   	// #1
  405278:	bl	40d2ac <__fxstatat@plt+0xa23c>
  40527c:	mov	x4, x0
  405280:	mov	w0, wzr
  405284:	mov	w1, wzr
  405288:	mov	x2, x25
  40528c:	mov	x3, x27
  405290:	bl	4028e0 <error@plt>
  405294:	mov	x27, xzr
  405298:	mov	x25, xzr
  40529c:	mov	w9, wzr
  4052a0:	b	40610c <__fxstatat@plt+0x309c>
  4052a4:	ldr	x0, [x19, #64]
  4052a8:	add	x1, x19, #0xd0
  4052ac:	add	x27, x19, #0xd0
  4052b0:	bl	411d60 <__fxstatat@plt+0xecf0>
  4052b4:	cmp	w0, #0x0
  4052b8:	cset	w8, eq  // eq = none
  4052bc:	ldr	w9, [x19, #16]
  4052c0:	cbz	w8, 4055bc <__fxstatat@plt+0x254c>
  4052c4:	ldr	w8, [x27, #16]
  4052c8:	and	w8, w8, #0xf000
  4052cc:	cmp	w8, #0xa, lsl #12
  4052d0:	b.ne	4055bc <__fxstatat@plt+0x254c>  // b.any
  4052d4:	ldr	x23, [x19, #64]
  4052d8:	ldr	x0, [x21, #64]
  4052dc:	mov	x2, x27
  4052e0:	mov	x1, x23
  4052e4:	bl	40ac44 <__fxstatat@plt+0x7bd4>
  4052e8:	tbz	w0, #0, 4055b8 <__fxstatat@plt+0x2548>
  4052ec:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4052f0:	add	x1, x1, #0x3e
  4052f4:	mov	w2, #0x5                   	// #5
  4052f8:	mov	x0, xzr
  4052fc:	bl	402f30 <dcgettext@plt>
  405300:	ldr	x2, [x19, #72]
  405304:	str	x0, [x19, #16]
  405308:	mov	w1, #0x4                   	// #4
  40530c:	mov	w0, wzr
  405310:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405314:	mov	x27, x0
  405318:	mov	w0, #0x1                   	// #1
  40531c:	mov	w1, #0x4                   	// #4
  405320:	mov	x2, x23
  405324:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405328:	ldr	x2, [x19, #16]
  40532c:	mov	x4, x0
  405330:	mov	w0, wzr
  405334:	mov	w1, wzr
  405338:	mov	x3, x27
  40533c:	bl	4028e0 <error@plt>
  405340:	mov	w8, wzr
  405344:	mov	w9, wzr
  405348:	b	4055c0 <__fxstatat@plt+0x2550>
  40534c:	mov	w3, wzr
  405350:	ldr	x0, [x19, #64]
  405354:	add	x1, x19, #0x150
  405358:	sub	x2, x29, #0x90
  40535c:	bl	40e7d4 <__fxstatat@plt+0xb764>
  405360:	tbnz	w0, #31, 4053b4 <__fxstatat@plt+0x2344>
  405364:	cbz	x22, 405370 <__fxstatat@plt+0x2300>
  405368:	mov	w8, #0x1                   	// #1
  40536c:	strb	w8, [x22]
  405370:	ldr	x28, [x19, #64]
  405374:	ldp	x2, x1, [x29, #-144]
  405378:	mov	x0, x28
  40537c:	bl	409260 <__fxstatat@plt+0x61f0>
  405380:	mov	x25, x0
  405384:	cbz	x0, 4053a8 <__fxstatat@plt+0x2338>
  405388:	ldr	w8, [x19, #24]
  40538c:	ldrb	w3, [x21, #46]
  405390:	mov	w2, #0x1                   	// #1
  405394:	mov	x0, x25
  405398:	and	w4, w8, #0x1
  40539c:	mov	x1, x28
  4053a0:	bl	406e38 <__fxstatat@plt+0x3dc8>
  4053a4:	tbz	w0, #0, 4053c4 <__fxstatat@plt+0x2354>
  4053a8:	mov	w28, #0x1                   	// #1
  4053ac:	mov	w9, #0x1                   	// #1
  4053b0:	b	4053cc <__fxstatat@plt+0x235c>
  4053b4:	mov	w28, wzr
  4053b8:	mov	x25, xzr
  4053bc:	mov	w9, wzr
  4053c0:	b	4053cc <__fxstatat@plt+0x235c>
  4053c4:	mov	w9, wzr
  4053c8:	mov	w28, #0x2                   	// #2
  4053cc:	cbz	w28, 4053d8 <__fxstatat@plt+0x2368>
  4053d0:	mov	x27, xzr
  4053d4:	b	40610c <__fxstatat@plt+0x309c>
  4053d8:	ldrb	w8, [x21, #24]
  4053dc:	str	w9, [x19, #16]
  4053e0:	cbz	w8, 405410 <__fxstatat@plt+0x23a0>
  4053e4:	ldr	x1, [x19, #64]
  4053e8:	add	x2, x19, #0x150
  4053ec:	mov	x0, x21
  4053f0:	bl	406f3c <__fxstatat@plt+0x3ecc>
  4053f4:	tbz	w0, #0, 405440 <__fxstatat@plt+0x23d0>
  4053f8:	mov	w28, #0x1                   	// #1
  4053fc:	mov	x27, xzr
  405400:	cbz	x22, 4055b0 <__fxstatat@plt+0x2540>
  405404:	strb	w28, [x22]
  405408:	mov	w9, #0x1                   	// #1
  40540c:	b	40610c <__fxstatat@plt+0x309c>
  405410:	cmp	w27, #0x4, lsl #12
  405414:	b.eq	405440 <__fxstatat@plt+0x23d0>  // b.none
  405418:	ldr	w8, [x21, #8]
  40541c:	cmp	w8, #0x2
  405420:	b.eq	405448 <__fxstatat@plt+0x23d8>  // b.none
  405424:	cmp	w8, #0x3
  405428:	b.ne	405440 <__fxstatat@plt+0x23d0>  // b.any
  40542c:	ldr	x1, [x19, #64]
  405430:	add	x2, x19, #0x150
  405434:	mov	x0, x21
  405438:	bl	406fec <__fxstatat@plt+0x3f7c>
  40543c:	tbz	w0, #0, 405448 <__fxstatat@plt+0x23d8>
  405440:	ldrb	w8, [x19, #208]
  405444:	cbz	w8, 405458 <__fxstatat@plt+0x23e8>
  405448:	mov	x27, xzr
  40544c:	mov	w28, #0x1                   	// #1
  405450:	mov	w9, #0x1                   	// #1
  405454:	b	40610c <__fxstatat@plt+0x309c>
  405458:	ldr	w8, [x19, #352]
  40545c:	and	w8, w8, #0xf000
  405460:	cmp	w8, #0x4, lsl #12
  405464:	b.eq	4054b0 <__fxstatat@plt+0x2440>  // b.none
  405468:	cmp	w27, #0x4, lsl #12
  40546c:	b.ne	405480 <__fxstatat@plt+0x2410>  // b.any
  405470:	ldrb	w8, [x21, #24]
  405474:	cbz	w8, 405e20 <__fxstatat@plt+0x2db0>
  405478:	ldr	w8, [x21]
  40547c:	cbz	w8, 405e20 <__fxstatat@plt+0x2db0>
  405480:	tbz	w24, #0, 4054b0 <__fxstatat@plt+0x2440>
  405484:	ldr	w8, [x21]
  405488:	cmp	w8, #0x3
  40548c:	b.eq	4054b0 <__fxstatat@plt+0x2440>  // b.none
  405490:	ldr	x0, [x21, #64]
  405494:	ldr	x1, [x19, #64]
  405498:	add	x2, x19, #0x150
  40549c:	bl	40ac44 <__fxstatat@plt+0x7bd4>
  4054a0:	tbz	w0, #0, 4054b0 <__fxstatat@plt+0x2440>
  4054a4:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4054a8:	add	x1, x1, #0xf1c
  4054ac:	b	405e28 <__fxstatat@plt+0x2db8>
  4054b0:	cmp	w27, #0x4, lsl #12
  4054b4:	b.eq	4054d8 <__fxstatat@plt+0x2468>  // b.none
  4054b8:	ldr	w8, [x19, #352]
  4054bc:	and	w8, w8, #0xf000
  4054c0:	cmp	w8, #0x4, lsl #12
  4054c4:	b.ne	4054d8 <__fxstatat@plt+0x2468>  // b.any
  4054c8:	ldrb	w8, [x21, #24]
  4054cc:	cbz	w8, 405e90 <__fxstatat@plt+0x2e20>
  4054d0:	ldr	w8, [x21]
  4054d4:	cbz	w8, 405e90 <__fxstatat@plt+0x2e20>
  4054d8:	ldrb	w28, [x21, #24]
  4054dc:	cbz	w28, 405508 <__fxstatat@plt+0x2498>
  4054e0:	ldur	w8, [x29, #-128]
  4054e4:	and	w8, w8, #0xf000
  4054e8:	cmp	w8, #0x4, lsl #12
  4054ec:	b.ne	405508 <__fxstatat@plt+0x2498>  // b.any
  4054f0:	ldr	w8, [x19, #352]
  4054f4:	and	w8, w8, #0xf000
  4054f8:	cmp	w8, #0x4, lsl #12
  4054fc:	b.eq	405508 <__fxstatat@plt+0x2498>  // b.none
  405500:	ldr	w8, [x21]
  405504:	cbz	w8, 406224 <__fxstatat@plt+0x31b4>
  405508:	ldr	w27, [x21]
  40550c:	cbz	w27, 405524 <__fxstatat@plt+0x24b4>
  405510:	ldr	x0, [x19, #72]
  405514:	bl	40aa0c <__fxstatat@plt+0x799c>
  405518:	str	x0, [x19, #32]
  40551c:	bl	40712c <__fxstatat@plt+0x40bc>
  405520:	tbz	w0, #0, 405db4 <__fxstatat@plt+0x2d44>
  405524:	ldr	w8, [x19, #352]
  405528:	mov	x27, xzr
  40552c:	and	w8, w8, #0xf000
  405530:	cmp	w8, #0x4, lsl #12
  405534:	b.eq	406104 <__fxstatat@plt+0x3094>  // b.none
  405538:	ldr	w9, [x19, #16]
  40553c:	cbnz	w28, 406108 <__fxstatat@plt+0x3098>
  405540:	ldrb	w8, [x21, #21]
  405544:	cbz	w8, 405f9c <__fxstatat@plt+0x2f2c>
  405548:	ldr	x0, [x19, #64]
  40554c:	bl	403000 <unlink@plt>
  405550:	cbz	w0, 405564 <__fxstatat@plt+0x24f4>
  405554:	bl	402fd0 <__errno_location@plt>
  405558:	ldr	w27, [x0]
  40555c:	cmp	w27, #0x2
  405560:	b.ne	4060a0 <__fxstatat@plt+0x3030>  // b.any
  405564:	mov	w8, #0x1                   	// #1
  405568:	sturb	w8, [x29, #-12]
  40556c:	ldrb	w8, [x21, #46]
  405570:	cbz	w8, 4055a8 <__fxstatat@plt+0x2538>
  405574:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405578:	add	x1, x1, #0x32
  40557c:	mov	w2, #0x5                   	// #5
  405580:	mov	x0, xzr
  405584:	bl	402f30 <dcgettext@plt>
  405588:	ldr	x1, [x19, #64]
  40558c:	mov	x27, x0
  405590:	mov	w0, #0x4                   	// #4
  405594:	bl	40d378 <__fxstatat@plt+0xa308>
  405598:	mov	x2, x0
  40559c:	mov	w0, #0x1                   	// #1
  4055a0:	mov	x1, x27
  4055a4:	bl	402b40 <__printf_chk@plt>
  4055a8:	mov	x27, xzr
  4055ac:	b	406104 <__fxstatat@plt+0x3094>
  4055b0:	mov	w9, #0x1                   	// #1
  4055b4:	b	40610c <__fxstatat@plt+0x309c>
  4055b8:	ldr	w9, [x19, #16]
  4055bc:	mov	w8, #0x1                   	// #1
  4055c0:	mov	w27, w9
  4055c4:	str	w9, [x19, #16]
  4055c8:	cbz	w8, 4061f8 <__fxstatat@plt+0x3188>
  4055cc:	ldrb	w8, [x21, #46]
  4055d0:	ldr	x27, [x19, #72]
  4055d4:	cbz	w8, 4055fc <__fxstatat@plt+0x258c>
  4055d8:	and	w8, w20, #0xf000
  4055dc:	cmp	w8, #0x4, lsl #12
  4055e0:	b.eq	4055fc <__fxstatat@plt+0x258c>  // b.none
  4055e4:	ldrb	w8, [x21, #24]
  4055e8:	cbnz	w8, 4055fc <__fxstatat@plt+0x258c>
  4055ec:	ldr	x1, [x19, #64]
  4055f0:	ldr	x2, [x19, #32]
  4055f4:	mov	x0, x27
  4055f8:	bl	407290 <__fxstatat@plt+0x4220>
  4055fc:	cbz	w28, 40562c <__fxstatat@plt+0x25bc>
  405600:	and	w8, w20, #0xf000
  405604:	cmp	w8, #0x4, lsl #12
  405608:	b.ne	405634 <__fxstatat@plt+0x25c4>  // b.any
  40560c:	ldrb	w8, [x21, #42]
  405610:	cbz	w8, 405634 <__fxstatat@plt+0x25c4>
  405614:	ldp	x2, x1, [x29, #-144]
  405618:	tbnz	w24, #0, 405690 <__fxstatat@plt+0x2620>
  40561c:	mov	x0, x1
  405620:	mov	x1, x2
  405624:	bl	409228 <__fxstatat@plt+0x61b8>
  405628:	b	405698 <__fxstatat@plt+0x2628>
  40562c:	mov	x25, xzr
  405630:	b	40569c <__fxstatat@plt+0x262c>
  405634:	ldrb	w8, [x21, #24]
  405638:	cbz	w8, 405654 <__fxstatat@plt+0x25e4>
  40563c:	ldur	w8, [x29, #-124]
  405640:	cmp	w8, #0x1
  405644:	b.ne	405654 <__fxstatat@plt+0x25e4>  // b.any
  405648:	ldp	x1, x0, [x29, #-144]
  40564c:	bl	409228 <__fxstatat@plt+0x61b8>
  405650:	b	405698 <__fxstatat@plt+0x2628>
  405654:	ldrb	w8, [x21, #34]
  405658:	cbz	w8, 40569c <__fxstatat@plt+0x262c>
  40565c:	ldrb	w8, [x21, #23]
  405660:	cbnz	w8, 40569c <__fxstatat@plt+0x262c>
  405664:	ldur	w8, [x29, #-124]
  405668:	cmp	w8, #0x1
  40566c:	b.hi	40568c <__fxstatat@plt+0x261c>  // b.pmore
  405670:	tbz	w24, #0, 405680 <__fxstatat@plt+0x2610>
  405674:	ldr	w8, [x21, #4]
  405678:	cmp	w8, #0x3
  40567c:	b.eq	40568c <__fxstatat@plt+0x261c>  // b.none
  405680:	ldr	w8, [x21, #4]
  405684:	cmp	w8, #0x4
  405688:	b.ne	40569c <__fxstatat@plt+0x262c>  // b.any
  40568c:	ldp	x2, x1, [x29, #-144]
  405690:	ldr	x0, [x19, #64]
  405694:	bl	409260 <__fxstatat@plt+0x61f0>
  405698:	mov	x25, x0
  40569c:	cbz	x25, 405828 <__fxstatat@plt+0x27b8>
  4056a0:	and	w8, w20, #0xf000
  4056a4:	cmp	w8, #0x4, lsl #12
  4056a8:	b.ne	405724 <__fxstatat@plt+0x26b4>  // b.any
  4056ac:	mov	x0, x27
  4056b0:	mov	x1, x25
  4056b4:	bl	40dd80 <__fxstatat@plt+0xad10>
  4056b8:	tbz	w0, #0, 40574c <__fxstatat@plt+0x26dc>
  4056bc:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4056c0:	add	x1, x1, #0x6f
  4056c4:	mov	w2, #0x5                   	// #5
  4056c8:	mov	x0, xzr
  4056cc:	bl	402f30 <dcgettext@plt>
  4056d0:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4056d4:	ldr	x2, [x8, #1312]
  4056d8:	mov	x22, x0
  4056dc:	mov	w1, #0x4                   	// #4
  4056e0:	mov	w0, wzr
  4056e4:	bl	40d2ac <__fxstatat@plt+0xa23c>
  4056e8:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4056ec:	ldr	x2, [x8, #1320]
  4056f0:	mov	x23, x0
  4056f4:	mov	w0, #0x1                   	// #1
  4056f8:	mov	w1, #0x4                   	// #4
  4056fc:	mov	w24, #0x1                   	// #1
  405700:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405704:	mov	x4, x0
  405708:	mov	w0, wzr
  40570c:	mov	w1, wzr
  405710:	mov	x2, x22
  405714:	mov	x3, x23
  405718:	bl	4028e0 <error@plt>
  40571c:	strb	w24, [x26]
  405720:	b	406124 <__fxstatat@plt+0x30b4>
  405724:	ldr	w8, [x19, #24]
  405728:	ldrb	w3, [x21, #46]
  40572c:	ldr	x1, [x19, #64]
  405730:	mov	w2, #0x1                   	// #1
  405734:	and	w4, w8, #0x1
  405738:	mov	x0, x25
  40573c:	mov	w27, #0x1                   	// #1
  405740:	bl	406e38 <__fxstatat@plt+0x3dc8>
  405744:	tbz	w0, #0, 406124 <__fxstatat@plt+0x30b4>
  405748:	b	4061f8 <__fxstatat@plt+0x3188>
  40574c:	ldr	x0, [x19, #64]
  405750:	mov	x1, x25
  405754:	bl	40dd80 <__fxstatat@plt+0xad10>
  405758:	tbz	w0, #0, 4057b4 <__fxstatat@plt+0x2744>
  40575c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405760:	add	x1, x1, #0x9c
  405764:	mov	w2, #0x5                   	// #5
  405768:	mov	x0, xzr
  40576c:	bl	402f30 <dcgettext@plt>
  405770:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  405774:	ldr	x1, [x8, #1312]
  405778:	mov	x20, x0
  40577c:	mov	w0, #0x4                   	// #4
  405780:	bl	40d378 <__fxstatat@plt+0xa308>
  405784:	mov	x3, x0
  405788:	mov	w0, wzr
  40578c:	mov	w1, wzr
  405790:	mov	x2, x20
  405794:	bl	4028e0 <error@plt>
  405798:	mov	w27, #0x1                   	// #1
  40579c:	cbz	x22, 4061f8 <__fxstatat@plt+0x3188>
  4057a0:	ldrb	w8, [x21, #24]
  4057a4:	cbz	w8, 4061f8 <__fxstatat@plt+0x3188>
  4057a8:	mov	w27, #0x1                   	// #1
  4057ac:	strb	w27, [x22]
  4057b0:	b	4061f8 <__fxstatat@plt+0x3188>
  4057b4:	ldr	w9, [x21, #4]
  4057b8:	cmp	w9, #0x3
  4057bc:	cset	w8, eq  // eq = none
  4057c0:	cmp	w9, #0x4
  4057c4:	b.eq	405828 <__fxstatat@plt+0x27b8>  // b.none
  4057c8:	and	w8, w8, w24
  4057cc:	tbnz	w8, #0, 405828 <__fxstatat@plt+0x27b8>
  4057d0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4057d4:	add	x1, x1, #0xd2
  4057d8:	mov	w2, #0x5                   	// #5
  4057dc:	mov	x0, xzr
  4057e0:	bl	402f30 <dcgettext@plt>
  4057e4:	ldr	x2, [x19, #64]
  4057e8:	mov	x22, x0
  4057ec:	mov	w1, #0x4                   	// #4
  4057f0:	mov	w0, wzr
  4057f4:	bl	40d2ac <__fxstatat@plt+0xa23c>
  4057f8:	mov	x23, x0
  4057fc:	mov	w0, #0x1                   	// #1
  405800:	mov	w1, #0x4                   	// #4
  405804:	mov	x2, x25
  405808:	bl	40d2ac <__fxstatat@plt+0xa23c>
  40580c:	mov	x4, x0
  405810:	mov	w0, wzr
  405814:	mov	w1, wzr
  405818:	mov	x2, x22
  40581c:	mov	x3, x23
  405820:	bl	4028e0 <error@plt>
  405824:	b	406124 <__fxstatat@plt+0x30b4>
  405828:	ldrb	w8, [x21, #24]
  40582c:	cbz	w8, 4059d8 <__fxstatat@plt+0x2968>
  405830:	cmp	w28, #0x11
  405834:	b.ne	405850 <__fxstatat@plt+0x27e0>  // b.any
  405838:	ldr	x1, [x19, #64]
  40583c:	mov	x0, x27
  405840:	bl	402e50 <rename@plt>
  405844:	cbz	w0, 405900 <__fxstatat@plt+0x2890>
  405848:	bl	402fd0 <__errno_location@plt>
  40584c:	ldr	w28, [x0]
  405850:	cmp	w28, #0x16
  405854:	b.eq	40590c <__fxstatat@plt+0x289c>  // b.none
  405858:	cmp	w28, #0x12
  40585c:	b.eq	4058dc <__fxstatat@plt+0x286c>  // b.none
  405860:	cbnz	w28, 4058f4 <__fxstatat@plt+0x2884>
  405864:	ldrb	w8, [x21, #46]
  405868:	ldr	x20, [x19, #64]
  40586c:	cbz	w8, 4058a0 <__fxstatat@plt+0x2830>
  405870:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405874:	add	x1, x1, #0xff
  405878:	mov	w2, #0x5                   	// #5
  40587c:	mov	x0, xzr
  405880:	bl	402f30 <dcgettext@plt>
  405884:	mov	x1, x0
  405888:	mov	w0, #0x1                   	// #1
  40588c:	bl	402b40 <__printf_chk@plt>
  405890:	ldr	x2, [x19, #32]
  405894:	mov	x0, x27
  405898:	mov	x1, x20
  40589c:	bl	407290 <__fxstatat@plt+0x4220>
  4058a0:	ldrb	w8, [x21, #33]
  4058a4:	cbz	w8, 4058bc <__fxstatat@plt+0x284c>
  4058a8:	mov	w2, #0x1                   	// #1
  4058ac:	mov	x0, x20
  4058b0:	mov	w1, wzr
  4058b4:	mov	x3, x21
  4058b8:	bl	404c04 <__fxstatat@plt+0x1b94>
  4058bc:	cbz	x22, 4058c8 <__fxstatat@plt+0x2858>
  4058c0:	mov	w8, #0x1                   	// #1
  4058c4:	strb	w8, [x22]
  4058c8:	tbz	w24, #0, 4058d4 <__fxstatat@plt+0x2864>
  4058cc:	ldrb	w8, [x21, #49]
  4058d0:	cbz	w8, 405c8c <__fxstatat@plt+0x2c1c>
  4058d4:	mov	w27, #0x1                   	// #1
  4058d8:	b	4061f8 <__fxstatat@plt+0x3188>
  4058dc:	and	w22, w20, #0xf000
  4058e0:	cmp	w22, #0x4, lsl #12
  4058e4:	b.ne	405974 <__fxstatat@plt+0x2904>  // b.any
  4058e8:	ldr	x0, [x19, #64]
  4058ec:	bl	402d60 <rmdir@plt>
  4058f0:	b	40597c <__fxstatat@plt+0x290c>
  4058f4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4058f8:	add	x1, x1, #0x137
  4058fc:	b	405c18 <__fxstatat@plt+0x2ba8>
  405900:	mov	w28, wzr
  405904:	cmp	w28, #0x16
  405908:	b.ne	405858 <__fxstatat@plt+0x27e8>  // b.any
  40590c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405910:	add	x1, x1, #0x108
  405914:	mov	w2, #0x5                   	// #5
  405918:	mov	x0, xzr
  40591c:	bl	402f30 <dcgettext@plt>
  405920:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  405924:	ldr	x2, [x8, #1312]
  405928:	mov	x20, x0
  40592c:	mov	w1, #0x4                   	// #4
  405930:	mov	w0, wzr
  405934:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405938:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40593c:	ldr	x2, [x8, #1320]
  405940:	mov	x21, x0
  405944:	mov	w0, #0x1                   	// #1
  405948:	mov	w1, #0x4                   	// #4
  40594c:	mov	w27, #0x1                   	// #1
  405950:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405954:	mov	x4, x0
  405958:	mov	w0, wzr
  40595c:	mov	w1, wzr
  405960:	mov	x2, x20
  405964:	mov	x3, x21
  405968:	bl	4028e0 <error@plt>
  40596c:	strb	w27, [x26]
  405970:	b	4061f8 <__fxstatat@plt+0x3188>
  405974:	ldr	x0, [x19, #64]
  405978:	bl	403000 <unlink@plt>
  40597c:	cbz	w0, 405990 <__fxstatat@plt+0x2920>
  405980:	bl	402fd0 <__errno_location@plt>
  405984:	ldr	w28, [x0]
  405988:	cmp	w28, #0x2
  40598c:	b.ne	405c10 <__fxstatat@plt+0x2ba0>  // b.any
  405990:	cmp	w22, #0x4, lsl #12
  405994:	b.eq	4059d0 <__fxstatat@plt+0x2960>  // b.none
  405998:	ldrb	w8, [x21, #46]
  40599c:	cbz	w8, 4059d0 <__fxstatat@plt+0x2960>
  4059a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4059a4:	add	x1, x1, #0x188
  4059a8:	mov	w2, #0x5                   	// #5
  4059ac:	mov	x0, xzr
  4059b0:	bl	402f30 <dcgettext@plt>
  4059b4:	mov	x1, x0
  4059b8:	mov	w0, #0x1                   	// #1
  4059bc:	bl	402b40 <__printf_chk@plt>
  4059c0:	ldr	x1, [x19, #64]
  4059c4:	ldr	x2, [x19, #32]
  4059c8:	mov	x0, x27
  4059cc:	bl	407290 <__fxstatat@plt+0x4220>
  4059d0:	mov	w8, #0x1                   	// #1
  4059d4:	sturb	w8, [x29, #-12]
  4059d8:	ldrb	w8, [x21, #43]
  4059dc:	mov	w23, w20
  4059e0:	str	w20, [x19, #12]
  4059e4:	cbz	w8, 4059ec <__fxstatat@plt+0x297c>
  4059e8:	ldr	w23, [x21, #16]
  4059ec:	ldr	w9, [x19, #12]
  4059f0:	ldrb	w8, [x21, #29]
  4059f4:	ldurb	w28, [x29, #-12]
  4059f8:	ldr	x1, [x19, #64]
  4059fc:	and	w20, w9, #0xf000
  405a00:	mov	w9, #0x12                  	// #18
  405a04:	cmp	w20, #0x4, lsl #12
  405a08:	csel	w9, w9, wzr, eq  // eq = none
  405a0c:	cmp	w8, #0x0
  405a10:	mov	w8, #0x3f                  	// #63
  405a14:	mov	x0, x27
  405a18:	mov	w3, w28
  405a1c:	mov	x4, x21
  405a20:	csel	w22, w9, w8, eq  // eq = none
  405a24:	bl	4049dc <__fxstatat@plt+0x196c>
  405a28:	mov	w27, wzr
  405a2c:	tbz	w0, #0, 4061f8 <__fxstatat@plt+0x3188>
  405a30:	cmp	w20, #0x4, lsl #12
  405a34:	and	w27, w22, w23
  405a38:	str	w20, [x19, #8]
  405a3c:	b.ne	405a90 <__fxstatat@plt+0x2a20>  // b.any
  405a40:	ldr	x20, [x19, #56]
  405a44:	sub	x0, x29, #0x90
  405a48:	mov	x1, x20
  405a4c:	bl	407334 <__fxstatat@plt+0x42c4>
  405a50:	ldr	x22, [x19, #72]
  405a54:	tbz	w0, #0, 405b78 <__fxstatat@plt+0x2b08>
  405a58:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405a5c:	add	x1, x1, #0x190
  405a60:	mov	w2, #0x5                   	// #5
  405a64:	mov	x0, xzr
  405a68:	bl	402f30 <dcgettext@plt>
  405a6c:	mov	x26, x0
  405a70:	mov	w0, #0x4                   	// #4
  405a74:	mov	x1, x22
  405a78:	bl	40d378 <__fxstatat@plt+0xa308>
  405a7c:	mov	x3, x0
  405a80:	mov	w0, wzr
  405a84:	mov	w1, wzr
  405a88:	mov	x2, x26
  405a8c:	b	405cf8 <__fxstatat@plt+0x2c88>
  405a90:	str	w27, [x19, #56]
  405a94:	ldrb	w8, [x21, #44]
  405a98:	ldr	x27, [x19, #72]
  405a9c:	cbz	w8, 405c70 <__fxstatat@plt+0x2c00>
  405aa0:	ldrb	w8, [x27]
  405aa4:	ldr	x20, [x19, #64]
  405aa8:	cmp	w8, #0x2f
  405aac:	b.eq	405afc <__fxstatat@plt+0x2a8c>  // b.none
  405ab0:	mov	x0, x20
  405ab4:	bl	40a92c <__fxstatat@plt+0x78bc>
  405ab8:	mov	x26, x0
  405abc:	adrp	x0, 413000 <__fxstatat@plt+0xff90>
  405ac0:	add	x0, x0, #0xc7a
  405ac4:	mov	x1, x26
  405ac8:	bl	402d30 <strcmp@plt>
  405acc:	cbz	w0, 405af4 <__fxstatat@plt+0x2a84>
  405ad0:	adrp	x0, 413000 <__fxstatat@plt+0xff90>
  405ad4:	add	x0, x0, #0xc7a
  405ad8:	add	x1, x19, #0xd0
  405adc:	bl	411d40 <__fxstatat@plt+0xecd0>
  405ae0:	cbnz	w0, 405af4 <__fxstatat@plt+0x2a84>
  405ae4:	add	x1, x19, #0x50
  405ae8:	mov	x0, x26
  405aec:	bl	411d40 <__fxstatat@plt+0xecd0>
  405af0:	cbz	w0, 40603c <__fxstatat@plt+0x2fcc>
  405af4:	mov	x0, x26
  405af8:	bl	402db0 <free@plt>
  405afc:	ldrb	w3, [x21, #22]
  405b00:	mov	w1, #0xffffff9c            	// #-100
  405b04:	mov	w4, #0xffffffff            	// #-1
  405b08:	mov	x0, x27
  405b0c:	mov	x2, x20
  405b10:	bl	409858 <__fxstatat@plt+0x67e8>
  405b14:	cmp	w0, #0x1
  405b18:	b.lt	4065d8 <__fxstatat@plt+0x3568>  // b.tstop
  405b1c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405b20:	mov	w26, w0
  405b24:	add	x1, x1, #0x224
  405b28:	mov	w2, #0x5                   	// #5
  405b2c:	mov	x0, xzr
  405b30:	bl	402f30 <dcgettext@plt>
  405b34:	mov	x23, x0
  405b38:	mov	w1, #0x4                   	// #4
  405b3c:	mov	w0, wzr
  405b40:	mov	x2, x20
  405b44:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405b48:	mov	x24, x0
  405b4c:	mov	w0, #0x1                   	// #1
  405b50:	mov	w1, #0x4                   	// #4
  405b54:	mov	x2, x27
  405b58:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405b5c:	mov	x4, x0
  405b60:	mov	w0, wzr
  405b64:	mov	w1, w26
  405b68:	mov	x2, x23
  405b6c:	mov	x3, x24
  405b70:	bl	4028e0 <error@plt>
  405b74:	b	406124 <__fxstatat@plt+0x30b4>
  405b78:	mov	x8, sp
  405b7c:	sub	x9, x8, #0x20
  405b80:	str	x9, [x19, #24]
  405b84:	mov	sp, x9
  405b88:	ldp	x10, x9, [x29, #-144]
  405b8c:	stp	x20, x9, [x8, #-32]
  405b90:	ldr	x20, [x19, #64]
  405b94:	stur	x10, [x8, #-16]
  405b98:	cbnz	w28, 405be8 <__fxstatat@plt+0x2b78>
  405b9c:	ldr	w8, [x19, #352]
  405ba0:	and	w8, w8, #0xf000
  405ba4:	cmp	w8, #0x4, lsl #12
  405ba8:	b.ne	405be8 <__fxstatat@plt+0x2b78>  // b.any
  405bac:	ldrb	w8, [x21, #33]
  405bb0:	cbnz	w8, 405bbc <__fxstatat@plt+0x2b4c>
  405bb4:	ldrb	w8, [x21, #37]
  405bb8:	cbz	w8, 405e84 <__fxstatat@plt+0x2e14>
  405bbc:	ldrb	w1, [x21, #37]
  405bc0:	mov	x0, x20
  405bc4:	mov	w2, wzr
  405bc8:	mov	x3, x21
  405bcc:	bl	404c04 <__fxstatat@plt+0x1b94>
  405bd0:	ldrb	w8, [x21, #38]
  405bd4:	cbz	w8, 405e84 <__fxstatat@plt+0x2e14>
  405bd8:	mov	w8, wzr
  405bdc:	mov	w23, wzr
  405be0:	mov	w27, wzr
  405be4:	b	405d04 <__fxstatat@plt+0x2c94>
  405be8:	and	w8, w23, #0xfff
  405bec:	bic	w1, w8, w27
  405bf0:	mov	x0, x20
  405bf4:	bl	403020 <mkdir@plt>
  405bf8:	cbz	w0, 405ca4 <__fxstatat@plt+0x2c34>
  405bfc:	bl	402fd0 <__errno_location@plt>
  405c00:	ldr	w26, [x0]
  405c04:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405c08:	add	x1, x1, #0x1b4
  405c0c:	b	405cc4 <__fxstatat@plt+0x2c54>
  405c10:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405c14:	add	x1, x1, #0x14c
  405c18:	mov	w2, #0x5                   	// #5
  405c1c:	mov	x0, xzr
  405c20:	bl	402f30 <dcgettext@plt>
  405c24:	mov	x21, x0
  405c28:	mov	w1, #0x4                   	// #4
  405c2c:	mov	w0, wzr
  405c30:	mov	x2, x27
  405c34:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405c38:	ldr	x2, [x19, #64]
  405c3c:	mov	x22, x0
  405c40:	mov	w0, #0x1                   	// #1
  405c44:	mov	w1, #0x4                   	// #4
  405c48:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405c4c:	mov	x4, x0
  405c50:	mov	w0, wzr
  405c54:	mov	w1, w28
  405c58:	mov	x2, x21
  405c5c:	mov	x3, x22
  405c60:	bl	4028e0 <error@plt>
  405c64:	ldp	x1, x0, [x29, #-144]
  405c68:	bl	4091c0 <__fxstatat@plt+0x6150>
  405c6c:	b	4061f4 <__fxstatat@plt+0x3184>
  405c70:	ldrb	w8, [x21, #23]
  405c74:	ldr	x20, [x19, #64]
  405c78:	cbz	w8, 405d28 <__fxstatat@plt+0x2cb8>
  405c7c:	ldrb	w8, [x21, #22]
  405c80:	cbz	w8, 405d7c <__fxstatat@plt+0x2d0c>
  405c84:	mov	w2, #0x1                   	// #1
  405c88:	b	405d88 <__fxstatat@plt+0x2d18>
  405c8c:	ldr	x0, [x21, #64]
  405c90:	sub	x2, x29, #0x90
  405c94:	mov	x1, x20
  405c98:	bl	40abcc <__fxstatat@plt+0x7b5c>
  405c9c:	mov	w27, #0x1                   	// #1
  405ca0:	b	4061f8 <__fxstatat@plt+0x3188>
  405ca4:	add	x1, x19, #0x150
  405ca8:	mov	x0, x20
  405cac:	bl	411d60 <__fxstatat@plt+0xecf0>
  405cb0:	cbz	w0, 405e04 <__fxstatat@plt+0x2d94>
  405cb4:	bl	402fd0 <__errno_location@plt>
  405cb8:	ldr	w26, [x0]
  405cbc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  405cc0:	add	x1, x1, #0xe64
  405cc4:	mov	w2, #0x5                   	// #5
  405cc8:	mov	x0, xzr
  405ccc:	bl	402f30 <dcgettext@plt>
  405cd0:	mov	w22, w27
  405cd4:	mov	x27, x0
  405cd8:	mov	w0, #0x4                   	// #4
  405cdc:	mov	x1, x20
  405ce0:	bl	40d378 <__fxstatat@plt+0xa308>
  405ce4:	mov	x3, x0
  405ce8:	mov	w0, wzr
  405cec:	mov	w1, w26
  405cf0:	mov	x2, x27
  405cf4:	mov	w27, w22
  405cf8:	bl	4028e0 <error@plt>
  405cfc:	mov	w8, wzr
  405d00:	mov	w23, wzr
  405d04:	mov	w26, #0x1                   	// #1
  405d08:	ldr	w9, [x19, #8]
  405d0c:	cmp	w23, #0x0
  405d10:	cset	w22, ne  // ne = any
  405d14:	tbz	w8, #0, 406124 <__fxstatat@plt+0x30b4>
  405d18:	str	w27, [x19, #56]
  405d1c:	mov	w28, wzr
  405d20:	mov	w27, wzr
  405d24:	b	4065ec <__fxstatat@plt+0x357c>
  405d28:	ldr	w8, [x19, #8]
  405d2c:	cmp	w8, #0x8, lsl #12
  405d30:	b.eq	405d48 <__fxstatat@plt+0x2cd8>  // b.none
  405d34:	ldr	w8, [x19, #8]
  405d38:	cmp	w8, #0xa, lsl #12
  405d3c:	b.eq	405f18 <__fxstatat@plt+0x2ea8>  // b.none
  405d40:	ldrb	w8, [x21, #20]
  405d44:	cbz	w8, 405f18 <__fxstatat@plt+0x2ea8>
  405d48:	ldr	w4, [x19, #56]
  405d4c:	and	w3, w23, #0x1ff
  405d50:	sub	x5, x29, #0xc
  405d54:	sub	x6, x29, #0x90
  405d58:	mov	x0, x27
  405d5c:	mov	x1, x20
  405d60:	mov	x2, x21
  405d64:	bl	40754c <__fxstatat@plt+0x44dc>
  405d68:	tbz	w0, #0, 406124 <__fxstatat@plt+0x30b4>
  405d6c:	mov	w28, wzr
  405d70:	mov	w22, wzr
  405d74:	mov	w27, #0x1                   	// #1
  405d78:	b	4065e4 <__fxstatat@plt+0x3574>
  405d7c:	ldr	w8, [x21, #8]
  405d80:	cmp	w8, #0x3
  405d84:	cset	w2, eq  // eq = none
  405d88:	ldr	w8, [x19, #24]
  405d8c:	mov	x0, x27
  405d90:	mov	x1, x20
  405d94:	mov	w3, wzr
  405d98:	and	w4, w8, #0x1
  405d9c:	bl	406e38 <__fxstatat@plt+0x3dc8>
  405da0:	tbz	w0, #0, 406124 <__fxstatat@plt+0x30b4>
  405da4:	mov	w28, wzr
  405da8:	mov	w27, wzr
  405dac:	mov	w22, wzr
  405db0:	b	4065e4 <__fxstatat@plt+0x3574>
  405db4:	cbnz	w28, 405dc8 <__fxstatat@plt+0x2d58>
  405db8:	ldr	w8, [x19, #352]
  405dbc:	and	w8, w8, #0xf000
  405dc0:	cmp	w8, #0x4, lsl #12
  405dc4:	b.eq	405524 <__fxstatat@plt+0x24b4>  // b.none
  405dc8:	cmp	w27, #0x3
  405dcc:	b.eq	405ec8 <__fxstatat@plt+0x2e58>  // b.none
  405dd0:	ldr	x0, [x19, #32]
  405dd4:	ldr	x2, [x19, #64]
  405dd8:	sub	x1, x29, #0x90
  405ddc:	bl	40716c <__fxstatat@plt+0x40fc>
  405de0:	tbz	w0, #0, 405ec8 <__fxstatat@plt+0x2e58>
  405de4:	ldrb	w8, [x21, #24]
  405de8:	adrp	x9, 413000 <__fxstatat@plt+0xff90>
  405dec:	adrp	x10, 413000 <__fxstatat@plt+0xff90>
  405df0:	add	x9, x9, #0xfab
  405df4:	add	x10, x10, #0xfdd
  405df8:	cmp	w8, #0x0
  405dfc:	csel	x1, x10, x9, eq  // eq = none
  405e00:	b	405e28 <__fxstatat@plt+0x2db8>
  405e04:	ldr	w10, [x19, #352]
  405e08:	mvn	w8, w10
  405e0c:	tst	w8, #0x1c0
  405e10:	str	w10, [x19, #4]
  405e14:	b.ne	405fd4 <__fxstatat@plt+0x2f64>  // b.any
  405e18:	mov	w23, wzr
  405e1c:	b	406280 <__fxstatat@plt+0x3210>
  405e20:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  405e24:	add	x1, x1, #0xee8
  405e28:	mov	w2, #0x5                   	// #5
  405e2c:	mov	x0, xzr
  405e30:	bl	402f30 <dcgettext@plt>
  405e34:	ldr	x2, [x19, #64]
  405e38:	str	x0, [x19, #32]
  405e3c:	mov	w1, #0x4                   	// #4
  405e40:	mov	w0, wzr
  405e44:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405e48:	ldr	x2, [x19, #72]
  405e4c:	mov	x27, x0
  405e50:	mov	w0, #0x1                   	// #1
  405e54:	mov	w1, #0x4                   	// #4
  405e58:	mov	w28, #0x1                   	// #1
  405e5c:	bl	40d2ac <__fxstatat@plt+0xa23c>
  405e60:	ldr	x2, [x19, #32]
  405e64:	mov	x4, x0
  405e68:	mov	w0, wzr
  405e6c:	mov	w1, wzr
  405e70:	mov	x3, x27
  405e74:	bl	4028e0 <error@plt>
  405e78:	mov	x27, xzr
  405e7c:	mov	w9, wzr
  405e80:	b	40610c <__fxstatat@plt+0x309c>
  405e84:	mov	w23, wzr
  405e88:	mov	w27, wzr
  405e8c:	b	406308 <__fxstatat@plt+0x3298>
  405e90:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  405e94:	add	x1, x1, #0xf47
  405e98:	mov	w2, #0x5                   	// #5
  405e9c:	mov	x0, xzr
  405ea0:	bl	402f30 <dcgettext@plt>
  405ea4:	ldr	x1, [x19, #64]
  405ea8:	mov	x27, x0
  405eac:	mov	w0, #0x4                   	// #4
  405eb0:	bl	40d378 <__fxstatat@plt+0xa308>
  405eb4:	mov	x3, x0
  405eb8:	mov	w0, wzr
  405ebc:	mov	w1, wzr
  405ec0:	mov	x2, x27
  405ec4:	b	4060d4 <__fxstatat@plt+0x3064>
  405ec8:	ldr	w2, [x21]
  405ecc:	ldr	x1, [x19, #64]
  405ed0:	mov	w0, #0xffffff9c            	// #-100
  405ed4:	bl	40a614 <__fxstatat@plt+0x75a4>
  405ed8:	cbz	x0, 4060e8 <__fxstatat@plt+0x3078>
  405edc:	mov	x27, x0
  405ee0:	bl	4028b0 <strlen@plt>
  405ee4:	add	x9, x0, #0x10
  405ee8:	mov	x8, sp
  405eec:	and	x9, x9, #0xfffffffffffffff0
  405ef0:	sub	x28, x8, x9
  405ef4:	add	x2, x0, #0x1
  405ef8:	mov	sp, x28
  405efc:	mov	x0, x28
  405f00:	mov	x1, x27
  405f04:	bl	402890 <memcpy@plt>
  405f08:	mov	x0, x27
  405f0c:	mov	x27, x28
  405f10:	bl	402db0 <free@plt>
  405f14:	b	4060fc <__fxstatat@plt+0x308c>
  405f18:	ldr	w8, [x19, #8]
  405f1c:	sub	w8, w8, #0x1, lsl #12
  405f20:	lsr	w8, w8, #12
  405f24:	cmp	w8, #0xb
  405f28:	b.hi	40641c <__fxstatat@plt+0x33ac>  // b.pmore
  405f2c:	adrp	x9, 413000 <__fxstatat@plt+0xff90>
  405f30:	add	x9, x9, #0xd8e
  405f34:	adr	x10, 405f44 <__fxstatat@plt+0x2ed4>
  405f38:	ldrh	w11, [x9, x8, lsl #1]
  405f3c:	add	x10, x10, x11, lsl #2
  405f40:	br	x10
  405f44:	ldr	w8, [x19, #12]
  405f48:	ldr	w9, [x19, #56]
  405f4c:	ldur	x2, [x29, #-112]
  405f50:	mov	x0, x20
  405f54:	bic	w1, w8, w9
  405f58:	bl	410170 <__fxstatat@plt+0xd100>
  405f5c:	cbz	w0, 405da4 <__fxstatat@plt+0x2d34>
  405f60:	bl	402fd0 <__errno_location@plt>
  405f64:	ldr	w22, [x0]
  405f68:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  405f6c:	add	x1, x1, #0x25f
  405f70:	mov	w2, #0x5                   	// #5
  405f74:	mov	x0, xzr
  405f78:	bl	402f30 <dcgettext@plt>
  405f7c:	mov	x23, x0
  405f80:	mov	w0, #0x4                   	// #4
  405f84:	mov	x1, x20
  405f88:	bl	40d378 <__fxstatat@plt+0xa308>
  405f8c:	mov	x3, x0
  405f90:	mov	w0, wzr
  405f94:	mov	w1, w22
  405f98:	b	40644c <__fxstatat@plt+0x33dc>
  405f9c:	ldrb	w8, [x21, #34]
  405fa0:	cbz	w8, 405fb0 <__fxstatat@plt+0x2f40>
  405fa4:	ldr	w8, [x19, #356]
  405fa8:	cmp	w8, #0x1
  405fac:	b.hi	405548 <__fxstatat@plt+0x24d8>  // b.pmore
  405fb0:	ldr	w8, [x21, #4]
  405fb4:	cmp	w8, #0x2
  405fb8:	b.ne	405fcc <__fxstatat@plt+0x2f5c>  // b.any
  405fbc:	ldur	w8, [x29, #-128]
  405fc0:	and	w8, w8, #0xf000
  405fc4:	cmp	w8, #0x8, lsl #12
  405fc8:	b.ne	405548 <__fxstatat@plt+0x24d8>  // b.any
  405fcc:	mov	x27, xzr
  405fd0:	b	406108 <__fxstatat@plt+0x3098>
  405fd4:	orr	w1, w10, #0x1c0
  405fd8:	mov	x0, x20
  405fdc:	bl	402ac0 <chmod@plt>
  405fe0:	cbz	w0, 40627c <__fxstatat@plt+0x320c>
  405fe4:	bl	402fd0 <__errno_location@plt>
  405fe8:	ldr	w26, [x0]
  405fec:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  405ff0:	add	x1, x1, #0xce8
  405ff4:	mov	w2, #0x5                   	// #5
  405ff8:	mov	x0, xzr
  405ffc:	bl	402f30 <dcgettext@plt>
  406000:	mov	w22, w27
  406004:	mov	x27, x0
  406008:	mov	w0, #0x4                   	// #4
  40600c:	mov	x1, x20
  406010:	bl	40d378 <__fxstatat@plt+0xa308>
  406014:	mov	x3, x0
  406018:	mov	w0, wzr
  40601c:	mov	w1, w26
  406020:	mov	x2, x27
  406024:	mov	w27, w22
  406028:	bl	4028e0 <error@plt>
  40602c:	mov	w8, wzr
  406030:	mov	w26, #0x1                   	// #1
  406034:	mov	w23, #0x1                   	// #1
  406038:	b	405d08 <__fxstatat@plt+0x2c98>
  40603c:	ldp	x22, x27, [x19, #208]
  406040:	ldp	x23, x28, [x19, #80]
  406044:	mov	x0, x26
  406048:	bl	402db0 <free@plt>
  40604c:	cmp	x27, x28
  406050:	ldr	x27, [x19, #72]
  406054:	b.ne	406060 <__fxstatat@plt+0x2ff0>  // b.any
  406058:	cmp	x22, x23
  40605c:	b.eq	405afc <__fxstatat@plt+0x2a8c>  // b.none
  406060:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406064:	add	x1, x1, #0x1e5
  406068:	mov	w2, #0x5                   	// #5
  40606c:	mov	x0, xzr
  406070:	bl	402f30 <dcgettext@plt>
  406074:	mov	x22, x0
  406078:	mov	w1, #0x3                   	// #3
  40607c:	mov	w0, wzr
  406080:	mov	x2, x20
  406084:	bl	40d478 <__fxstatat@plt+0xa408>
  406088:	mov	x3, x0
  40608c:	mov	w0, wzr
  406090:	mov	w1, wzr
  406094:	mov	x2, x22
  406098:	bl	4028e0 <error@plt>
  40609c:	b	406124 <__fxstatat@plt+0x30b4>
  4060a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4060a4:	add	x1, x1, #0x21
  4060a8:	mov	w2, #0x5                   	// #5
  4060ac:	mov	x0, xzr
  4060b0:	bl	402f30 <dcgettext@plt>
  4060b4:	ldr	x1, [x19, #64]
  4060b8:	mov	x28, x0
  4060bc:	mov	w0, #0x4                   	// #4
  4060c0:	bl	40d378 <__fxstatat@plt+0xa308>
  4060c4:	mov	x3, x0
  4060c8:	mov	w0, wzr
  4060cc:	mov	w1, w27
  4060d0:	mov	x2, x28
  4060d4:	bl	4028e0 <error@plt>
  4060d8:	mov	x27, xzr
  4060dc:	mov	w9, wzr
  4060e0:	mov	w28, #0x1                   	// #1
  4060e4:	b	40610c <__fxstatat@plt+0x309c>
  4060e8:	bl	402fd0 <__errno_location@plt>
  4060ec:	ldr	w27, [x0]
  4060f0:	cmp	w27, #0x2
  4060f4:	b.ne	40636c <__fxstatat@plt+0x32fc>  // b.any
  4060f8:	mov	x27, xzr
  4060fc:	mov	w8, #0x1                   	// #1
  406100:	sturb	w8, [x29, #-12]
  406104:	ldr	w9, [x19, #16]
  406108:	mov	w28, wzr
  40610c:	cmp	w28, #0x2
  406110:	b.eq	406120 <__fxstatat@plt+0x30b0>  // b.none
  406114:	cbnz	w28, 40621c <__fxstatat@plt+0x31ac>
  406118:	mov	w28, #0x11                  	// #17
  40611c:	b	40503c <__fxstatat@plt+0x1fcc>
  406120:	str	x27, [x19, #32]
  406124:	ldrb	w8, [x21, #37]
  406128:	cbz	w8, 406130 <__fxstatat@plt+0x30c0>
  40612c:	bl	4081a4 <__fxstatat@plt+0x5134>
  406130:	ldr	x22, [x19, #32]
  406134:	cbnz	x25, 406140 <__fxstatat@plt+0x30d0>
  406138:	ldp	x1, x0, [x29, #-144]
  40613c:	bl	4091c0 <__fxstatat@plt+0x6150>
  406140:	ldr	x20, [x19, #64]
  406144:	cbz	x22, 4061f4 <__fxstatat@plt+0x3184>
  406148:	mov	x0, x22
  40614c:	mov	x1, x20
  406150:	bl	402e50 <rename@plt>
  406154:	cbz	w0, 40619c <__fxstatat@plt+0x312c>
  406158:	bl	402fd0 <__errno_location@plt>
  40615c:	ldr	w21, [x0]
  406160:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406164:	add	x1, x1, #0x308
  406168:	mov	w2, #0x5                   	// #5
  40616c:	mov	x0, xzr
  406170:	bl	402f30 <dcgettext@plt>
  406174:	mov	x22, x0
  406178:	mov	w0, #0x4                   	// #4
  40617c:	mov	x1, x20
  406180:	bl	40d378 <__fxstatat@plt+0xa308>
  406184:	mov	x3, x0
  406188:	mov	w0, wzr
  40618c:	mov	w1, w21
  406190:	mov	x2, x22
  406194:	bl	4028e0 <error@plt>
  406198:	b	4061f4 <__fxstatat@plt+0x3184>
  40619c:	ldrb	w8, [x21, #46]
  4061a0:	cbz	w8, 4061f4 <__fxstatat@plt+0x3184>
  4061a4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4061a8:	add	x1, x1, #0x31c
  4061ac:	mov	w2, #0x5                   	// #5
  4061b0:	mov	x0, xzr
  4061b4:	bl	402f30 <dcgettext@plt>
  4061b8:	mov	x21, x0
  4061bc:	mov	w1, #0x4                   	// #4
  4061c0:	mov	w0, wzr
  4061c4:	mov	x2, x22
  4061c8:	bl	40d2ac <__fxstatat@plt+0xa23c>
  4061cc:	mov	x22, x0
  4061d0:	mov	w0, #0x1                   	// #1
  4061d4:	mov	w1, #0x4                   	// #4
  4061d8:	mov	x2, x20
  4061dc:	bl	40d2ac <__fxstatat@plt+0xa23c>
  4061e0:	mov	x3, x0
  4061e4:	mov	w0, #0x1                   	// #1
  4061e8:	mov	x1, x21
  4061ec:	mov	x2, x22
  4061f0:	bl	402b40 <__printf_chk@plt>
  4061f4:	mov	w27, wzr
  4061f8:	and	w0, w27, #0x1
  4061fc:	mov	sp, x29
  406200:	ldp	x20, x19, [sp, #80]
  406204:	ldp	x22, x21, [sp, #64]
  406208:	ldp	x24, x23, [sp, #48]
  40620c:	ldp	x26, x25, [sp, #32]
  406210:	ldp	x28, x27, [sp, #16]
  406214:	ldp	x29, x30, [sp], #96
  406218:	ret
  40621c:	mov	w27, w9
  406220:	b	4061f8 <__fxstatat@plt+0x3188>
  406224:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  406228:	add	x1, x1, #0xf78
  40622c:	mov	w2, #0x5                   	// #5
  406230:	mov	x0, xzr
  406234:	bl	402f30 <dcgettext@plt>
  406238:	ldr	x2, [x19, #72]
  40623c:	mov	x27, x0
  406240:	mov	w1, #0x3                   	// #3
  406244:	mov	w0, wzr
  406248:	bl	40d478 <__fxstatat@plt+0xa408>
  40624c:	ldr	x2, [x19, #64]
  406250:	mov	x28, x0
  406254:	mov	w1, #0x3                   	// #3
  406258:	mov	w0, wzr
  40625c:	bl	40d478 <__fxstatat@plt+0xa408>
  406260:	mov	x4, x0
  406264:	mov	w0, wzr
  406268:	mov	w1, wzr
  40626c:	mov	x2, x27
  406270:	mov	x3, x28
  406274:	bl	4028e0 <error@plt>
  406278:	b	4060d8 <__fxstatat@plt+0x3068>
  40627c:	mov	w23, #0x1                   	// #1
  406280:	ldr	x8, [x19, #40]
  406284:	ldrb	w8, [x8]
  406288:	cbnz	w8, 4062a4 <__fxstatat@plt+0x3234>
  40628c:	ldp	x2, x1, [x19, #336]
  406290:	mov	x0, x20
  406294:	bl	409260 <__fxstatat@plt+0x61f0>
  406298:	ldr	x9, [x19, #40]
  40629c:	mov	w8, #0x1                   	// #1
  4062a0:	strb	w8, [x9]
  4062a4:	ldrb	w8, [x21, #46]
  4062a8:	cbz	w8, 406308 <__fxstatat@plt+0x3298>
  4062ac:	ldrb	w8, [x21, #24]
  4062b0:	cbz	w8, 4062f8 <__fxstatat@plt+0x3288>
  4062b4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4062b8:	add	x1, x1, #0x1cf
  4062bc:	mov	w2, #0x5                   	// #5
  4062c0:	mov	x0, xzr
  4062c4:	bl	402f30 <dcgettext@plt>
  4062c8:	mov	w22, w27
  4062cc:	mov	x27, x0
  4062d0:	mov	w0, #0x4                   	// #4
  4062d4:	mov	x1, x20
  4062d8:	bl	40d378 <__fxstatat@plt+0xa308>
  4062dc:	mov	x1, x27
  4062e0:	mov	w27, w22
  4062e4:	ldr	x22, [x19, #72]
  4062e8:	mov	x2, x0
  4062ec:	mov	w0, #0x1                   	// #1
  4062f0:	bl	402b40 <__printf_chk@plt>
  4062f4:	b	406308 <__fxstatat@plt+0x3298>
  4062f8:	mov	x0, x22
  4062fc:	mov	x1, x20
  406300:	mov	x2, xzr
  406304:	bl	407290 <__fxstatat@plt+0x4220>
  406308:	ldr	x8, [x19, #48]
  40630c:	cbz	x8, 40632c <__fxstatat@plt+0x32bc>
  406310:	ldrb	w8, [x21, #28]
  406314:	cbz	w8, 40632c <__fxstatat@plt+0x32bc>
  406318:	ldr	x8, [x19, #48]
  40631c:	ldur	x9, [x29, #-144]
  406320:	ldr	x8, [x8]
  406324:	cmp	x8, x9
  406328:	b.ne	406360 <__fxstatat@plt+0x32f0>  // b.any
  40632c:	ldr	x4, [x19, #24]
  406330:	ldr	x6, [x19, #40]
  406334:	cmp	w28, #0x0
  406338:	cset	w2, ne  // ne = any
  40633c:	sub	x3, x29, #0x90
  406340:	mov	x0, x22
  406344:	mov	x1, x20
  406348:	mov	x5, x21
  40634c:	mov	x7, x26
  406350:	bl	407374 <__fxstatat@plt+0x4304>
  406354:	mov	w26, w0
  406358:	mov	w8, #0x1                   	// #1
  40635c:	b	405d08 <__fxstatat@plt+0x2c98>
  406360:	mov	w8, #0x1                   	// #1
  406364:	mov	w26, #0x1                   	// #1
  406368:	b	405d08 <__fxstatat@plt+0x2c98>
  40636c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406370:	add	x1, x1, #0x10
  406374:	mov	w2, #0x5                   	// #5
  406378:	mov	x0, xzr
  40637c:	bl	402f30 <dcgettext@plt>
  406380:	ldr	x1, [x19, #64]
  406384:	mov	x28, x0
  406388:	mov	w0, #0x4                   	// #4
  40638c:	bl	40d378 <__fxstatat@plt+0xa308>
  406390:	mov	x3, x0
  406394:	mov	w0, wzr
  406398:	mov	w1, w27
  40639c:	mov	x2, x28
  4063a0:	bl	4028e0 <error@plt>
  4063a4:	mov	w9, wzr
  4063a8:	mov	w28, #0x1                   	// #1
  4063ac:	mov	x27, xzr
  4063b0:	cbnz	w28, 40610c <__fxstatat@plt+0x309c>
  4063b4:	b	406108 <__fxstatat@plt+0x3098>
  4063b8:	mov	x22, x20
  4063bc:	ldr	w20, [x19, #12]
  4063c0:	ldr	w23, [x19, #56]
  4063c4:	mov	x0, x22
  4063c8:	mov	x2, xzr
  4063cc:	bic	w1, w20, w23
  4063d0:	bl	410170 <__fxstatat@plt+0xd100>
  4063d4:	cbz	w0, 405da4 <__fxstatat@plt+0x2d34>
  4063d8:	mvn	w8, w23
  4063dc:	and	w8, w20, w8
  4063e0:	and	w1, w8, #0xffffefff
  4063e4:	mov	x0, x22
  4063e8:	bl	402a00 <mkfifo@plt>
  4063ec:	cbz	w0, 405da4 <__fxstatat@plt+0x2d34>
  4063f0:	bl	402fd0 <__errno_location@plt>
  4063f4:	ldr	w22, [x0]
  4063f8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4063fc:	add	x1, x1, #0x249
  406400:	mov	w2, #0x5                   	// #5
  406404:	mov	x0, xzr
  406408:	bl	402f30 <dcgettext@plt>
  40640c:	ldr	x1, [x19, #64]
  406410:	mov	x23, x0
  406414:	mov	w0, #0x4                   	// #4
  406418:	b	405f88 <__fxstatat@plt+0x2f18>
  40641c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406420:	add	x1, x1, #0x2b9
  406424:	mov	w2, #0x5                   	// #5
  406428:	mov	x0, xzr
  40642c:	bl	402f30 <dcgettext@plt>
  406430:	mov	x23, x0
  406434:	mov	w0, #0x4                   	// #4
  406438:	mov	x1, x27
  40643c:	bl	40d378 <__fxstatat@plt+0xa308>
  406440:	mov	x3, x0
  406444:	mov	w0, wzr
  406448:	mov	w1, wzr
  40644c:	mov	x2, x23
  406450:	bl	4028e0 <error@plt>
  406454:	b	406124 <__fxstatat@plt+0x30b4>
  406458:	ldur	x1, [x29, #-96]
  40645c:	mov	x0, x27
  406460:	bl	409ab4 <__fxstatat@plt+0x6a44>
  406464:	cbz	x0, 40652c <__fxstatat@plt+0x34bc>
  406468:	ldrb	w3, [x21, #22]
  40646c:	mov	w1, #0xffffff9c            	// #-100
  406470:	mov	w4, #0xffffffff            	// #-1
  406474:	mov	x2, x20
  406478:	mov	x26, x0
  40647c:	bl	409858 <__fxstatat@plt+0x67e8>
  406480:	mov	w20, w0
  406484:	cmp	w0, #0x1
  406488:	b.lt	4064e8 <__fxstatat@plt+0x3478>  // b.tstop
  40648c:	cbnz	w28, 4064e8 <__fxstatat@plt+0x3478>
  406490:	ldrb	w8, [x21, #45]
  406494:	cbz	w8, 4064e8 <__fxstatat@plt+0x3478>
  406498:	ldr	w8, [x19, #352]
  40649c:	and	w8, w8, #0xf000
  4064a0:	cmp	w8, #0xa, lsl #12
  4064a4:	b.ne	4064e8 <__fxstatat@plt+0x3478>  // b.any
  4064a8:	ldr	x27, [x19, #384]
  4064ac:	mov	x0, x26
  4064b0:	bl	4028b0 <strlen@plt>
  4064b4:	cmp	x27, x0
  4064b8:	b.ne	4064e8 <__fxstatat@plt+0x3478>  // b.any
  4064bc:	ldr	x0, [x19, #64]
  4064c0:	mov	x1, x27
  4064c4:	bl	409ab4 <__fxstatat@plt+0x6a44>
  4064c8:	cbz	x0, 4064e8 <__fxstatat@plt+0x3478>
  4064cc:	mov	x1, x26
  4064d0:	mov	x27, x0
  4064d4:	bl	402d30 <strcmp@plt>
  4064d8:	cmp	w0, #0x0
  4064dc:	mov	x0, x27
  4064e0:	csel	w20, wzr, w20, eq  // eq = none
  4064e4:	bl	402db0 <free@plt>
  4064e8:	mov	x0, x26
  4064ec:	bl	402db0 <free@plt>
  4064f0:	cmp	w20, #0x1
  4064f4:	b.lt	406570 <__fxstatat@plt+0x3500>  // b.tstop
  4064f8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4064fc:	add	x1, x1, #0x29a
  406500:	mov	w2, #0x5                   	// #5
  406504:	mov	x0, xzr
  406508:	bl	402f30 <dcgettext@plt>
  40650c:	ldr	x1, [x19, #64]
  406510:	mov	x22, x0
  406514:	mov	w0, #0x4                   	// #4
  406518:	bl	40d378 <__fxstatat@plt+0xa308>
  40651c:	mov	x3, x0
  406520:	mov	w0, wzr
  406524:	mov	w1, w20
  406528:	b	406094 <__fxstatat@plt+0x3024>
  40652c:	bl	402fd0 <__errno_location@plt>
  406530:	ldr	w23, [x0]
  406534:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406538:	add	x1, x1, #0x27d
  40653c:	mov	w2, #0x5                   	// #5
  406540:	mov	x0, xzr
  406544:	bl	402f30 <dcgettext@plt>
  406548:	mov	x24, x0
  40654c:	mov	w0, #0x4                   	// #4
  406550:	mov	x1, x27
  406554:	bl	40d378 <__fxstatat@plt+0xa308>
  406558:	mov	x3, x0
  40655c:	mov	w0, wzr
  406560:	mov	w1, w23
  406564:	mov	x2, x24
  406568:	bl	4028e0 <error@plt>
  40656c:	b	406124 <__fxstatat@plt+0x30b4>
  406570:	ldrb	w8, [x21, #37]
  406574:	cbz	w8, 40657c <__fxstatat@plt+0x350c>
  406578:	bl	4081a4 <__fxstatat@plt+0x5134>
  40657c:	ldrb	w8, [x21, #29]
  406580:	cbz	w8, 4065d8 <__fxstatat@plt+0x3568>
  406584:	ldp	w1, w2, [x29, #-120]
  406588:	ldr	x0, [x19, #64]
  40658c:	bl	402d70 <lchown@plt>
  406590:	cbz	w0, 4065d8 <__fxstatat@plt+0x3568>
  406594:	mov	x0, x21
  406598:	bl	4069d4 <__fxstatat@plt+0x3964>
  40659c:	tbnz	w0, #0, 4065d8 <__fxstatat@plt+0x3568>
  4065a0:	bl	402fd0 <__errno_location@plt>
  4065a4:	ldr	w26, [x0]
  4065a8:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4065ac:	add	x1, x1, #0xd44
  4065b0:	mov	w2, #0x5                   	// #5
  4065b4:	mov	x0, xzr
  4065b8:	bl	402f30 <dcgettext@plt>
  4065bc:	ldr	x3, [x19, #64]
  4065c0:	mov	x2, x0
  4065c4:	mov	w0, wzr
  4065c8:	mov	w1, w26
  4065cc:	bl	4028e0 <error@plt>
  4065d0:	ldrb	w8, [x21, #36]
  4065d4:	cbnz	w8, 406124 <__fxstatat@plt+0x30b4>
  4065d8:	mov	w27, wzr
  4065dc:	mov	w22, wzr
  4065e0:	mov	w28, #0x1                   	// #1
  4065e4:	ldr	w9, [x19, #8]
  4065e8:	mov	w26, #0x1                   	// #1
  4065ec:	ldurb	w23, [x29, #-12]
  4065f0:	cbz	w23, 406684 <__fxstatat@plt+0x3614>
  4065f4:	ldr	x20, [x19, #64]
  4065f8:	tbz	w24, #0, 406624 <__fxstatat@plt+0x35b4>
  4065fc:	ldr	x8, [x21, #64]
  406600:	cbz	x8, 406624 <__fxstatat@plt+0x35b4>
  406604:	add	x1, x19, #0xd0
  406608:	mov	x0, x20
  40660c:	bl	411d60 <__fxstatat@plt+0xecf0>
  406610:	cbnz	w0, 406624 <__fxstatat@plt+0x35b4>
  406614:	ldr	x0, [x21, #64]
  406618:	add	x2, x19, #0xd0
  40661c:	mov	x1, x20
  406620:	bl	40abcc <__fxstatat@plt+0x7b5c>
  406624:	ldr	w9, [x19, #8]
  406628:	ldrb	w8, [x21, #23]
  40662c:	cmp	w9, #0x4, lsl #12
  406630:	cset	w9, ne  // ne = any
  406634:	cmp	w8, #0x0
  406638:	cset	w8, ne  // ne = any
  40663c:	and	w8, w9, w8
  406640:	orr	w8, w27, w8
  406644:	tbz	w8, #0, 406650 <__fxstatat@plt+0x35e0>
  406648:	mov	w27, w26
  40664c:	b	4061f8 <__fxstatat@plt+0x3188>
  406650:	ldrb	w8, [x21, #31]
  406654:	cbz	w8, 40672c <__fxstatat@plt+0x36bc>
  406658:	sub	x0, x29, #0x90
  40665c:	bl	40e45c <__fxstatat@plt+0xb3ec>
  406660:	stp	x0, x1, [x19, #208]
  406664:	sub	x0, x29, #0x90
  406668:	bl	40e474 <__fxstatat@plt+0xb404>
  40666c:	stp	x0, x1, [x19, #224]
  406670:	add	x1, x19, #0xd0
  406674:	mov	x0, x20
  406678:	cbz	w28, 4066c4 <__fxstatat@plt+0x3654>
  40667c:	bl	4081f4 <__fxstatat@plt+0x5184>
  406680:	b	4066c8 <__fxstatat@plt+0x3658>
  406684:	cmp	w9, #0x4, lsl #12
  406688:	b.eq	4065f4 <__fxstatat@plt+0x3584>  // b.none
  40668c:	ldrb	w8, [x21, #20]
  406690:	cbnz	w8, 4065f4 <__fxstatat@plt+0x3584>
  406694:	ldrb	w8, [x21, #33]
  406698:	cbnz	w8, 4066a4 <__fxstatat@plt+0x3634>
  40669c:	ldrb	w8, [x21, #37]
  4066a0:	cbz	w8, 4065f4 <__fxstatat@plt+0x3584>
  4066a4:	ldrb	w1, [x21, #37]
  4066a8:	ldr	x0, [x19, #64]
  4066ac:	mov	w2, wzr
  4066b0:	mov	x3, x21
  4066b4:	bl	404c04 <__fxstatat@plt+0x1b94>
  4066b8:	ldrb	w8, [x21, #38]
  4066bc:	cbnz	w8, 406124 <__fxstatat@plt+0x30b4>
  4066c0:	b	4065f4 <__fxstatat@plt+0x3584>
  4066c4:	bl	40f308 <__fxstatat@plt+0xc298>
  4066c8:	cbz	w0, 40671c <__fxstatat@plt+0x36ac>
  4066cc:	bl	402fd0 <__errno_location@plt>
  4066d0:	ldr	w24, [x0]
  4066d4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4066d8:	add	x1, x1, #0x2d2
  4066dc:	mov	w2, #0x5                   	// #5
  4066e0:	mov	x0, xzr
  4066e4:	bl	402f30 <dcgettext@plt>
  4066e8:	mov	x25, x0
  4066ec:	mov	w0, #0x4                   	// #4
  4066f0:	mov	x1, x20
  4066f4:	bl	40d378 <__fxstatat@plt+0xa308>
  4066f8:	mov	x3, x0
  4066fc:	mov	w0, wzr
  406700:	mov	w1, w24
  406704:	mov	x2, x25
  406708:	bl	4028e0 <error@plt>
  40670c:	ldrb	w9, [x21, #36]
  406710:	mov	w8, wzr
  406714:	mov	w27, wzr
  406718:	cbnz	w9, 406724 <__fxstatat@plt+0x36b4>
  40671c:	ldr	w27, [x19, #16]
  406720:	mov	w8, #0x1                   	// #1
  406724:	str	w27, [x19, #16]
  406728:	cbz	w8, 4061f8 <__fxstatat@plt+0x3188>
  40672c:	mov	w24, w22
  406730:	tbz	w28, #0, 40673c <__fxstatat@plt+0x36cc>
  406734:	ldp	x20, x22, [x19, #64]
  406738:	b	4067b0 <__fxstatat@plt+0x3740>
  40673c:	ldrb	w8, [x21, #29]
  406740:	ldr	x22, [x19, #72]
  406744:	cbz	w8, 4067ac <__fxstatat@plt+0x373c>
  406748:	ldr	x20, [x19, #64]
  40674c:	cbnz	w23, 406770 <__fxstatat@plt+0x3700>
  406750:	ldur	w8, [x29, #-120]
  406754:	ldr	w9, [x19, #360]
  406758:	cmp	w8, w9
  40675c:	b.ne	406770 <__fxstatat@plt+0x3700>  // b.any
  406760:	ldur	w8, [x29, #-116]
  406764:	ldr	w9, [x19, #364]
  406768:	cmp	w8, w9
  40676c:	b.eq	4067b0 <__fxstatat@plt+0x3740>  // b.none
  406770:	cmp	w23, #0x0
  406774:	cset	w4, ne  // ne = any
  406778:	sub	x3, x29, #0x90
  40677c:	add	x5, x19, #0x150
  406780:	mov	w2, #0xffffffff            	// #-1
  406784:	mov	x0, x21
  406788:	mov	x1, x20
  40678c:	bl	408228 <__fxstatat@plt+0x51b8>
  406790:	cmn	w0, #0x1
  406794:	b.eq	4061f4 <__fxstatat@plt+0x3184>  // b.none
  406798:	cbnz	w0, 4067b0 <__fxstatat@plt+0x3740>
  40679c:	ldr	w8, [x19, #12]
  4067a0:	and	w8, w8, #0xfffff1ff
  4067a4:	str	w8, [x19, #12]
  4067a8:	b	4067b0 <__fxstatat@plt+0x3740>
  4067ac:	ldr	x20, [x19, #64]
  4067b0:	ldrb	w8, [x21, #39]
  4067b4:	cbz	w8, 4067d4 <__fxstatat@plt+0x3764>
  4067b8:	mov	w1, #0xffffffff            	// #-1
  4067bc:	mov	w3, #0xffffffff            	// #-1
  4067c0:	mov	x0, x22
  4067c4:	mov	x2, x20
  4067c8:	mov	x4, x21
  4067cc:	bl	408420 <__fxstatat@plt+0x53b0>
  4067d0:	tbz	w0, #0, 4067dc <__fxstatat@plt+0x376c>
  4067d4:	tbnz	w28, #0, 406648 <__fxstatat@plt+0x35d8>
  4067d8:	b	4067fc <__fxstatat@plt+0x378c>
  4067dc:	ldrb	w8, [x21, #40]
  4067e0:	cmp	w8, #0x0
  4067e4:	cset	w8, ne  // ne = any
  4067e8:	orr	w9, w28, w8
  4067ec:	cset	w8, eq  // eq = none
  4067f0:	tbz	w9, #0, 4067fc <__fxstatat@plt+0x378c>
  4067f4:	and	w27, w26, w8
  4067f8:	b	4061f8 <__fxstatat@plt+0x3188>
  4067fc:	ldrb	w8, [x21, #30]
  406800:	cbnz	w8, 40680c <__fxstatat@plt+0x379c>
  406804:	ldrb	w8, [x21, #24]
  406808:	cbz	w8, 406834 <__fxstatat@plt+0x37c4>
  40680c:	ldr	w4, [x19, #12]
  406810:	mov	w1, #0xffffffff            	// #-1
  406814:	mov	w3, #0xffffffff            	// #-1
  406818:	mov	x0, x22
  40681c:	mov	x2, x20
  406820:	bl	40999c <__fxstatat@plt+0x692c>
  406824:	cbz	w0, 406648 <__fxstatat@plt+0x35d8>
  406828:	ldrb	w8, [x21, #36]
  40682c:	cbnz	w8, 4061f4 <__fxstatat@plt+0x3184>
  406830:	b	406648 <__fxstatat@plt+0x35d8>
  406834:	ldrb	w8, [x21, #43]
  406838:	cbz	w8, 406854 <__fxstatat@plt+0x37e4>
  40683c:	ldr	w2, [x21, #16]
  406840:	mov	w1, #0xffffffff            	// #-1
  406844:	mov	x0, x20
  406848:	bl	409a44 <__fxstatat@plt+0x69d4>
  40684c:	cbnz	w0, 4061f4 <__fxstatat@plt+0x3184>
  406850:	b	406648 <__fxstatat@plt+0x35d8>
  406854:	cbz	w23, 4068a8 <__fxstatat@plt+0x3838>
  406858:	ldrb	w8, [x21, #32]
  40685c:	cbz	w8, 4068a8 <__fxstatat@plt+0x3838>
  406860:	ldr	w8, [x19, #12]
  406864:	mov	w9, #0x1b6                 	// #438
  406868:	and	w8, w8, #0x7000
  40686c:	orr	w8, w8, #0x8000
  406870:	cmp	w8, #0xc, lsl #12
  406874:	mov	w8, #0x1ff                 	// #511
  406878:	csel	w21, w8, w9, eq  // eq = none
  40687c:	bl	406a1c <__fxstatat@plt+0x39ac>
  406880:	bic	w2, w21, w0
  406884:	mov	w1, #0xffffffff            	// #-1
  406888:	mov	x0, x20
  40688c:	bl	409a44 <__fxstatat@plt+0x69d4>
  406890:	cmp	w0, #0x0
  406894:	cset	w8, eq  // eq = none
  406898:	cbz	w0, 406648 <__fxstatat@plt+0x35d8>
  40689c:	ldr	w9, [x19, #16]
  4068a0:	and	w27, w9, w8
  4068a4:	b	4061f8 <__fxstatat@plt+0x3188>
  4068a8:	ldr	w20, [x19, #56]
  4068ac:	cbz	w20, 406908 <__fxstatat@plt+0x3898>
  4068b0:	bl	406a1c <__fxstatat@plt+0x39ac>
  4068b4:	bics	wzr, w20, w0
  4068b8:	cset	w8, eq  // eq = none
  4068bc:	orr	w8, w24, w8
  4068c0:	bic	w22, w20, w0
  4068c4:	tbnz	w8, #0, 406924 <__fxstatat@plt+0x38b4>
  4068c8:	cbz	w23, 406910 <__fxstatat@plt+0x38a0>
  4068cc:	ldr	x0, [x19, #64]
  4068d0:	add	x1, x19, #0x150
  4068d4:	bl	411d60 <__fxstatat@plt+0xecf0>
  4068d8:	cbz	w0, 406910 <__fxstatat@plt+0x38a0>
  4068dc:	bl	402fd0 <__errno_location@plt>
  4068e0:	ldr	w21, [x0]
  4068e4:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4068e8:	add	x1, x1, #0xe64
  4068ec:	mov	w2, #0x5                   	// #5
  4068f0:	mov	x0, xzr
  4068f4:	bl	402f30 <dcgettext@plt>
  4068f8:	ldr	x1, [x19, #64]
  4068fc:	mov	x22, x0
  406900:	mov	w0, #0x4                   	// #4
  406904:	b	406180 <__fxstatat@plt+0x3110>
  406908:	mov	w22, wzr
  40690c:	b	406924 <__fxstatat@plt+0x38b4>
  406910:	ldr	w8, [x19, #352]
  406914:	bics	wzr, w22, w8
  406918:	str	w8, [x19, #4]
  40691c:	cset	w8, ne  // ne = any
  406920:	orr	w24, w24, w8
  406924:	cbz	w24, 406648 <__fxstatat@plt+0x35d8>
  406928:	ldr	w8, [x19, #4]
  40692c:	ldr	x0, [x19, #64]
  406930:	orr	w1, w8, w22
  406934:	bl	402ac0 <chmod@plt>
  406938:	cbz	w0, 406648 <__fxstatat@plt+0x35d8>
  40693c:	bl	402fd0 <__errno_location@plt>
  406940:	ldr	w22, [x0]
  406944:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406948:	add	x1, x1, #0x2ea
  40694c:	mov	w2, #0x5                   	// #5
  406950:	mov	x0, xzr
  406954:	bl	402f30 <dcgettext@plt>
  406958:	ldr	x1, [x19, #64]
  40695c:	mov	x23, x0
  406960:	mov	w0, #0x4                   	// #4
  406964:	bl	40d378 <__fxstatat@plt+0xa308>
  406968:	mov	x3, x0
  40696c:	mov	w0, wzr
  406970:	mov	w1, w22
  406974:	mov	x2, x23
  406978:	bl	4028e0 <error@plt>
  40697c:	ldrb	w8, [x21, #36]
  406980:	mov	w27, wzr
  406984:	cbnz	w8, 4061f8 <__fxstatat@plt+0x3188>
  406988:	b	406648 <__fxstatat@plt+0x35d8>
  40698c:	stp	x29, x30, [sp, #-32]!
  406990:	movi	v0.2d, #0x0
  406994:	str	x19, [sp, #16]
  406998:	mov	x29, sp
  40699c:	mov	x19, x0
  4069a0:	stp	q0, q0, [x0, #48]
  4069a4:	stp	q0, q0, [x0, #16]
  4069a8:	str	q0, [x0]
  4069ac:	bl	402910 <geteuid@plt>
  4069b0:	cmp	w0, #0x0
  4069b4:	mov	w8, #0xffffffff            	// #-1
  4069b8:	cset	w9, eq  // eq = none
  4069bc:	strb	w9, [x19, #27]
  4069c0:	strb	w9, [x19, #26]
  4069c4:	str	w8, [x19, #52]
  4069c8:	ldr	x19, [sp, #16]
  4069cc:	ldp	x29, x30, [sp], #32
  4069d0:	ret
  4069d4:	stp	x29, x30, [sp, #-32]!
  4069d8:	str	x19, [sp, #16]
  4069dc:	mov	x29, sp
  4069e0:	mov	x19, x0
  4069e4:	bl	402fd0 <__errno_location@plt>
  4069e8:	ldr	w8, [x0]
  4069ec:	cmp	w8, #0x16
  4069f0:	b.eq	4069fc <__fxstatat@plt+0x398c>  // b.none
  4069f4:	cmp	w8, #0x1
  4069f8:	b.ne	406a0c <__fxstatat@plt+0x399c>  // b.any
  4069fc:	ldrb	w8, [x19, #26]
  406a00:	cmp	w8, #0x0
  406a04:	cset	w0, eq  // eq = none
  406a08:	b	406a10 <__fxstatat@plt+0x39a0>
  406a0c:	mov	w0, wzr
  406a10:	ldr	x19, [sp, #16]
  406a14:	ldp	x29, x30, [sp], #32
  406a18:	ret
  406a1c:	stp	x29, x30, [sp, #-32]!
  406a20:	str	x19, [sp, #16]
  406a24:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  406a28:	ldr	w8, [x19, #1040]
  406a2c:	mov	x29, sp
  406a30:	cmn	w8, #0x1
  406a34:	b.ne	406a48 <__fxstatat@plt+0x39d8>  // b.any
  406a38:	mov	w0, wzr
  406a3c:	bl	402fa0 <umask@plt>
  406a40:	str	w0, [x19, #1040]
  406a44:	bl	402fa0 <umask@plt>
  406a48:	ldr	w0, [x19, #1040]
  406a4c:	ldr	x19, [sp, #16]
  406a50:	ldp	x29, x30, [sp], #32
  406a54:	ret
  406a58:	ldr	w8, [x0, #4]
  406a5c:	cmp	w8, #0x4
  406a60:	b.ne	406a6c <__fxstatat@plt+0x39fc>  // b.any
  406a64:	mov	w0, #0x1                   	// #1
  406a68:	ret
  406a6c:	cmp	w8, #0x3
  406a70:	cset	w8, eq  // eq = none
  406a74:	and	w0, w8, w1
  406a78:	ret
  406a7c:	sub	sp, sp, #0x160
  406a80:	stp	x29, x30, [sp, #256]
  406a84:	stp	x26, x25, [sp, #288]
  406a88:	stp	x24, x23, [sp, #304]
  406a8c:	stp	x22, x21, [sp, #320]
  406a90:	stp	x20, x19, [sp, #336]
  406a94:	ldr	x8, [x1, #8]
  406a98:	ldr	x9, [x3, #8]
  406a9c:	mov	x19, x5
  406aa0:	mov	x20, x4
  406aa4:	mov	x22, x3
  406aa8:	mov	x21, x2
  406aac:	mov	x24, x1
  406ab0:	cmp	x8, x9
  406ab4:	mov	x23, x0
  406ab8:	str	x28, [sp, #272]
  406abc:	add	x29, sp, #0x100
  406ac0:	b.ne	406ae0 <__fxstatat@plt+0x3a70>  // b.any
  406ac4:	ldr	x8, [x24]
  406ac8:	ldr	x9, [x22]
  406acc:	cmp	x8, x9
  406ad0:	cset	w26, eq  // eq = none
  406ad4:	strb	wzr, [x19]
  406ad8:	cbnz	w26, 406aec <__fxstatat@plt+0x3a7c>
  406adc:	b	406b00 <__fxstatat@plt+0x3a90>
  406ae0:	mov	w26, wzr
  406ae4:	strb	wzr, [x19]
  406ae8:	cbz	w26, 406b00 <__fxstatat@plt+0x3a90>
  406aec:	ldrb	w8, [x20, #23]
  406af0:	cbz	w8, 406b00 <__fxstatat@plt+0x3a90>
  406af4:	mov	w26, #0x1                   	// #1
  406af8:	strb	w26, [x19]
  406afc:	b	406e0c <__fxstatat@plt+0x3d9c>
  406b00:	ldr	w8, [x20, #4]
  406b04:	cmp	w8, #0x2
  406b08:	b.ne	406b44 <__fxstatat@plt+0x3ad4>  // b.any
  406b0c:	ldr	w8, [x24, #16]
  406b10:	and	w8, w8, #0xf000
  406b14:	cmp	w8, #0xa, lsl #12
  406b18:	b.ne	406c6c <__fxstatat@plt+0x3bfc>  // b.any
  406b1c:	ldr	w8, [x22, #16]
  406b20:	and	w8, w8, #0xf000
  406b24:	cmp	w8, #0xa, lsl #12
  406b28:	b.ne	406c6c <__fxstatat@plt+0x3bfc>  // b.any
  406b2c:	mov	x0, x23
  406b30:	mov	x1, x21
  406b34:	bl	40dd80 <__fxstatat@plt+0xad10>
  406b38:	tbz	w0, #0, 406cc8 <__fxstatat@plt+0x3c58>
  406b3c:	eor	w26, w0, #0x1
  406b40:	b	406e0c <__fxstatat@plt+0x3d9c>
  406b44:	cbz	w26, 406e08 <__fxstatat@plt+0x3d98>
  406b48:	add	x1, sp, #0x80
  406b4c:	mov	x0, x21
  406b50:	bl	411d60 <__fxstatat@plt+0xecf0>
  406b54:	cbnz	w0, 406e08 <__fxstatat@plt+0x3d98>
  406b58:	mov	x1, sp
  406b5c:	mov	x0, x23
  406b60:	bl	411d60 <__fxstatat@plt+0xecf0>
  406b64:	cbnz	w0, 406e08 <__fxstatat@plt+0x3d98>
  406b68:	ldp	x12, x8, [sp, #128]
  406b6c:	ldp	x11, x9, [sp]
  406b70:	ldr	w10, [sp, #16]
  406b74:	cmp	x9, x8
  406b78:	cset	w9, eq  // eq = none
  406b7c:	cmp	x11, x12
  406b80:	and	w8, w10, #0xf000
  406b84:	cset	w10, eq  // eq = none
  406b88:	cmp	w8, #0xa, lsl #12
  406b8c:	and	w26, w9, w10
  406b90:	b.ne	406bac <__fxstatat@plt+0x3b3c>  // b.any
  406b94:	ldr	w8, [sp, #144]
  406b98:	and	w8, w8, #0xf000
  406b9c:	cmp	w8, #0xa, lsl #12
  406ba0:	b.ne	406bac <__fxstatat@plt+0x3b3c>  // b.any
  406ba4:	ldrb	w8, [x20, #21]
  406ba8:	cbnz	w8, 406e08 <__fxstatat@plt+0x3d98>
  406bac:	mov	x25, sp
  406bb0:	add	x22, sp, #0x80
  406bb4:	ldr	w8, [x20]
  406bb8:	cbnz	w8, 406c78 <__fxstatat@plt+0x3c08>
  406bbc:	ldrb	w8, [x20, #24]
  406bc0:	cbnz	w8, 406bcc <__fxstatat@plt+0x3b5c>
  406bc4:	ldrb	w8, [x20, #21]
  406bc8:	cbz	w8, 406bfc <__fxstatat@plt+0x3b8c>
  406bcc:	ldr	w8, [x22, #16]
  406bd0:	and	w8, w8, #0xf000
  406bd4:	cmp	w8, #0xa, lsl #12
  406bd8:	b.eq	406e08 <__fxstatat@plt+0x3d98>  // b.none
  406bdc:	cbz	w26, 406bfc <__fxstatat@plt+0x3b8c>
  406be0:	ldr	w8, [x22, #20]
  406be4:	cmp	w8, #0x2
  406be8:	b.cc	406bfc <__fxstatat@plt+0x3b8c>  // b.lo, b.ul, b.last
  406bec:	mov	x0, x23
  406bf0:	mov	x1, x21
  406bf4:	bl	40dd80 <__fxstatat@plt+0xad10>
  406bf8:	tbz	w0, #0, 406cdc <__fxstatat@plt+0x3c6c>
  406bfc:	ldr	w8, [x25, #16]
  406c00:	and	w8, w8, #0xf000
  406c04:	cmp	w8, #0xa, lsl #12
  406c08:	b.eq	406c1c <__fxstatat@plt+0x3bac>  // b.none
  406c0c:	ldr	w8, [x22, #16]
  406c10:	and	w8, w8, #0xf000
  406c14:	cmp	w8, #0xa, lsl #12
  406c18:	b.ne	406cec <__fxstatat@plt+0x3c7c>  // b.any
  406c1c:	ldrb	w8, [x20, #24]
  406c20:	cbz	w8, 406d20 <__fxstatat@plt+0x3cb0>
  406c24:	ldr	w8, [x24, #16]
  406c28:	and	w8, w8, #0xf000
  406c2c:	cmp	w8, #0xa, lsl #12
  406c30:	b.ne	406d20 <__fxstatat@plt+0x3cb0>  // b.any
  406c34:	ldr	w8, [x22, #20]
  406c38:	cmp	w8, #0x2
  406c3c:	b.cc	406d20 <__fxstatat@plt+0x3cb0>  // b.lo, b.ul, b.last
  406c40:	mov	x0, x23
  406c44:	bl	402ce0 <canonicalize_file_name@plt>
  406c48:	cbz	x0, 406d18 <__fxstatat@plt+0x3ca8>
  406c4c:	mov	x1, x21
  406c50:	mov	x24, x0
  406c54:	bl	40dd80 <__fxstatat@plt+0xad10>
  406c58:	eor	w26, w0, #0x1
  406c5c:	mov	x0, x24
  406c60:	bl	402db0 <free@plt>
  406c64:	mov	w8, wzr
  406c68:	b	406d1c <__fxstatat@plt+0x3cac>
  406c6c:	mov	x25, x24
  406c70:	ldr	w8, [x20]
  406c74:	cbz	w8, 406bbc <__fxstatat@plt+0x3b4c>
  406c78:	tbz	w26, #0, 406c90 <__fxstatat@plt+0x3c20>
  406c7c:	mov	x0, x23
  406c80:	mov	x1, x21
  406c84:	bl	40dd80 <__fxstatat@plt+0xad10>
  406c88:	eor	w26, w0, #0x1
  406c8c:	b	406e0c <__fxstatat@plt+0x3d9c>
  406c90:	ldrb	w8, [x20, #24]
  406c94:	cbnz	w8, 406e08 <__fxstatat@plt+0x3d98>
  406c98:	ldr	w8, [x20, #4]
  406c9c:	cmp	w8, #0x2
  406ca0:	b.eq	406e08 <__fxstatat@plt+0x3d98>  // b.none
  406ca4:	ldr	w8, [x25, #16]
  406ca8:	and	w8, w8, #0xf000
  406cac:	cmp	w8, #0xa, lsl #12
  406cb0:	b.ne	406e08 <__fxstatat@plt+0x3d98>  // b.any
  406cb4:	ldr	w8, [x22, #16]
  406cb8:	and	w8, w8, #0xf000
  406cbc:	cmp	w8, #0xa, lsl #12
  406cc0:	b.eq	406e08 <__fxstatat@plt+0x3d98>  // b.none
  406cc4:	b	406e30 <__fxstatat@plt+0x3dc0>
  406cc8:	ldr	w8, [x20]
  406ccc:	cbnz	w8, 406e08 <__fxstatat@plt+0x3d98>
  406cd0:	cbz	w26, 406b3c <__fxstatat@plt+0x3acc>
  406cd4:	mov	w8, #0x1                   	// #1
  406cd8:	strb	w8, [x19]
  406cdc:	ldrb	w8, [x20, #24]
  406ce0:	cmp	w8, #0x0
  406ce4:	cset	w26, eq  // eq = none
  406ce8:	b	406e0c <__fxstatat@plt+0x3d9c>
  406cec:	ldr	x8, [x25, #8]
  406cf0:	ldr	x9, [x22, #8]
  406cf4:	cmp	x8, x9
  406cf8:	b.ne	406e08 <__fxstatat@plt+0x3d98>  // b.any
  406cfc:	ldr	x8, [x25]
  406d00:	ldr	x9, [x22]
  406d04:	cmp	x8, x9
  406d08:	b.ne	406e08 <__fxstatat@plt+0x3d98>  // b.any
  406d0c:	ldrb	w8, [x20, #23]
  406d10:	cbnz	w8, 406af4 <__fxstatat@plt+0x3a84>
  406d14:	b	406c1c <__fxstatat@plt+0x3bac>
  406d18:	mov	w8, #0x1                   	// #1
  406d1c:	cbz	w8, 406e0c <__fxstatat@plt+0x3d9c>
  406d20:	ldrb	w8, [x20, #44]
  406d24:	cbz	w8, 406d38 <__fxstatat@plt+0x3cc8>
  406d28:	ldr	w8, [x22, #16]
  406d2c:	and	w8, w8, #0xf000
  406d30:	cmp	w8, #0xa, lsl #12
  406d34:	b.eq	406e08 <__fxstatat@plt+0x3d98>  // b.none
  406d38:	ldr	w8, [x20, #4]
  406d3c:	cmp	w8, #0x2
  406d40:	b.ne	406e30 <__fxstatat@plt+0x3dc0>  // b.any
  406d44:	ldr	w8, [x25, #16]
  406d48:	and	w8, w8, #0xf000
  406d4c:	cmp	w8, #0xa, lsl #12
  406d50:	b.ne	406d68 <__fxstatat@plt+0x3cf8>  // b.any
  406d54:	mov	x1, sp
  406d58:	mov	x0, x23
  406d5c:	bl	411d40 <__fxstatat@plt+0xecd0>
  406d60:	cbnz	w0, 406e08 <__fxstatat@plt+0x3d98>
  406d64:	b	406d88 <__fxstatat@plt+0x3d18>
  406d68:	ldp	q1, q0, [x25, #32]
  406d6c:	ldp	q3, q2, [x25]
  406d70:	stp	q1, q0, [sp, #32]
  406d74:	stp	q3, q2, [sp]
  406d78:	ldp	q1, q0, [x25, #96]
  406d7c:	ldp	q3, q2, [x25, #64]
  406d80:	stp	q1, q0, [sp, #96]
  406d84:	stp	q3, q2, [sp, #64]
  406d88:	ldr	w8, [x22, #16]
  406d8c:	and	w8, w8, #0xf000
  406d90:	cmp	w8, #0xa, lsl #12
  406d94:	b.ne	406dac <__fxstatat@plt+0x3d3c>  // b.any
  406d98:	add	x1, sp, #0x80
  406d9c:	mov	x0, x21
  406da0:	bl	411d40 <__fxstatat@plt+0xecd0>
  406da4:	cbnz	w0, 406e08 <__fxstatat@plt+0x3d98>
  406da8:	b	406dcc <__fxstatat@plt+0x3d5c>
  406dac:	ldp	q1, q0, [x22, #32]
  406db0:	ldp	q3, q2, [x22]
  406db4:	stp	q1, q0, [sp, #160]
  406db8:	stp	q3, q2, [sp, #128]
  406dbc:	ldp	q1, q0, [x22, #96]
  406dc0:	ldp	q3, q2, [x22, #64]
  406dc4:	stp	q1, q0, [sp, #224]
  406dc8:	stp	q3, q2, [sp, #192]
  406dcc:	ldr	x8, [sp, #8]
  406dd0:	ldr	x9, [sp, #136]
  406dd4:	cmp	x8, x9
  406dd8:	b.ne	406e08 <__fxstatat@plt+0x3d98>  // b.any
  406ddc:	ldr	x8, [sp]
  406de0:	ldr	x9, [sp, #128]
  406de4:	cmp	x8, x9
  406de8:	b.ne	406e08 <__fxstatat@plt+0x3d98>  // b.any
  406dec:	ldrb	w8, [x20, #23]
  406df0:	cbz	w8, 406e30 <__fxstatat@plt+0x3dc0>
  406df4:	ldr	w8, [x22, #16]
  406df8:	and	w8, w8, #0xf000
  406dfc:	cmp	w8, #0xa, lsl #12
  406e00:	cset	w8, ne  // ne = any
  406e04:	strb	w8, [x19]
  406e08:	mov	w26, #0x1                   	// #1
  406e0c:	and	w0, w26, #0x1
  406e10:	ldp	x20, x19, [sp, #336]
  406e14:	ldp	x22, x21, [sp, #320]
  406e18:	ldp	x24, x23, [sp, #304]
  406e1c:	ldp	x26, x25, [sp, #288]
  406e20:	ldr	x28, [sp, #272]
  406e24:	ldp	x29, x30, [sp, #256]
  406e28:	add	sp, sp, #0x160
  406e2c:	ret
  406e30:	mov	w26, wzr
  406e34:	b	406e0c <__fxstatat@plt+0x3d9c>
  406e38:	stp	x29, x30, [sp, #-48]!
  406e3c:	stp	x20, x19, [sp, #32]
  406e40:	mov	x19, x1
  406e44:	mov	x20, x0
  406e48:	tst	w4, #0x1
  406e4c:	mov	w8, #0x400                 	// #1024
  406e50:	stp	x22, x21, [sp, #16]
  406e54:	mov	w22, w3
  406e58:	csel	w4, w8, wzr, ne  // ne = any
  406e5c:	and	w5, w2, #0x1
  406e60:	mov	w0, #0xffffff9c            	// #-100
  406e64:	mov	w2, #0xffffff9c            	// #-100
  406e68:	mov	w6, #0xffffffff            	// #-1
  406e6c:	mov	x1, x20
  406e70:	mov	x3, x19
  406e74:	mov	x29, sp
  406e78:	bl	40967c <__fxstatat@plt+0x660c>
  406e7c:	mov	w21, w0
  406e80:	cmp	w0, #0x1
  406e84:	b.lt	406ee4 <__fxstatat@plt+0x3e74>  // b.tstop
  406e88:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406e8c:	add	x1, x1, #0x331
  406e90:	mov	w2, #0x5                   	// #5
  406e94:	mov	x0, xzr
  406e98:	bl	402f30 <dcgettext@plt>
  406e9c:	mov	x22, x0
  406ea0:	mov	w1, #0x4                   	// #4
  406ea4:	mov	w0, wzr
  406ea8:	mov	x2, x19
  406eac:	bl	40d2ac <__fxstatat@plt+0xa23c>
  406eb0:	mov	x19, x0
  406eb4:	mov	w0, #0x1                   	// #1
  406eb8:	mov	w1, #0x4                   	// #4
  406ebc:	mov	x2, x20
  406ec0:	bl	40d2ac <__fxstatat@plt+0xa23c>
  406ec4:	mov	x4, x0
  406ec8:	mov	w0, wzr
  406ecc:	mov	w1, w21
  406ed0:	mov	x2, x22
  406ed4:	mov	x3, x19
  406ed8:	bl	4028e0 <error@plt>
  406edc:	mov	w20, wzr
  406ee0:	b	406f28 <__fxstatat@plt+0x3eb8>
  406ee4:	mov	w20, #0x1                   	// #1
  406ee8:	cbz	w21, 406f28 <__fxstatat@plt+0x3eb8>
  406eec:	tbz	w22, #0, 406f28 <__fxstatat@plt+0x3eb8>
  406ef0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  406ef4:	add	x1, x1, #0x32
  406ef8:	mov	w2, #0x5                   	// #5
  406efc:	mov	x0, xzr
  406f00:	bl	402f30 <dcgettext@plt>
  406f04:	mov	x21, x0
  406f08:	mov	w0, #0x4                   	// #4
  406f0c:	mov	x1, x19
  406f10:	bl	40d378 <__fxstatat@plt+0xa308>
  406f14:	mov	x2, x0
  406f18:	mov	w0, #0x1                   	// #1
  406f1c:	mov	x1, x21
  406f20:	mov	w20, #0x1                   	// #1
  406f24:	bl	402b40 <__printf_chk@plt>
  406f28:	mov	w0, w20
  406f2c:	ldp	x20, x19, [sp, #32]
  406f30:	ldp	x22, x21, [sp, #16]
  406f34:	ldp	x29, x30, [sp], #48
  406f38:	ret
  406f3c:	stp	x29, x30, [sp, #-48]!
  406f40:	stp	x20, x19, [sp, #32]
  406f44:	ldrb	w8, [x0, #24]
  406f48:	str	x21, [sp, #16]
  406f4c:	mov	x29, sp
  406f50:	cbz	w8, 406fcc <__fxstatat@plt+0x3f5c>
  406f54:	ldr	w8, [x0, #8]
  406f58:	mov	x20, x0
  406f5c:	cmp	w8, #0x2
  406f60:	b.eq	406fb4 <__fxstatat@plt+0x3f44>  // b.none
  406f64:	mov	x19, x2
  406f68:	mov	x21, x1
  406f6c:	cmp	w8, #0x3
  406f70:	b.eq	406f9c <__fxstatat@plt+0x3f2c>  // b.none
  406f74:	cmp	w8, #0x4
  406f78:	b.ne	406f94 <__fxstatat@plt+0x3f24>  // b.any
  406f7c:	ldrb	w8, [x20, #47]
  406f80:	cbz	w8, 406fb8 <__fxstatat@plt+0x3f48>
  406f84:	ldr	w1, [x19, #16]
  406f88:	mov	x0, x21
  406f8c:	bl	4084f4 <__fxstatat@plt+0x5484>
  406f90:	tbz	w0, #0, 406f9c <__fxstatat@plt+0x3f2c>
  406f94:	mov	w8, wzr
  406f98:	b	406fb8 <__fxstatat@plt+0x3f48>
  406f9c:	mov	x0, x20
  406fa0:	mov	x1, x21
  406fa4:	mov	x2, x19
  406fa8:	bl	406fec <__fxstatat@plt+0x3f7c>
  406fac:	eor	w8, w0, #0x1
  406fb0:	b	406fb8 <__fxstatat@plt+0x3f48>
  406fb4:	mov	w8, #0x1                   	// #1
  406fb8:	ldp	x20, x19, [sp, #32]
  406fbc:	ldr	x21, [sp, #16]
  406fc0:	and	w0, w8, #0x1
  406fc4:	ldp	x29, x30, [sp], #48
  406fc8:	ret
  406fcc:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  406fd0:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  406fd4:	adrp	x3, 414000 <__fxstatat@plt+0x10f90>
  406fd8:	add	x0, x0, #0x352
  406fdc:	add	x1, x1, #0xe59
  406fe0:	add	x3, x3, #0x35f
  406fe4:	mov	w2, #0x6d2                 	// #1746
  406fe8:	bl	402fc0 <__assert_fail@plt>
  406fec:	sub	sp, sp, #0x50
  406ff0:	stp	x29, x30, [sp, #16]
  406ff4:	stp	x24, x23, [sp, #32]
  406ff8:	stp	x22, x21, [sp, #48]
  406ffc:	stp	x20, x19, [sp, #64]
  407000:	mov	x19, x1
  407004:	ldr	w1, [x2, #16]
  407008:	mov	x22, x0
  40700c:	mov	x0, x19
  407010:	add	x29, sp, #0x10
  407014:	mov	x20, x2
  407018:	bl	4084f4 <__fxstatat@plt+0x5484>
  40701c:	tbz	w0, #0, 407070 <__fxstatat@plt+0x4000>
  407020:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  407024:	ldr	x20, [x8, #1168]
  407028:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40702c:	add	x1, x1, #0x40e
  407030:	mov	w2, #0x5                   	// #5
  407034:	mov	x0, xzr
  407038:	bl	402f30 <dcgettext@plt>
  40703c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  407040:	ldr	x21, [x8, #2408]
  407044:	mov	x22, x0
  407048:	mov	w0, #0x4                   	// #4
  40704c:	mov	x1, x19
  407050:	bl	40d378 <__fxstatat@plt+0xa308>
  407054:	mov	x4, x0
  407058:	mov	w1, #0x1                   	// #1
  40705c:	mov	x0, x20
  407060:	mov	x2, x22
  407064:	mov	x3, x21
  407068:	bl	402d20 <__fprintf_chk@plt>
  40706c:	b	40710c <__fxstatat@plt+0x409c>
  407070:	ldr	w0, [x20, #16]
  407074:	add	x1, sp, #0x4
  407078:	add	x24, sp, #0x4
  40707c:	bl	40ac80 <__fxstatat@plt+0x7c10>
  407080:	strb	wzr, [sp, #14]
  407084:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  407088:	ldrb	w9, [x22, #24]
  40708c:	ldr	x21, [x8, #1168]
  407090:	cbz	w9, 4070a0 <__fxstatat@plt+0x4030>
  407094:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407098:	add	x1, x1, #0x3b0
  40709c:	b	4070c4 <__fxstatat@plt+0x4054>
  4070a0:	ldrb	w8, [x22, #21]
  4070a4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4070a8:	add	x1, x1, #0x3b0
  4070ac:	cbnz	w8, 4070c4 <__fxstatat@plt+0x4054>
  4070b0:	ldrb	w8, [x22, #22]
  4070b4:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  4070b8:	add	x9, x9, #0x3dd
  4070bc:	cmp	w8, #0x0
  4070c0:	csel	x1, x9, x1, eq  // eq = none
  4070c4:	mov	w2, #0x5                   	// #5
  4070c8:	mov	x0, xzr
  4070cc:	bl	402f30 <dcgettext@plt>
  4070d0:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4070d4:	ldr	x22, [x8, #2408]
  4070d8:	mov	x23, x0
  4070dc:	mov	w0, #0x4                   	// #4
  4070e0:	mov	x1, x19
  4070e4:	bl	40d378 <__fxstatat@plt+0xa308>
  4070e8:	ldr	w8, [x20, #16]
  4070ec:	mov	x4, x0
  4070f0:	orr	x6, x24, #0x1
  4070f4:	mov	w1, #0x1                   	// #1
  4070f8:	and	x5, x8, #0xfff
  4070fc:	mov	x0, x21
  407100:	mov	x2, x23
  407104:	mov	x3, x22
  407108:	bl	402d20 <__fprintf_chk@plt>
  40710c:	bl	40fef8 <__fxstatat@plt+0xce88>
  407110:	ldp	x20, x19, [sp, #64]
  407114:	ldp	x22, x21, [sp, #48]
  407118:	ldp	x24, x23, [sp, #32]
  40711c:	ldp	x29, x30, [sp, #16]
  407120:	and	w0, w0, #0x1
  407124:	add	sp, sp, #0x50
  407128:	ret
  40712c:	ldrb	w8, [x0]
  407130:	cmp	w8, #0x2e
  407134:	b.ne	407164 <__fxstatat@plt+0x40f4>  // b.any
  407138:	ldrb	w8, [x0, #1]
  40713c:	mov	w9, #0x1                   	// #1
  407140:	cmp	w8, #0x2e
  407144:	cinc	x8, x9, eq  // eq = none
  407148:	ldrb	w8, [x0, x8]
  40714c:	cmp	w8, #0x0
  407150:	cset	w9, eq  // eq = none
  407154:	cmp	w8, #0x2f
  407158:	cset	w8, eq  // eq = none
  40715c:	orr	w0, w9, w8
  407160:	ret
  407164:	mov	w0, wzr
  407168:	ret
  40716c:	sub	sp, sp, #0xe0
  407170:	stp	x29, x30, [sp, #128]
  407174:	str	x27, [sp, #144]
  407178:	stp	x26, x25, [sp, #160]
  40717c:	stp	x24, x23, [sp, #176]
  407180:	stp	x22, x21, [sp, #192]
  407184:	stp	x20, x19, [sp, #208]
  407188:	add	x29, sp, #0x80
  40718c:	mov	x20, x2
  407190:	mov	x19, x1
  407194:	mov	x21, x0
  407198:	bl	4028b0 <strlen@plt>
  40719c:	mov	x26, x0
  4071a0:	mov	x0, x20
  4071a4:	bl	40aa0c <__fxstatat@plt+0x799c>
  4071a8:	mov	x25, x0
  4071ac:	bl	4028b0 <strlen@plt>
  4071b0:	adrp	x27, 426000 <__fxstatat@plt+0x22f90>
  4071b4:	ldr	x23, [x27, #2376]
  4071b8:	mov	x24, x0
  4071bc:	mov	x0, x23
  4071c0:	bl	4028b0 <strlen@plt>
  4071c4:	add	x8, x0, x24
  4071c8:	cmp	x26, x8
  4071cc:	b.ne	40726c <__fxstatat@plt+0x41fc>  // b.any
  4071d0:	mov	x22, x0
  4071d4:	mov	x0, x21
  4071d8:	mov	x1, x25
  4071dc:	mov	x2, x24
  4071e0:	bl	402bc0 <bcmp@plt>
  4071e4:	cbnz	w0, 40726c <__fxstatat@plt+0x41fc>
  4071e8:	add	x0, x21, x24
  4071ec:	mov	x1, x23
  4071f0:	bl	402d30 <strcmp@plt>
  4071f4:	cbnz	w0, 40726c <__fxstatat@plt+0x41fc>
  4071f8:	mov	x0, x20
  4071fc:	bl	4028b0 <strlen@plt>
  407200:	add	x8, x22, x0
  407204:	mov	x21, x0
  407208:	add	x0, x8, #0x1
  40720c:	bl	40fab8 <__fxstatat@plt+0xca48>
  407210:	mov	x3, #0xffffffffffffffff    	// #-1
  407214:	mov	x1, x20
  407218:	mov	x2, x21
  40721c:	mov	x22, x0
  407220:	bl	402f00 <__mempcpy_chk@plt>
  407224:	ldr	x1, [x27, #2376]
  407228:	bl	402eb0 <strcpy@plt>
  40722c:	mov	x1, sp
  407230:	mov	x0, x22
  407234:	bl	411d40 <__fxstatat@plt+0xecd0>
  407238:	mov	w20, w0
  40723c:	mov	x0, x22
  407240:	bl	402db0 <free@plt>
  407244:	cbnz	w20, 40726c <__fxstatat@plt+0x41fc>
  407248:	ldr	x8, [x19, #8]
  40724c:	ldr	x9, [sp, #8]
  407250:	cmp	x8, x9
  407254:	b.ne	40726c <__fxstatat@plt+0x41fc>  // b.any
  407258:	ldr	x8, [x19]
  40725c:	ldr	x9, [sp]
  407260:	cmp	x8, x9
  407264:	cset	w0, eq  // eq = none
  407268:	b	407270 <__fxstatat@plt+0x4200>
  40726c:	mov	w0, wzr
  407270:	ldp	x20, x19, [sp, #208]
  407274:	ldp	x22, x21, [sp, #192]
  407278:	ldp	x24, x23, [sp, #176]
  40727c:	ldp	x26, x25, [sp, #160]
  407280:	ldr	x27, [sp, #144]
  407284:	ldp	x29, x30, [sp, #128]
  407288:	add	sp, sp, #0xe0
  40728c:	ret
  407290:	stp	x29, x30, [sp, #-48]!
  407294:	stp	x20, x19, [sp, #32]
  407298:	mov	x19, x2
  40729c:	mov	x20, x1
  4072a0:	mov	x2, x0
  4072a4:	mov	w1, #0x4                   	// #4
  4072a8:	mov	w0, wzr
  4072ac:	str	x21, [sp, #16]
  4072b0:	mov	x29, sp
  4072b4:	bl	40d2ac <__fxstatat@plt+0xa23c>
  4072b8:	mov	x21, x0
  4072bc:	mov	w0, #0x1                   	// #1
  4072c0:	mov	w1, #0x4                   	// #4
  4072c4:	mov	x2, x20
  4072c8:	bl	40d2ac <__fxstatat@plt+0xa23c>
  4072cc:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4072d0:	mov	x3, x0
  4072d4:	add	x1, x1, #0xfa2
  4072d8:	mov	w0, #0x1                   	// #1
  4072dc:	mov	x2, x21
  4072e0:	bl	402b40 <__printf_chk@plt>
  4072e4:	cbz	x19, 40731c <__fxstatat@plt+0x42ac>
  4072e8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4072ec:	add	x1, x1, #0x421
  4072f0:	mov	w2, #0x5                   	// #5
  4072f4:	mov	x0, xzr
  4072f8:	bl	402f30 <dcgettext@plt>
  4072fc:	mov	x20, x0
  407300:	mov	w0, #0x4                   	// #4
  407304:	mov	x1, x19
  407308:	bl	40d378 <__fxstatat@plt+0xa308>
  40730c:	mov	x2, x0
  407310:	mov	w0, #0x1                   	// #1
  407314:	mov	x1, x20
  407318:	bl	402b40 <__printf_chk@plt>
  40731c:	mov	w0, #0xa                   	// #10
  407320:	bl	402ba0 <putchar_unlocked@plt>
  407324:	ldp	x20, x19, [sp, #32]
  407328:	ldr	x21, [sp, #16]
  40732c:	ldp	x29, x30, [sp], #48
  407330:	ret
  407334:	cbz	x1, 40736c <__fxstatat@plt+0x42fc>
  407338:	ldr	x8, [x0, #8]
  40733c:	b	407348 <__fxstatat@plt+0x42d8>
  407340:	ldr	x1, [x1]
  407344:	cbz	x1, 40736c <__fxstatat@plt+0x42fc>
  407348:	ldr	x9, [x1, #8]
  40734c:	cmp	x9, x8
  407350:	b.ne	407340 <__fxstatat@plt+0x42d0>  // b.any
  407354:	ldr	x9, [x1, #16]
  407358:	ldr	x10, [x0]
  40735c:	cmp	x9, x10
  407360:	b.ne	407340 <__fxstatat@plt+0x42d0>  // b.any
  407364:	mov	w0, #0x1                   	// #1
  407368:	ret
  40736c:	mov	w0, wzr
  407370:	ret
  407374:	sub	sp, sp, #0xf0
  407378:	stp	x29, x30, [sp, #144]
  40737c:	stp	x28, x27, [sp, #160]
  407380:	stp	x26, x25, [sp, #176]
  407384:	stp	x24, x23, [sp, #192]
  407388:	stp	x22, x21, [sp, #208]
  40738c:	stp	x20, x19, [sp, #224]
  407390:	stp	x4, x6, [sp, #40]
  407394:	ldp	q0, q3, [x5]
  407398:	mov	x24, x1
  40739c:	mov	w1, #0x2                   	// #2
  4073a0:	add	x29, sp, #0x90
  4073a4:	stp	q0, q3, [sp, #64]
  4073a8:	ldp	q1, q0, [x5, #48]
  4073ac:	ldr	q2, [x5, #32]
  4073b0:	mov	x21, x7
  4073b4:	mov	x27, x5
  4073b8:	mov	x23, x3
  4073bc:	mov	w26, w2
  4073c0:	mov	x19, x0
  4073c4:	stp	q1, q0, [sp, #112]
  4073c8:	str	q2, [sp, #96]
  4073cc:	bl	40e158 <__fxstatat@plt+0xb0e8>
  4073d0:	str	x0, [sp, #24]
  4073d4:	cbz	x0, 4074e4 <__fxstatat@plt+0x4474>
  4073d8:	ldr	w8, [x27, #4]
  4073dc:	cmp	w8, #0x3
  4073e0:	b.ne	4073ec <__fxstatat@plt+0x437c>  // b.any
  4073e4:	mov	w8, #0x2                   	// #2
  4073e8:	str	w8, [sp, #68]
  4073ec:	ldr	x27, [sp, #24]
  4073f0:	mov	w20, #0x1                   	// #1
  4073f4:	and	w26, w26, #0x1
  4073f8:	str	wzr, [sp, #36]
  4073fc:	b	407408 <__fxstatat@plt+0x4398>
  407400:	mov	w8, wzr
  407404:	tbz	w8, #0, 4074c8 <__fxstatat@plt+0x4458>
  407408:	ldrb	w8, [x27]
  40740c:	cbz	w8, 4074c8 <__fxstatat@plt+0x4458>
  407410:	mov	x0, x19
  407414:	mov	x1, x27
  407418:	mov	x2, xzr
  40741c:	bl	40ade0 <__fxstatat@plt+0x7d70>
  407420:	mov	x28, x0
  407424:	mov	x0, x24
  407428:	mov	x1, x27
  40742c:	mov	x2, xzr
  407430:	bl	40ade0 <__fxstatat@plt+0x7d70>
  407434:	ldp	x4, x8, [sp, #40]
  407438:	mov	x25, x0
  40743c:	add	x5, sp, #0x40
  407440:	add	x7, sp, #0x38
  407444:	ldrb	w8, [x8]
  407448:	mov	x0, x28
  40744c:	mov	x1, x25
  407450:	mov	w2, w26
  407454:	strb	w8, [sp, #56]
  407458:	add	x8, sp, #0x3c
  40745c:	mov	x3, x23
  407460:	mov	w6, wzr
  407464:	stp	x8, xzr, [sp]
  407468:	bl	404dc0 <__fxstatat@plt+0x1d50>
  40746c:	ldrb	w22, [sp, #60]
  407470:	ldrb	w8, [x21]
  407474:	and	w20, w20, w0
  407478:	mov	x0, x25
  40747c:	orr	w8, w8, w22
  407480:	strb	w8, [x21]
  407484:	bl	402db0 <free@plt>
  407488:	mov	x0, x28
  40748c:	bl	402db0 <free@plt>
  407490:	cbnz	w22, 407400 <__fxstatat@plt+0x4390>
  407494:	ldr	w9, [sp, #36]
  407498:	ldrb	w8, [sp, #56]
  40749c:	mov	x0, x27
  4074a0:	and	w9, w9, #0x1
  4074a4:	orr	w8, w8, w9
  4074a8:	cmp	w8, #0x0
  4074ac:	cset	w8, ne  // ne = any
  4074b0:	str	w8, [sp, #36]
  4074b4:	bl	4028b0 <strlen@plt>
  4074b8:	add	x8, x0, x27
  4074bc:	add	x27, x8, #0x1
  4074c0:	mov	w8, #0x1                   	// #1
  4074c4:	tbnz	w8, #0, 407408 <__fxstatat@plt+0x4398>
  4074c8:	ldr	x0, [sp, #24]
  4074cc:	bl	402db0 <free@plt>
  4074d0:	ldr	w8, [sp, #36]
  4074d4:	ldr	x9, [sp, #48]
  4074d8:	and	w8, w8, #0x1
  4074dc:	strb	w8, [x9]
  4074e0:	b	407528 <__fxstatat@plt+0x44b8>
  4074e4:	bl	402fd0 <__errno_location@plt>
  4074e8:	ldr	w20, [x0]
  4074ec:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4074f0:	add	x1, x1, #0x42f
  4074f4:	mov	w2, #0x5                   	// #5
  4074f8:	mov	x0, xzr
  4074fc:	bl	402f30 <dcgettext@plt>
  407500:	mov	x21, x0
  407504:	mov	w0, #0x4                   	// #4
  407508:	mov	x1, x19
  40750c:	bl	40d378 <__fxstatat@plt+0xa308>
  407510:	mov	x3, x0
  407514:	mov	w0, wzr
  407518:	mov	w1, w20
  40751c:	mov	x2, x21
  407520:	bl	4028e0 <error@plt>
  407524:	mov	w20, wzr
  407528:	and	w0, w20, #0x1
  40752c:	ldp	x20, x19, [sp, #224]
  407530:	ldp	x22, x21, [sp, #208]
  407534:	ldp	x24, x23, [sp, #192]
  407538:	ldp	x26, x25, [sp, #176]
  40753c:	ldp	x28, x27, [sp, #160]
  407540:	ldp	x29, x30, [sp, #144]
  407544:	add	sp, sp, #0xf0
  407548:	ret
  40754c:	stp	x29, x30, [sp, #-96]!
  407550:	stp	x28, x27, [sp, #16]
  407554:	stp	x26, x25, [sp, #32]
  407558:	stp	x24, x23, [sp, #48]
  40755c:	stp	x22, x21, [sp, #64]
  407560:	stp	x20, x19, [sp, #80]
  407564:	mov	x29, sp
  407568:	sub	sp, sp, #0x1f0
  40756c:	ldr	w8, [x2, #4]
  407570:	ldr	w24, [x6, #16]
  407574:	ldrb	w27, [x2, #35]
  407578:	mov	x26, x1
  40757c:	cmp	w8, #0x2
  407580:	cset	w8, eq  // eq = none
  407584:	lsl	w1, w8, #15
  407588:	mov	x28, x6
  40758c:	mov	x22, x5
  407590:	mov	w21, w4
  407594:	mov	w25, w3
  407598:	mov	x23, x2
  40759c:	mov	x19, x0
  4075a0:	bl	40ab28 <__fxstatat@plt+0x7ab8>
  4075a4:	tbnz	w0, #31, 4075f8 <__fxstatat@plt+0x4588>
  4075a8:	add	x1, sp, #0xe0
  4075ac:	mov	w20, w0
  4075b0:	bl	411d50 <__fxstatat@plt+0xece0>
  4075b4:	cbz	w0, 407640 <__fxstatat@plt+0x45d0>
  4075b8:	bl	402fd0 <__errno_location@plt>
  4075bc:	ldr	w21, [x0]
  4075c0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4075c4:	add	x1, x1, #0x45b
  4075c8:	mov	w2, #0x5                   	// #5
  4075cc:	mov	x0, xzr
  4075d0:	bl	402f30 <dcgettext@plt>
  4075d4:	mov	x22, x0
  4075d8:	mov	w0, #0x4                   	// #4
  4075dc:	mov	x1, x19
  4075e0:	bl	40d378 <__fxstatat@plt+0xa308>
  4075e4:	mov	x3, x0
  4075e8:	mov	w0, wzr
  4075ec:	mov	w1, w21
  4075f0:	mov	x2, x22
  4075f4:	b	4076d0 <__fxstatat@plt+0x4660>
  4075f8:	bl	402fd0 <__errno_location@plt>
  4075fc:	ldr	w20, [x0]
  407600:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407604:	add	x1, x1, #0x440
  407608:	mov	w2, #0x5                   	// #5
  40760c:	mov	x0, xzr
  407610:	bl	402f30 <dcgettext@plt>
  407614:	mov	x21, x0
  407618:	mov	w0, #0x4                   	// #4
  40761c:	mov	x1, x19
  407620:	bl	40d378 <__fxstatat@plt+0xa308>
  407624:	mov	x3, x0
  407628:	mov	w0, wzr
  40762c:	mov	w1, w20
  407630:	mov	x2, x21
  407634:	bl	4028e0 <error@plt>
  407638:	mov	w24, wzr
  40763c:	b	407734 <__fxstatat@plt+0x46c4>
  407640:	add	x10, sp, #0xe0
  407644:	ldr	x8, [x28, #8]
  407648:	ldr	x9, [x10, #8]
  40764c:	cmp	x8, x9
  407650:	b.ne	40769c <__fxstatat@plt+0x462c>  // b.any
  407654:	ldr	x8, [x28]
  407658:	ldr	x9, [x10]
  40765c:	cmp	x8, x9
  407660:	b.ne	40769c <__fxstatat@plt+0x462c>  // b.any
  407664:	stp	w24, w27, [sp, #52]
  407668:	ldrb	w8, [x22]
  40766c:	str	w21, [sp, #76]
  407670:	str	x22, [sp, #80]
  407674:	cbz	w8, 407758 <__fxstatat@plt+0x46e8>
  407678:	mov	w8, #0x1                   	// #1
  40767c:	str	w8, [sp, #60]
  407680:	ldr	x27, [sp, #80]
  407684:	str	x19, [sp, #64]
  407688:	ldrb	w8, [x27]
  40768c:	cbnz	w8, 4078c8 <__fxstatat@plt+0x4858>
  407690:	str	wzr, [sp, #76]
  407694:	mov	w24, w21
  407698:	b	407964 <__fxstatat@plt+0x48f4>
  40769c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4076a0:	add	x1, x1, #0x46b
  4076a4:	mov	w2, #0x5                   	// #5
  4076a8:	mov	x0, xzr
  4076ac:	bl	402f30 <dcgettext@plt>
  4076b0:	mov	x21, x0
  4076b4:	mov	w0, #0x4                   	// #4
  4076b8:	mov	x1, x19
  4076bc:	bl	40d378 <__fxstatat@plt+0xa308>
  4076c0:	mov	x3, x0
  4076c4:	mov	w0, wzr
  4076c8:	mov	w1, wzr
  4076cc:	mov	x2, x21
  4076d0:	bl	4028e0 <error@plt>
  4076d4:	mov	w24, wzr
  4076d8:	mov	x27, xzr
  4076dc:	mov	w0, w20
  4076e0:	bl	402c40 <close@plt>
  4076e4:	tbz	w0, #31, 40772c <__fxstatat@plt+0x46bc>
  4076e8:	bl	402fd0 <__errno_location@plt>
  4076ec:	ldr	w20, [x0]
  4076f0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4076f4:	add	x1, x1, #0x518
  4076f8:	mov	w2, #0x5                   	// #5
  4076fc:	mov	x0, xzr
  407700:	bl	402f30 <dcgettext@plt>
  407704:	mov	x21, x0
  407708:	mov	w0, #0x4                   	// #4
  40770c:	mov	x1, x19
  407710:	bl	40d378 <__fxstatat@plt+0xa308>
  407714:	mov	x3, x0
  407718:	mov	w0, wzr
  40771c:	mov	w1, w20
  407720:	mov	x2, x21
  407724:	bl	4028e0 <error@plt>
  407728:	mov	w24, wzr
  40772c:	mov	x0, x27
  407730:	bl	402db0 <free@plt>
  407734:	and	w0, w24, #0x1
  407738:	add	sp, sp, #0x1f0
  40773c:	ldp	x20, x19, [sp, #80]
  407740:	ldp	x22, x21, [sp, #64]
  407744:	ldp	x24, x23, [sp, #48]
  407748:	ldp	x26, x25, [sp, #32]
  40774c:	ldp	x28, x27, [sp, #16]
  407750:	ldp	x29, x30, [sp], #96
  407754:	ret
  407758:	ldrb	w8, [x23, #35]
  40775c:	mov	x0, x26
  407760:	cmp	w8, #0x0
  407764:	mov	w8, #0x201                 	// #513
  407768:	csinc	w1, w8, wzr, ne  // ne = any
  40776c:	bl	40ab28 <__fxstatat@plt+0x7ab8>
  407770:	mov	w21, w0
  407774:	bl	402fd0 <__errno_location@plt>
  407778:	ldrb	w8, [x23, #33]
  40777c:	ldr	w22, [x0]
  407780:	mov	x27, x0
  407784:	cbz	w8, 407790 <__fxstatat@plt+0x4720>
  407788:	tbz	w21, #31, 40779c <__fxstatat@plt+0x472c>
  40778c:	b	4077c4 <__fxstatat@plt+0x4754>
  407790:	tbnz	w21, #31, 4077c4 <__fxstatat@plt+0x4754>
  407794:	ldrb	w8, [x23, #37]
  407798:	cbz	w8, 4077c4 <__fxstatat@plt+0x4754>
  40779c:	ldrb	w1, [x23, #37]
  4077a0:	mov	x0, x26
  4077a4:	mov	w2, wzr
  4077a8:	mov	x3, x23
  4077ac:	bl	404c04 <__fxstatat@plt+0x1b94>
  4077b0:	ldrb	w8, [x23, #38]
  4077b4:	cbz	w8, 4077c4 <__fxstatat@plt+0x4754>
  4077b8:	mov	w9, wzr
  4077bc:	mov	w8, #0x3                   	// #3
  4077c0:	b	4077d0 <__fxstatat@plt+0x4760>
  4077c4:	tbnz	w21, #31, 407800 <__fxstatat@plt+0x4790>
  4077c8:	mov	w8, wzr
  4077cc:	mov	w9, #0x1                   	// #1
  4077d0:	cmp	w9, #0x0
  4077d4:	cset	w24, ne  // ne = any
  4077d8:	cmp	w8, #0x3
  4077dc:	mov	x27, xzr
  4077e0:	str	w9, [sp, #60]
  4077e4:	b.eq	4077f8 <__fxstatat@plt+0x4788>  // b.none
  4077e8:	cmp	w8, #0x2
  4077ec:	b.eq	4076dc <__fxstatat@plt+0x466c>  // b.none
  4077f0:	cbz	w8, 407680 <__fxstatat@plt+0x4610>
  4077f4:	b	407734 <__fxstatat@plt+0x46c4>
  4077f8:	mov	w24, w21
  4077fc:	b	407a88 <__fxstatat@plt+0x4a18>
  407800:	ldrb	w8, [x23, #22]
  407804:	cbz	w8, 4077c8 <__fxstatat@plt+0x4758>
  407808:	mov	x0, x26
  40780c:	bl	403000 <unlink@plt>
  407810:	cbz	w0, 40785c <__fxstatat@plt+0x47ec>
  407814:	ldr	w24, [x27]
  407818:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40781c:	add	x1, x1, #0x21
  407820:	mov	w2, #0x5                   	// #5
  407824:	mov	x0, xzr
  407828:	bl	402f30 <dcgettext@plt>
  40782c:	mov	x27, x0
  407830:	mov	w0, #0x4                   	// #4
  407834:	mov	x1, x26
  407838:	bl	40d378 <__fxstatat@plt+0xa308>
  40783c:	mov	x3, x0
  407840:	mov	w0, wzr
  407844:	mov	w1, w24
  407848:	mov	x2, x27
  40784c:	bl	4028e0 <error@plt>
  407850:	mov	w9, wzr
  407854:	mov	w8, #0x2                   	// #2
  407858:	b	4077d0 <__fxstatat@plt+0x4760>
  40785c:	ldrb	w8, [x23, #46]
  407860:	cbz	w8, 407898 <__fxstatat@plt+0x4828>
  407864:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407868:	add	x1, x1, #0x32
  40786c:	mov	w2, #0x5                   	// #5
  407870:	mov	x0, xzr
  407874:	bl	402f30 <dcgettext@plt>
  407878:	mov	x24, x0
  40787c:	mov	w0, #0x4                   	// #4
  407880:	mov	x1, x26
  407884:	bl	40d378 <__fxstatat@plt+0xa308>
  407888:	mov	x2, x0
  40788c:	mov	w0, #0x1                   	// #1
  407890:	mov	x1, x24
  407894:	bl	402b40 <__printf_chk@plt>
  407898:	ldr	x9, [sp, #80]
  40789c:	mov	w8, #0x1                   	// #1
  4078a0:	strb	w8, [x9]
  4078a4:	ldrb	w8, [x23, #33]
  4078a8:	cbz	w8, 4077c8 <__fxstatat@plt+0x4758>
  4078ac:	mov	w3, #0x1                   	// #1
  4078b0:	mov	x0, x19
  4078b4:	mov	x1, x26
  4078b8:	mov	x4, x23
  4078bc:	bl	4049dc <__fxstatat@plt+0x196c>
  4078c0:	tbnz	w0, #0, 4077c8 <__fxstatat@plt+0x4758>
  4078c4:	b	407850 <__fxstatat@plt+0x47e0>
  4078c8:	ldr	w8, [sp, #76]
  4078cc:	mov	w1, #0xc1                  	// #193
  4078d0:	mov	x0, x26
  4078d4:	mov	w19, w25
  4078d8:	bic	w27, w25, w8
  4078dc:	mov	w2, w27
  4078e0:	mov	x25, x26
  4078e4:	bl	40ab28 <__fxstatat@plt+0x7ab8>
  4078e8:	mov	w21, w0
  4078ec:	bl	402fd0 <__errno_location@plt>
  4078f0:	ldr	w22, [x0]
  4078f4:	mov	w26, w21
  4078f8:	tbz	w21, #31, 407910 <__fxstatat@plt+0x48a0>
  4078fc:	cmp	w22, #0x11
  407900:	b.ne	407910 <__fxstatat@plt+0x48a0>  // b.any
  407904:	ldrb	w8, [x23, #24]
  407908:	cbz	w8, 40798c <__fxstatat@plt+0x491c>
  40790c:	mov	w22, #0x11                  	// #17
  407910:	ldr	x27, [sp, #80]
  407914:	cmp	w22, #0x15
  407918:	mov	w24, w26
  40791c:	mov	x26, x25
  407920:	b.ne	40793c <__fxstatat@plt+0x48cc>  // b.any
  407924:	tbz	w24, #31, 40793c <__fxstatat@plt+0x48cc>
  407928:	ldrb	w8, [x26]
  40792c:	mov	w25, w19
  407930:	cbnz	w8, 407944 <__fxstatat@plt+0x48d4>
  407934:	mov	w22, #0x15                  	// #21
  407938:	b	407960 <__fxstatat@plt+0x48f0>
  40793c:	mov	w25, w19
  407940:	b	407960 <__fxstatat@plt+0x48f0>
  407944:	mov	x0, x26
  407948:	bl	4028b0 <strlen@plt>
  40794c:	add	x8, x0, x26
  407950:	ldurb	w8, [x8, #-1]
  407954:	cmp	w8, #0x2f
  407958:	mov	w8, #0x14                  	// #20
  40795c:	cinc	w22, w8, ne  // ne = any
  407960:	ldr	x19, [sp, #64]
  407964:	tbz	w24, #31, 407a30 <__fxstatat@plt+0x49c0>
  407968:	cmp	w22, #0x2
  40796c:	b.ne	4079f8 <__fxstatat@plt+0x4988>  // b.any
  407970:	ldrb	w8, [x27]
  407974:	cbnz	w8, 4079f8 <__fxstatat@plt+0x4988>
  407978:	ldrb	w8, [x23, #24]
  40797c:	cbnz	w8, 4079f8 <__fxstatat@plt+0x4988>
  407980:	mov	w8, #0x1                   	// #1
  407984:	strb	w8, [x27]
  407988:	b	4078c8 <__fxstatat@plt+0x4858>
  40798c:	mov	x24, x0
  407990:	sub	x1, x29, #0x90
  407994:	mov	x0, x25
  407998:	bl	411d60 <__fxstatat@plt+0xecf0>
  40799c:	cbnz	w0, 4079d4 <__fxstatat@plt+0x4964>
  4079a0:	ldur	w8, [x29, #-128]
  4079a4:	and	w8, w8, #0xf000
  4079a8:	cmp	w8, #0xa, lsl #12
  4079ac:	b.ne	4079d4 <__fxstatat@plt+0x4964>  // b.any
  4079b0:	ldrb	w8, [x23, #48]
  4079b4:	cbz	w8, 407ae8 <__fxstatat@plt+0x4a78>
  4079b8:	mov	w1, #0x41                  	// #65
  4079bc:	mov	x0, x25
  4079c0:	mov	w2, w27
  4079c4:	bl	40ab28 <__fxstatat@plt+0x7ab8>
  4079c8:	ldr	w22, [x24]
  4079cc:	mov	w26, w0
  4079d0:	b	4079d8 <__fxstatat@plt+0x4968>
  4079d4:	mov	w22, #0x11                  	// #17
  4079d8:	mov	w8, #0x1                   	// #1
  4079dc:	ldr	x27, [sp, #80]
  4079e0:	cbnz	w8, 407914 <__fxstatat@plt+0x48a4>
  4079e4:	ldr	w8, [sp, #60]
  4079e8:	ldr	x19, [sp, #64]
  4079ec:	mov	x27, xzr
  4079f0:	and	w24, w8, #0x1
  4079f4:	b	4076dc <__fxstatat@plt+0x466c>
  4079f8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4079fc:	add	x1, x1, #0x4cb
  407a00:	mov	w2, #0x5                   	// #5
  407a04:	mov	x0, xzr
  407a08:	bl	402f30 <dcgettext@plt>
  407a0c:	mov	x23, x0
  407a10:	mov	w0, #0x4                   	// #4
  407a14:	mov	x1, x26
  407a18:	bl	40d378 <__fxstatat@plt+0xa308>
  407a1c:	mov	x3, x0
  407a20:	mov	w0, wzr
  407a24:	mov	w1, w22
  407a28:	mov	x2, x23
  407a2c:	b	4076d0 <__fxstatat@plt+0x4660>
  407a30:	sub	x1, x29, #0x90
  407a34:	mov	w0, w24
  407a38:	bl	411d50 <__fxstatat@plt+0xece0>
  407a3c:	cbz	w0, 407b38 <__fxstatat@plt+0x4ac8>
  407a40:	bl	402fd0 <__errno_location@plt>
  407a44:	ldr	w22, [x0]
  407a48:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407a4c:	add	x1, x1, #0x45b
  407a50:	mov	w2, #0x5                   	// #5
  407a54:	mov	x0, xzr
  407a58:	bl	402f30 <dcgettext@plt>
  407a5c:	mov	x23, x0
  407a60:	mov	w0, #0x4                   	// #4
  407a64:	mov	x1, x26
  407a68:	bl	40d378 <__fxstatat@plt+0xa308>
  407a6c:	mov	x3, x0
  407a70:	mov	w0, wzr
  407a74:	mov	w1, w22
  407a78:	mov	x2, x23
  407a7c:	bl	4028e0 <error@plt>
  407a80:	str	wzr, [sp, #60]
  407a84:	mov	x27, xzr
  407a88:	mov	w0, w24
  407a8c:	bl	402c40 <close@plt>
  407a90:	tbnz	w0, #31, 407aa0 <__fxstatat@plt+0x4a30>
  407a94:	ldr	w8, [sp, #60]
  407a98:	and	w24, w8, #0x1
  407a9c:	b	4076dc <__fxstatat@plt+0x466c>
  407aa0:	bl	402fd0 <__errno_location@plt>
  407aa4:	ldr	w22, [x0]
  407aa8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407aac:	add	x1, x1, #0x518
  407ab0:	mov	w2, #0x5                   	// #5
  407ab4:	mov	x0, xzr
  407ab8:	bl	402f30 <dcgettext@plt>
  407abc:	mov	x23, x0
  407ac0:	mov	w0, #0x4                   	// #4
  407ac4:	mov	x1, x26
  407ac8:	bl	40d378 <__fxstatat@plt+0xa308>
  407acc:	mov	x3, x0
  407ad0:	mov	w0, wzr
  407ad4:	mov	w1, w22
  407ad8:	mov	x2, x23
  407adc:	bl	4028e0 <error@plt>
  407ae0:	mov	w24, wzr
  407ae4:	b	4076dc <__fxstatat@plt+0x466c>
  407ae8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407aec:	add	x1, x1, #0x4a3
  407af0:	mov	w2, #0x5                   	// #5
  407af4:	mov	x0, xzr
  407af8:	bl	402f30 <dcgettext@plt>
  407afc:	mov	x22, x0
  407b00:	mov	w0, #0x4                   	// #4
  407b04:	mov	x1, x25
  407b08:	bl	40d378 <__fxstatat@plt+0xa308>
  407b0c:	mov	x3, x0
  407b10:	mov	w0, wzr
  407b14:	mov	w1, wzr
  407b18:	mov	x2, x22
  407b1c:	bl	4028e0 <error@plt>
  407b20:	mov	w8, wzr
  407b24:	mov	w22, #0x11                  	// #17
  407b28:	str	wzr, [sp, #60]
  407b2c:	ldr	x27, [sp, #80]
  407b30:	cbnz	w8, 407914 <__fxstatat@plt+0x48a4>
  407b34:	b	4079e4 <__fxstatat@plt+0x4974>
  407b38:	ldr	w21, [sp, #56]
  407b3c:	str	w24, [sp, #48]
  407b40:	cmp	w21, #0x0
  407b44:	cset	w8, ne  // ne = any
  407b48:	cbz	w21, 407c24 <__fxstatat@plt+0x4bb4>
  407b4c:	ldr	w8, [x23, #56]
  407b50:	add	x22, sp, #0xe0
  407b54:	cbz	w8, 407b88 <__fxstatat@plt+0x4b18>
  407b58:	mov	w0, w24
  407b5c:	mov	w1, w20
  407b60:	bl	408540 <__fxstatat@plt+0x54d0>
  407b64:	cbz	w0, 407b90 <__fxstatat@plt+0x4b20>
  407b68:	ldr	w8, [x23, #56]
  407b6c:	ldr	w10, [sp, #60]
  407b70:	cmp	w8, #0x2
  407b74:	csel	w9, w21, wzr, ne  // ne = any
  407b78:	b.eq	407ba0 <__fxstatat@plt+0x4b30>  // b.none
  407b7c:	mov	w8, wzr
  407b80:	mov	w21, w9
  407b84:	b	407c0c <__fxstatat@plt+0x4b9c>
  407b88:	mov	w8, #0x1                   	// #1
  407b8c:	b	407c28 <__fxstatat@plt+0x4bb8>
  407b90:	ldr	w10, [sp, #60]
  407b94:	mov	w8, wzr
  407b98:	mov	w21, wzr
  407b9c:	b	407c0c <__fxstatat@plt+0x4b9c>
  407ba0:	bl	402fd0 <__errno_location@plt>
  407ba4:	ldr	w22, [x0]
  407ba8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407bac:	add	x1, x1, #0x4e9
  407bb0:	mov	w2, #0x5                   	// #5
  407bb4:	mov	x0, xzr
  407bb8:	bl	402f30 <dcgettext@plt>
  407bbc:	mov	x24, x0
  407bc0:	mov	w1, #0x4                   	// #4
  407bc4:	mov	w0, wzr
  407bc8:	mov	x2, x26
  407bcc:	bl	40d2ac <__fxstatat@plt+0xa23c>
  407bd0:	mov	x27, x0
  407bd4:	mov	w0, #0x1                   	// #1
  407bd8:	mov	w1, #0x4                   	// #4
  407bdc:	mov	x2, x19
  407be0:	bl	40d2ac <__fxstatat@plt+0xa23c>
  407be4:	mov	x2, x24
  407be8:	ldr	w24, [sp, #48]
  407bec:	ldr	w21, [sp, #56]
  407bf0:	mov	x4, x0
  407bf4:	mov	w0, wzr
  407bf8:	mov	w1, w22
  407bfc:	mov	x3, x27
  407c00:	bl	4028e0 <error@plt>
  407c04:	mov	w10, wzr
  407c08:	mov	w8, #0x3                   	// #3
  407c0c:	cmp	w8, #0x3
  407c10:	str	w10, [sp, #60]
  407c14:	b.eq	407a84 <__fxstatat@plt+0x4a14>  // b.none
  407c18:	cbnz	w8, 407734 <__fxstatat@plt+0x46c4>
  407c1c:	ldr	w24, [sp, #48]
  407c20:	and	w8, w21, #0x1
  407c24:	add	x22, sp, #0xe0
  407c28:	cbz	w8, 407cc8 <__fxstatat@plt+0x4c58>
  407c2c:	str	w25, [sp, #44]
  407c30:	bl	402c00 <getpagesize@plt>
  407c34:	ldp	q0, q1, [x22, #192]
  407c38:	ldp	q2, q3, [x22, #224]
  407c3c:	sxtw	x27, w0
  407c40:	add	x0, sp, #0x60
  407c44:	stp	q0, q1, [sp, #160]
  407c48:	ldp	q0, q1, [x22, #128]
  407c4c:	stp	q2, q3, [sp, #192]
  407c50:	str	q0, [sp, #96]
  407c54:	ldp	q2, q0, [x22, #160]
  407c58:	stp	q1, q2, [sp, #112]
  407c5c:	str	q0, [sp, #144]
  407c60:	bl	408560 <__fxstatat@plt+0x54f0>
  407c64:	ldur	w8, [x29, #-88]
  407c68:	mov	x22, x0
  407c6c:	mov	w9, #0x200                 	// #512
  407c70:	mov	w3, #0x2                   	// #2
  407c74:	cmp	w8, #0x0
  407c78:	mov	w0, w20
  407c7c:	mov	x1, xzr
  407c80:	mov	x2, xzr
  407c84:	csel	w21, w8, w9, gt
  407c88:	bl	40aae0 <__fxstatat@plt+0x7a70>
  407c8c:	add	x0, sp, #0xe0
  407c90:	bl	408578 <__fxstatat@plt+0x5508>
  407c94:	ldur	w8, [x29, #-128]
  407c98:	str	w0, [sp, #40]
  407c9c:	and	w8, w8, #0xf000
  407ca0:	cmp	w8, #0x8, lsl #12
  407ca4:	b.ne	407dd8 <__fxstatat@plt+0x4d68>  // b.any
  407ca8:	ldr	w8, [x23, #12]
  407cac:	cmp	w8, #0x3
  407cb0:	cset	w9, eq  // eq = none
  407cb4:	cmp	w8, #0x2
  407cb8:	cset	w8, eq  // eq = none
  407cbc:	and	w8, w0, w8
  407cc0:	orr	w8, w9, w8
  407cc4:	b	407ddc <__fxstatat@plt+0x4d6c>
  407cc8:	mov	x27, xzr
  407ccc:	ldrb	w8, [x23, #31]
  407cd0:	cbz	w8, 407d6c <__fxstatat@plt+0x4cfc>
  407cd4:	mov	x0, x28
  407cd8:	bl	40e45c <__fxstatat@plt+0xb3ec>
  407cdc:	stp	x0, x1, [sp, #96]
  407ce0:	mov	x0, x28
  407ce4:	bl	40e474 <__fxstatat@plt+0xb404>
  407ce8:	ldr	w24, [sp, #48]
  407cec:	stp	x0, x1, [sp, #112]
  407cf0:	add	x2, sp, #0x60
  407cf4:	mov	x1, x26
  407cf8:	mov	w0, w24
  407cfc:	bl	40edc0 <__fxstatat@plt+0xbd50>
  407d00:	cbz	w0, 407d5c <__fxstatat@plt+0x4cec>
  407d04:	bl	402fd0 <__errno_location@plt>
  407d08:	ldr	w22, [x0]
  407d0c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  407d10:	add	x1, x1, #0x2d2
  407d14:	mov	w2, #0x5                   	// #5
  407d18:	mov	x0, xzr
  407d1c:	bl	402f30 <dcgettext@plt>
  407d20:	mov	x24, x0
  407d24:	mov	w0, #0x4                   	// #4
  407d28:	mov	x1, x26
  407d2c:	bl	40d378 <__fxstatat@plt+0xa308>
  407d30:	mov	x2, x24
  407d34:	ldr	w24, [sp, #48]
  407d38:	mov	x3, x0
  407d3c:	mov	w0, wzr
  407d40:	mov	w1, w22
  407d44:	bl	4028e0 <error@plt>
  407d48:	ldrb	w8, [x23, #36]
  407d4c:	cbz	w8, 407d5c <__fxstatat@plt+0x4cec>
  407d50:	str	wzr, [sp, #60]
  407d54:	mov	w8, #0x3                   	// #3
  407d58:	b	407d60 <__fxstatat@plt+0x4cf0>
  407d5c:	mov	w8, wzr
  407d60:	cmp	w8, #0x3
  407d64:	b.eq	407a88 <__fxstatat@plt+0x4a18>  // b.none
  407d68:	cbnz	w8, 407734 <__fxstatat@plt+0x46c4>
  407d6c:	ldrb	w8, [x23, #29]
  407d70:	cbz	w8, 407eb0 <__fxstatat@plt+0x4e40>
  407d74:	ldr	w8, [x28, #24]
  407d78:	ldur	w9, [x29, #-120]
  407d7c:	ldr	w24, [sp, #48]
  407d80:	ldr	w21, [sp, #76]
  407d84:	cmp	w8, w9
  407d88:	b.ne	407d9c <__fxstatat@plt+0x4d2c>  // b.any
  407d8c:	ldr	w8, [x28, #28]
  407d90:	ldur	w9, [x29, #-116]
  407d94:	cmp	w8, w9
  407d98:	b.eq	407eb8 <__fxstatat@plt+0x4e48>  // b.none
  407d9c:	ldr	x8, [sp, #80]
  407da0:	sub	x5, x29, #0x90
  407da4:	mov	x0, x23
  407da8:	mov	x1, x26
  407dac:	ldrb	w4, [x8]
  407db0:	mov	w2, w24
  407db4:	mov	x3, x28
  407db8:	bl	408228 <__fxstatat@plt+0x51b8>
  407dbc:	cmn	w0, #0x1
  407dc0:	b.eq	40803c <__fxstatat@plt+0x4fcc>  // b.none
  407dc4:	cbnz	w0, 407eb8 <__fxstatat@plt+0x4e48>
  407dc8:	ldr	w8, [sp, #52]
  407dcc:	and	w8, w8, #0xfffff1ff
  407dd0:	str	w8, [sp, #52]
  407dd4:	b	407eb8 <__fxstatat@plt+0x4e48>
  407dd8:	mov	w8, wzr
  407ddc:	str	w8, [sp, #56]
  407de0:	tbnz	w8, #0, 407e74 <__fxstatat@plt+0x4e04>
  407de4:	str	x21, [sp, #32]
  407de8:	mov	x21, x27
  407dec:	add	x27, sp, #0xe0
  407df0:	ldp	q0, q1, [x27, #64]
  407df4:	ldp	q2, q3, [x27, #96]
  407df8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407dfc:	add	x0, sp, #0x60
  407e00:	stp	q0, q1, [sp, #160]
  407e04:	ldp	q0, q1, [x27]
  407e08:	stp	q2, q3, [sp, #192]
  407e0c:	sub	x24, x8, x21
  407e10:	str	q0, [sp, #96]
  407e14:	ldp	q2, q0, [x27, #32]
  407e18:	stp	q1, q2, [sp, #112]
  407e1c:	str	q0, [sp, #144]
  407e20:	bl	408560 <__fxstatat@plt+0x54f0>
  407e24:	mov	x1, x22
  407e28:	mov	x2, x24
  407e2c:	bl	40a6d8 <__fxstatat@plt+0x7668>
  407e30:	ldr	w8, [sp, #240]
  407e34:	ldr	x9, [x27, #48]
  407e38:	mov	w10, #0x8000                	// #32768
  407e3c:	mov	x27, x21
  407e40:	and	w8, w8, #0xf000
  407e44:	cmp	x9, x22
  407e48:	ccmp	w8, w10, #0x0, cc  // cc = lo, ul, last
  407e4c:	csinc	x8, x22, x9, ne  // ne = any
  407e50:	add	x8, x0, x8
  407e54:	sub	x8, x8, #0x1
  407e58:	udiv	x8, x8, x0
  407e5c:	mul	x8, x8, x0
  407e60:	sub	x9, x8, #0x1
  407e64:	ldr	x21, [sp, #32]
  407e68:	cmp	x9, x24
  407e6c:	ldr	w24, [sp, #48]
  407e70:	csel	x22, x8, x0, cc  // cc = lo, ul, last
  407e74:	add	x0, x22, x27
  407e78:	sxtw	x25, w21
  407e7c:	bl	40fab8 <__fxstatat@plt+0xca48>
  407e80:	mov	x1, x27
  407e84:	mov	x27, x0
  407e88:	bl	4085b0 <__fxstatat@plt+0x5540>
  407e8c:	ldr	w8, [sp, #40]
  407e90:	mov	x21, x0
  407e94:	tbz	w8, #0, 407fd0 <__fxstatat@plt+0x4f60>
  407e98:	add	x8, sp, #0xe0
  407e9c:	ldr	x5, [x8, #48]
  407ea0:	ldr	w8, [sp, #56]
  407ea4:	cbz	w8, 407f78 <__fxstatat@plt+0x4f08>
  407ea8:	ldr	w6, [x23, #12]
  407eac:	b	407f7c <__fxstatat@plt+0x4f0c>
  407eb0:	ldr	w24, [sp, #48]
  407eb4:	ldr	w21, [sp, #76]
  407eb8:	ldrb	w8, [x23, #39]
  407ebc:	cbz	w8, 407f34 <__fxstatat@plt+0x4ec4>
  407ec0:	ldurb	w8, [x29, #-128]
  407ec4:	tbnz	w8, #7, 407eec <__fxstatat@plt+0x4e7c>
  407ec8:	bl	402910 <geteuid@plt>
  407ecc:	cbz	w0, 407eec <__fxstatat@plt+0x4e7c>
  407ed0:	mov	w2, #0x180                 	// #384
  407ed4:	mov	w0, w24
  407ed8:	mov	x1, x26
  407edc:	bl	408d24 <__fxstatat@plt+0x5cb4>
  407ee0:	cmp	w0, #0x0
  407ee4:	cset	w22, eq  // eq = none
  407ee8:	b	407ef0 <__fxstatat@plt+0x4e80>
  407eec:	mov	w22, wzr
  407ef0:	mov	x0, x19
  407ef4:	mov	w1, w20
  407ef8:	mov	x2, x26
  407efc:	mov	w3, w24
  407f00:	mov	x4, x23
  407f04:	bl	408420 <__fxstatat@plt+0x53b0>
  407f08:	tbnz	w0, #0, 407f20 <__fxstatat@plt+0x4eb0>
  407f0c:	ldrb	w8, [x23, #40]
  407f10:	cmp	w8, #0x0
  407f14:	ldr	w8, [sp, #60]
  407f18:	csel	w8, w8, wzr, eq  // eq = none
  407f1c:	str	w8, [sp, #60]
  407f20:	cbz	w22, 407f34 <__fxstatat@plt+0x4ec4>
  407f24:	bic	w2, w25, w21
  407f28:	mov	w0, w24
  407f2c:	mov	x1, x26
  407f30:	bl	408d24 <__fxstatat@plt+0x5cb4>
  407f34:	ldrb	w8, [x23, #30]
  407f38:	cbnz	w8, 407f44 <__fxstatat@plt+0x4ed4>
  407f3c:	ldrb	w8, [x23, #24]
  407f40:	cbz	w8, 408044 <__fxstatat@plt+0x4fd4>
  407f44:	ldr	w4, [sp, #52]
  407f48:	mov	x0, x19
  407f4c:	mov	w1, w20
  407f50:	mov	x2, x26
  407f54:	mov	w3, w24
  407f58:	bl	40999c <__fxstatat@plt+0x692c>
  407f5c:	cbz	w0, 407a88 <__fxstatat@plt+0x4a18>
  407f60:	ldrb	w8, [x23, #36]
  407f64:	cmp	w8, #0x0
  407f68:	ldr	w8, [sp, #60]
  407f6c:	csel	w8, w8, wzr, eq  // eq = none
  407f70:	str	w8, [sp, #60]
  407f74:	b	407a88 <__fxstatat@plt+0x4a18>
  407f78:	mov	w6, #0x1                   	// #1
  407f7c:	add	x8, sp, #0x60
  407f80:	mov	w0, w20
  407f84:	mov	w1, w24
  407f88:	mov	x2, x21
  407f8c:	mov	x3, x22
  407f90:	mov	x4, x25
  407f94:	mov	x7, x19
  407f98:	stp	x26, x8, [sp]
  407f9c:	bl	4085c4 <__fxstatat@plt+0x5554>
  407fa0:	ldrb	w8, [sp, #96]
  407fa4:	ldr	w11, [sp, #60]
  407fa8:	mov	w9, #0x3                   	// #3
  407fac:	mov	w10, #0x5                   	// #5
  407fb0:	cmp	w8, #0x0
  407fb4:	csel	w8, w9, wzr, eq  // eq = none
  407fb8:	csel	w9, wzr, w11, eq  // eq = none
  407fbc:	tst	w0, #0x1
  407fc0:	csel	w8, w10, w8, ne  // ne = any
  407fc4:	csel	w11, w11, w9, ne  // ne = any
  407fc8:	str	w11, [sp, #60]
  407fcc:	cbnz	w8, 4080b0 <__fxstatat@plt+0x5040>
  407fd0:	ldr	w9, [sp, #56]
  407fd4:	ldr	w8, [x23, #12]
  407fd8:	mov	x10, #0xffffffffffffffff    	// #-1
  407fdc:	mov	w0, w20
  407fe0:	cmp	w9, #0x0
  407fe4:	csel	x4, x25, xzr, ne  // ne = any
  407fe8:	cmp	w8, #0x3
  407fec:	cset	w5, eq  // eq = none
  407ff0:	add	x8, sp, #0x5c
  407ff4:	add	x9, sp, #0x60
  407ff8:	mov	w1, w24
  407ffc:	mov	x2, x21
  408000:	mov	x3, x22
  408004:	mov	x6, x19
  408008:	mov	x7, x26
  40800c:	stp	x9, x8, [sp, #8]
  408010:	str	x10, [sp]
  408014:	bl	4089f0 <__fxstatat@plt+0x5980>
  408018:	tbz	w0, #0, 4080a8 <__fxstatat@plt+0x5038>
  40801c:	ldrb	w8, [sp, #92]
  408020:	cbz	w8, 4080b0 <__fxstatat@plt+0x5040>
  408024:	ldr	x1, [sp, #96]
  408028:	mov	w0, w24
  40802c:	bl	402f60 <ftruncate@plt>
  408030:	tbnz	w0, #31, 408064 <__fxstatat@plt+0x4ff4>
  408034:	mov	w8, wzr
  408038:	b	4080b0 <__fxstatat@plt+0x5040>
  40803c:	str	wzr, [sp, #60]
  408040:	b	407a88 <__fxstatat@plt+0x4a18>
  408044:	ldrb	w8, [x23, #43]
  408048:	cbz	w8, 4080d4 <__fxstatat@plt+0x5064>
  40804c:	ldr	w2, [x23, #16]
  408050:	mov	x0, x26
  408054:	mov	w1, w24
  408058:	bl	409a44 <__fxstatat@plt+0x69d4>
  40805c:	cmp	w0, #0x0
  408060:	b	407f68 <__fxstatat@plt+0x4ef8>
  408064:	bl	402fd0 <__errno_location@plt>
  408068:	ldr	w22, [x0]
  40806c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408070:	add	x1, x1, #0x504
  408074:	mov	w2, #0x5                   	// #5
  408078:	mov	x0, xzr
  40807c:	bl	402f30 <dcgettext@plt>
  408080:	mov	x24, x0
  408084:	mov	w0, #0x4                   	// #4
  408088:	mov	x1, x26
  40808c:	bl	40d378 <__fxstatat@plt+0xa308>
  408090:	mov	x2, x24
  408094:	ldr	w24, [sp, #48]
  408098:	mov	x3, x0
  40809c:	mov	w0, wzr
  4080a0:	mov	w1, w22
  4080a4:	bl	4028e0 <error@plt>
  4080a8:	mov	w8, #0x3                   	// #3
  4080ac:	str	wzr, [sp, #60]
  4080b0:	cmp	w8, #0x5
  4080b4:	b.eq	4080cc <__fxstatat@plt+0x505c>  // b.none
  4080b8:	ldr	w25, [sp, #44]
  4080bc:	cmp	w8, #0x3
  4080c0:	b.eq	407a88 <__fxstatat@plt+0x4a18>  // b.none
  4080c4:	cbnz	w8, 407734 <__fxstatat@plt+0x46c4>
  4080c8:	b	407ccc <__fxstatat@plt+0x4c5c>
  4080cc:	ldr	w25, [sp, #44]
  4080d0:	b	407ccc <__fxstatat@plt+0x4c5c>
  4080d4:	ldrb	w8, [x23, #32]
  4080d8:	cbz	w8, 408118 <__fxstatat@plt+0x50a8>
  4080dc:	ldr	x8, [sp, #80]
  4080e0:	ldrb	w8, [x8]
  4080e4:	cbz	w8, 408118 <__fxstatat@plt+0x50a8>
  4080e8:	bl	406a1c <__fxstatat@plt+0x39ac>
  4080ec:	ldr	w24, [sp, #48]
  4080f0:	mov	w8, #0x1b6                 	// #438
  4080f4:	bic	w2, w8, w0
  4080f8:	mov	x0, x26
  4080fc:	mov	w1, w24
  408100:	bl	409a44 <__fxstatat@plt+0x69d4>
  408104:	ldr	w8, [sp, #60]
  408108:	cmp	w0, #0x0
  40810c:	csel	w8, w8, wzr, eq  // eq = none
  408110:	str	w8, [sp, #60]
  408114:	b	40819c <__fxstatat@plt+0x512c>
  408118:	ldr	w8, [sp, #76]
  40811c:	cbz	w8, 408198 <__fxstatat@plt+0x5128>
  408120:	bl	406a1c <__fxstatat@plt+0x39ac>
  408124:	ldr	w8, [sp, #76]
  408128:	bics	wzr, w8, w0
  40812c:	b.eq	408198 <__fxstatat@plt+0x5128>  // b.none
  408130:	ldr	w0, [sp, #48]
  408134:	mov	x1, x26
  408138:	mov	w2, w25
  40813c:	bl	408d24 <__fxstatat@plt+0x5cb4>
  408140:	cbz	w0, 408198 <__fxstatat@plt+0x5128>
  408144:	bl	402fd0 <__errno_location@plt>
  408148:	ldr	w22, [x0]
  40814c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408150:	add	x1, x1, #0x2ea
  408154:	mov	w2, #0x5                   	// #5
  408158:	mov	x0, xzr
  40815c:	bl	402f30 <dcgettext@plt>
  408160:	mov	x24, x0
  408164:	mov	w0, #0x4                   	// #4
  408168:	mov	x1, x26
  40816c:	bl	40d378 <__fxstatat@plt+0xa308>
  408170:	mov	x3, x0
  408174:	mov	w0, wzr
  408178:	mov	w1, w22
  40817c:	mov	x2, x24
  408180:	bl	4028e0 <error@plt>
  408184:	ldrb	w8, [x23, #36]
  408188:	cmp	w8, #0x0
  40818c:	ldr	w8, [sp, #60]
  408190:	csel	w8, w8, wzr, eq  // eq = none
  408194:	str	w8, [sp, #60]
  408198:	ldr	w24, [sp, #48]
  40819c:	ldr	x19, [sp, #64]
  4081a0:	b	407a88 <__fxstatat@plt+0x4a18>
  4081a4:	stp	x29, x30, [sp, #-32]!
  4081a8:	mov	x0, xzr
  4081ac:	str	x19, [sp, #16]
  4081b0:	mov	x29, sp
  4081b4:	bl	40e248 <__fxstatat@plt+0xb1d8>
  4081b8:	cbnz	w0, 4081c8 <__fxstatat@plt+0x5158>
  4081bc:	ldr	x19, [sp, #16]
  4081c0:	ldp	x29, x30, [sp], #32
  4081c4:	ret
  4081c8:	bl	402fd0 <__errno_location@plt>
  4081cc:	ldr	w19, [x0]
  4081d0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4081d4:	add	x1, x1, #0x5b7
  4081d8:	mov	w2, #0x5                   	// #5
  4081dc:	mov	x0, xzr
  4081e0:	bl	402f30 <dcgettext@plt>
  4081e4:	mov	x2, x0
  4081e8:	mov	w0, #0x1                   	// #1
  4081ec:	mov	w1, w19
  4081f0:	bl	4028e0 <error@plt>
  4081f4:	stp	x29, x30, [sp, #-32]!
  4081f8:	str	x19, [sp, #16]
  4081fc:	mov	x29, sp
  408200:	bl	40f328 <__fxstatat@plt+0xc2b8>
  408204:	cbz	w0, 40821c <__fxstatat@plt+0x51ac>
  408208:	mov	w19, w0
  40820c:	bl	402fd0 <__errno_location@plt>
  408210:	ldr	w8, [x0]
  408214:	cmp	w8, #0x26
  408218:	csel	w0, wzr, w19, eq  // eq = none
  40821c:	ldr	x19, [sp, #16]
  408220:	ldp	x29, x30, [sp], #32
  408224:	ret
  408228:	stp	x29, x30, [sp, #-80]!
  40822c:	str	x25, [sp, #16]
  408230:	stp	x24, x23, [sp, #32]
  408234:	stp	x22, x21, [sp, #48]
  408238:	stp	x20, x19, [sp, #64]
  40823c:	ldp	w23, w21, [x3, #24]
  408240:	mov	w22, w2
  408244:	mov	x20, x1
  408248:	mov	x19, x0
  40824c:	mov	x29, sp
  408250:	tbnz	w4, #0, 408304 <__fxstatat@plt+0x5294>
  408254:	ldrb	w9, [x19, #30]
  408258:	cbnz	w9, 40826c <__fxstatat@plt+0x51fc>
  40825c:	ldrb	w8, [x19, #24]
  408260:	cbnz	w8, 40826c <__fxstatat@plt+0x51fc>
  408264:	ldrb	w8, [x19, #43]
  408268:	cbz	w8, 408304 <__fxstatat@plt+0x5294>
  40826c:	ldr	w8, [x5, #16]
  408270:	cbnz	w9, 40827c <__fxstatat@plt+0x520c>
  408274:	ldrb	w9, [x19, #24]
  408278:	cbz	w9, 408418 <__fxstatat@plt+0x53a8>
  40827c:	add	x9, x3, #0x10
  408280:	ldr	w9, [x9]
  408284:	mov	x0, x20
  408288:	mov	w1, w22
  40828c:	and	w8, w8, w9
  408290:	and	w2, w8, #0x1c0
  408294:	bl	40c0bc <__fxstatat@plt+0x904c>
  408298:	cbz	w0, 4082fc <__fxstatat@plt+0x528c>
  40829c:	mov	x0, x19
  4082a0:	bl	408fec <__fxstatat@plt+0x5f7c>
  4082a4:	tbnz	w0, #0, 4082e8 <__fxstatat@plt+0x5278>
  4082a8:	bl	402fd0 <__errno_location@plt>
  4082ac:	ldr	w24, [x0]
  4082b0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4082b4:	add	x1, x1, #0x5eb
  4082b8:	mov	w2, #0x5                   	// #5
  4082bc:	mov	x0, xzr
  4082c0:	bl	402f30 <dcgettext@plt>
  4082c4:	mov	x25, x0
  4082c8:	mov	w0, #0x4                   	// #4
  4082cc:	mov	x1, x20
  4082d0:	bl	40d378 <__fxstatat@plt+0xa308>
  4082d4:	mov	x3, x0
  4082d8:	mov	w0, wzr
  4082dc:	mov	w1, w24
  4082e0:	mov	x2, x25
  4082e4:	bl	4028e0 <error@plt>
  4082e8:	ldrb	w9, [x19, #36]
  4082ec:	mov	w8, wzr
  4082f0:	neg	w0, w9
  4082f4:	cbnz	w8, 408304 <__fxstatat@plt+0x5294>
  4082f8:	b	408400 <__fxstatat@plt+0x5390>
  4082fc:	mov	w8, #0x1                   	// #1
  408300:	cbz	w8, 408400 <__fxstatat@plt+0x5390>
  408304:	cmn	w22, #0x1
  408308:	b.eq	408354 <__fxstatat@plt+0x52e4>  // b.none
  40830c:	mov	w0, w22
  408310:	mov	w1, w23
  408314:	mov	w2, w21
  408318:	bl	403010 <fchown@plt>
  40831c:	cbz	w0, 4083fc <__fxstatat@plt+0x538c>
  408320:	bl	402fd0 <__errno_location@plt>
  408324:	ldr	w24, [x0]
  408328:	mov	x23, x0
  40832c:	cmp	w24, #0x16
  408330:	b.eq	40833c <__fxstatat@plt+0x52cc>  // b.none
  408334:	cmp	w24, #0x1
  408338:	b.ne	408398 <__fxstatat@plt+0x5328>  // b.any
  40833c:	mov	w1, #0xffffffff            	// #-1
  408340:	mov	w0, w22
  408344:	mov	w2, w21
  408348:	bl	403010 <fchown@plt>
  40834c:	str	w24, [x23]
  408350:	b	408398 <__fxstatat@plt+0x5328>
  408354:	mov	x0, x20
  408358:	mov	w1, w23
  40835c:	mov	w2, w21
  408360:	bl	402d70 <lchown@plt>
  408364:	cbz	w0, 4083fc <__fxstatat@plt+0x538c>
  408368:	bl	402fd0 <__errno_location@plt>
  40836c:	ldr	w23, [x0]
  408370:	mov	x22, x0
  408374:	cmp	w23, #0x16
  408378:	b.eq	408384 <__fxstatat@plt+0x5314>  // b.none
  40837c:	cmp	w23, #0x1
  408380:	b.ne	408398 <__fxstatat@plt+0x5328>  // b.any
  408384:	mov	w1, #0xffffffff            	// #-1
  408388:	mov	x0, x20
  40838c:	mov	w2, w21
  408390:	bl	402d70 <lchown@plt>
  408394:	str	w23, [x22]
  408398:	mov	x0, x19
  40839c:	bl	4069d4 <__fxstatat@plt+0x3964>
  4083a0:	tbnz	w0, #0, 4083f4 <__fxstatat@plt+0x5384>
  4083a4:	bl	402fd0 <__errno_location@plt>
  4083a8:	ldr	w21, [x0]
  4083ac:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  4083b0:	add	x1, x1, #0xd44
  4083b4:	mov	w2, #0x5                   	// #5
  4083b8:	mov	x0, xzr
  4083bc:	bl	402f30 <dcgettext@plt>
  4083c0:	mov	x22, x0
  4083c4:	mov	w0, #0x4                   	// #4
  4083c8:	mov	x1, x20
  4083cc:	bl	40d378 <__fxstatat@plt+0xa308>
  4083d0:	mov	x3, x0
  4083d4:	mov	w0, wzr
  4083d8:	mov	w1, w21
  4083dc:	mov	x2, x22
  4083e0:	bl	4028e0 <error@plt>
  4083e4:	ldrb	w8, [x19, #36]
  4083e8:	cbz	w8, 4083f4 <__fxstatat@plt+0x5384>
  4083ec:	mov	w0, #0xffffffff            	// #-1
  4083f0:	b	408400 <__fxstatat@plt+0x5390>
  4083f4:	mov	w0, wzr
  4083f8:	b	408400 <__fxstatat@plt+0x5390>
  4083fc:	mov	w0, #0x1                   	// #1
  408400:	ldp	x20, x19, [sp, #64]
  408404:	ldp	x22, x21, [sp, #48]
  408408:	ldp	x24, x23, [sp, #32]
  40840c:	ldr	x25, [sp, #16]
  408410:	ldp	x29, x30, [sp], #80
  408414:	ret
  408418:	add	x9, x19, #0x10
  40841c:	b	408280 <__fxstatat@plt+0x5210>
  408420:	sub	sp, sp, #0x30
  408424:	stp	x29, x30, [sp, #32]
  408428:	ldrb	w9, [x4, #35]
  40842c:	mov	x8, x4
  408430:	add	x29, sp, #0x20
  408434:	cbz	w9, 408450 <__fxstatat@plt+0x53e0>
  408438:	ldrb	w9, [x8, #40]
  40843c:	cmp	w9, #0x0
  408440:	cset	w9, ne  // ne = any
  408444:	tbz	w9, #0, 408458 <__fxstatat@plt+0x53e8>
  408448:	mov	w10, wzr
  40844c:	b	408464 <__fxstatat@plt+0x53f4>
  408450:	mov	w9, #0x1                   	// #1
  408454:	tbnz	w9, #0, 408448 <__fxstatat@plt+0x53d8>
  408458:	ldrb	w10, [x8, #41]
  40845c:	cmp	w10, #0x0
  408460:	cset	w10, eq  // eq = none
  408464:	ldrb	w11, [x8, #37]
  408468:	adrp	x4, 409000 <__fxstatat@plt+0x5f90>
  40846c:	add	x4, x4, #0x178
  408470:	cbnz	w11, 408480 <__fxstatat@plt+0x5410>
  408474:	ldrb	w8, [x8, #33]
  408478:	cmp	w8, #0x0
  40847c:	csel	x4, xzr, x4, eq  // eq = none
  408480:	adrp	x8, 409000 <__fxstatat@plt+0x5f90>
  408484:	adrp	x11, 409000 <__fxstatat@plt+0x5f90>
  408488:	add	x8, x8, #0xbc
  40848c:	add	x11, x11, #0x34
  408490:	cmp	w9, #0x0
  408494:	orr	w9, w9, w10
  408498:	adrp	x12, 409000 <__fxstatat@plt+0x5f90>
  40849c:	adrp	x13, 409000 <__fxstatat@plt+0x5f90>
  4084a0:	add	x10, sp, #0x8
  4084a4:	csel	x8, x11, x8, ne  // ne = any
  4084a8:	cmp	w9, #0x0
  4084ac:	add	x12, x12, #0x15c
  4084b0:	add	x13, x13, #0x174
  4084b4:	orr	w14, w3, w1
  4084b8:	csel	x5, x10, xzr, ne  // ne = any
  4084bc:	stp	x12, x13, [sp, #16]
  4084c0:	str	x8, [sp, #8]
  4084c4:	tbnz	w14, #31, 4084d0 <__fxstatat@plt+0x5460>
  4084c8:	bl	402df0 <attr_copy_fd@plt>
  4084cc:	b	4084e0 <__fxstatat@plt+0x5470>
  4084d0:	mov	x1, x2
  4084d4:	mov	x2, x4
  4084d8:	mov	x3, x5
  4084dc:	bl	402e80 <attr_copy_file@plt>
  4084e0:	ldp	x29, x30, [sp, #32]
  4084e4:	cmp	w0, #0x0
  4084e8:	cset	w0, eq  // eq = none
  4084ec:	add	sp, sp, #0x30
  4084f0:	ret
  4084f4:	stp	x29, x30, [sp, #-32]!
  4084f8:	and	w8, w1, #0xf000
  4084fc:	cmp	w8, #0xa, lsl #12
  408500:	str	x19, [sp, #16]
  408504:	mov	x29, sp
  408508:	b.eq	408518 <__fxstatat@plt+0x54a8>  // b.none
  40850c:	mov	x19, x0
  408510:	bl	40fa48 <__fxstatat@plt+0xc9d8>
  408514:	tbz	w0, #0, 408520 <__fxstatat@plt+0x54b0>
  408518:	mov	w0, #0x1                   	// #1
  40851c:	b	408534 <__fxstatat@plt+0x54c4>
  408520:	mov	w1, #0x2                   	// #2
  408524:	mov	x0, x19
  408528:	bl	4029e0 <euidaccess@plt>
  40852c:	cmp	w0, #0x0
  408530:	cset	w0, eq  // eq = none
  408534:	ldr	x19, [sp, #16]
  408538:	ldp	x29, x30, [sp], #32
  40853c:	ret
  408540:	stp	x29, x30, [sp, #-16]!
  408544:	mov	w2, w1
  408548:	mov	w1, #0x9409                	// #37897
  40854c:	movk	w1, #0x4004, lsl #16
  408550:	mov	x29, sp
  408554:	bl	403040 <ioctl@plt>
  408558:	ldp	x29, x30, [sp], #16
  40855c:	ret
  408560:	ldrsw	x0, [x0, #56]
  408564:	cmp	w0, #0x20, lsl #12
  408568:	b.ge	408574 <__fxstatat@plt+0x5504>  // b.tcont
  40856c:	mov	w0, #0x20000               	// #131072
  408570:	ret
  408574:	ret
  408578:	ldr	w8, [x0, #16]
  40857c:	and	w8, w8, #0xf000
  408580:	cmp	w8, #0x8, lsl #12
  408584:	b.ne	4085a8 <__fxstatat@plt+0x5538>  // b.any
  408588:	ldr	x8, [x0, #48]
  40858c:	ldr	x9, [x0, #64]
  408590:	add	x10, x8, #0x1ff
  408594:	cmp	x8, #0x0
  408598:	csel	x8, x10, x8, lt  // lt = tstop
  40859c:	cmp	x9, x8, asr #9
  4085a0:	cset	w0, lt  // lt = tstop
  4085a4:	ret
  4085a8:	mov	w0, wzr
  4085ac:	ret
  4085b0:	add	x8, x0, x1
  4085b4:	sub	x8, x8, #0x1
  4085b8:	udiv	x8, x8, x1
  4085bc:	mul	x0, x8, x1
  4085c0:	ret
  4085c4:	sub	sp, sp, #0xf0
  4085c8:	stp	x29, x30, [sp, #144]
  4085cc:	add	x29, sp, #0x90
  4085d0:	stp	x26, x25, [sp, #176]
  4085d4:	ldp	x8, x25, [x29, #96]
  4085d8:	stur	w1, [x29, #-64]
  4085dc:	sub	x1, x29, #0x30
  4085e0:	stp	x28, x27, [sp, #160]
  4085e4:	stp	x24, x23, [sp, #192]
  4085e8:	stp	x22, x21, [sp, #208]
  4085ec:	stp	x20, x19, [sp, #224]
  4085f0:	stp	x3, x7, [sp, #56]
  4085f4:	mov	w19, w6
  4085f8:	mov	x20, x5
  4085fc:	mov	x22, x4
  408600:	str	x2, [sp, #48]
  408604:	str	x8, [sp, #72]
  408608:	mov	w27, w0
  40860c:	bl	409380 <__fxstatat@plt+0x6310>
  408610:	cmp	w19, #0x3
  408614:	mov	x24, xzr
  408618:	mov	x21, xzr
  40861c:	mov	x23, xzr
  408620:	csel	x8, x22, xzr, eq  // eq = none
  408624:	mov	w26, #0x1                   	// #1
  408628:	str	x25, [sp, #24]
  40862c:	strb	wzr, [x25]
  408630:	str	w19, [sp, #36]
  408634:	str	x8, [sp, #40]
  408638:	sub	x0, x29, #0x30
  40863c:	bl	4093a0 <__fxstatat@plt+0x6330>
  408640:	tbz	w0, #0, 408858 <__fxstatat@plt+0x57e8>
  408644:	ldur	x8, [x29, #-24]
  408648:	cbz	x8, 40886c <__fxstatat@plt+0x57fc>
  40864c:	mov	x8, xzr
  408650:	mov	w19, #0x1                   	// #1
  408654:	ldur	x9, [x29, #-8]
  408658:	mov	w10, #0x18                  	// #24
  40865c:	madd	x8, x8, x10, x9
  408660:	ldp	x9, x8, [x8]
  408664:	add	x10, x8, x9
  408668:	cmp	x9, x20
  40866c:	csel	x11, x20, x9, gt
  408670:	cmp	x10, x20
  408674:	sub	x10, x20, x11
  408678:	csel	x22, x11, x9, gt
  40867c:	csel	x28, x10, x8, gt
  408680:	sub	x8, x22, x23
  408684:	subs	x25, x8, x24
  408688:	b.eq	408794 <__fxstatat@plt+0x5724>  // b.none
  40868c:	mov	w0, w27
  408690:	mov	x1, x22
  408694:	mov	w2, wzr
  408698:	bl	4029f0 <lseek@plt>
  40869c:	tbnz	x0, #63, 4086d4 <__fxstatat@plt+0x5664>
  4086a0:	ldr	w8, [sp, #36]
  4086a4:	cmp	w8, #0x1
  4086a8:	b.ne	408718 <__fxstatat@plt+0x56a8>  // b.any
  4086ac:	ldur	w0, [x29, #-64]
  4086b0:	mov	x1, x25
  4086b4:	bl	408e38 <__fxstatat@plt+0x5dc8>
  4086b8:	tbz	w0, #0, 408744 <__fxstatat@plt+0x56d4>
  4086bc:	cmp	x22, x20
  4086c0:	csel	x21, x20, x22, gt
  4086c4:	mov	w8, #0x1                   	// #1
  4086c8:	mov	w25, wzr
  4086cc:	cbnz	w8, 408794 <__fxstatat@plt+0x5724>
  4086d0:	b	4087e8 <__fxstatat@plt+0x5778>
  4086d4:	bl	402fd0 <__errno_location@plt>
  4086d8:	ldr	w22, [x0]
  4086dc:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4086e0:	mov	w2, #0x5                   	// #5
  4086e4:	mov	x0, xzr
  4086e8:	add	x1, x1, #0x54a
  4086ec:	bl	402f30 <dcgettext@plt>
  4086f0:	ldr	x1, [sp, #64]
  4086f4:	mov	x25, x0
  4086f8:	mov	w0, #0x4                   	// #4
  4086fc:	bl	40d378 <__fxstatat@plt+0xa308>
  408700:	mov	x3, x0
  408704:	mov	w0, wzr
  408708:	mov	w1, w22
  40870c:	mov	x2, x25
  408710:	bl	4028e0 <error@plt>
  408714:	b	40873c <__fxstatat@plt+0x56cc>
  408718:	ldur	w0, [x29, #-64]
  40871c:	ldr	x1, [sp, #72]
  408720:	cmp	w8, #0x3
  408724:	cset	w2, eq  // eq = none
  408728:	mov	x3, x25
  40872c:	bl	408d80 <__fxstatat@plt+0x5d10>
  408730:	tbz	w0, #0, 40873c <__fxstatat@plt+0x56cc>
  408734:	mov	w25, #0x1                   	// #1
  408738:	b	408794 <__fxstatat@plt+0x5724>
  40873c:	mov	w25, wzr
  408740:	b	4087e8 <__fxstatat@plt+0x5778>
  408744:	bl	402fd0 <__errno_location@plt>
  408748:	ldr	w25, [x0]
  40874c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408750:	mov	w2, #0x5                   	// #5
  408754:	mov	x0, xzr
  408758:	add	x1, x1, #0x55a
  40875c:	bl	402f30 <dcgettext@plt>
  408760:	ldr	x2, [sp, #72]
  408764:	mov	x26, x0
  408768:	mov	w1, #0x3                   	// #3
  40876c:	mov	w0, wzr
  408770:	bl	40d478 <__fxstatat@plt+0xa408>
  408774:	mov	x3, x0
  408778:	mov	w0, wzr
  40877c:	mov	w1, w25
  408780:	mov	x2, x26
  408784:	bl	4028e0 <error@plt>
  408788:	mov	w8, wzr
  40878c:	mov	w25, wzr
  408790:	cbz	w8, 4087e8 <__fxstatat@plt+0x5778>
  408794:	ldur	w1, [x29, #-64]
  408798:	ldp	x2, x3, [sp, #48]
  40879c:	ldr	x4, [sp, #40]
  4087a0:	ldp	x6, x7, [sp, #64]
  4087a4:	sub	x8, x29, #0x3c
  4087a8:	str	x8, [sp, #16]
  4087ac:	sub	x8, x29, #0x38
  4087b0:	mov	w5, #0x1                   	// #1
  4087b4:	mov	w0, w27
  4087b8:	stp	x28, x8, [sp]
  4087bc:	bl	4089f0 <__fxstatat@plt+0x5980>
  4087c0:	tbz	w0, #0, 408800 <__fxstatat@plt+0x5790>
  4087c4:	ldur	x8, [x29, #-56]
  4087c8:	ldurb	w9, [x29, #-60]
  4087cc:	cmp	x8, #0x0
  4087d0:	add	x21, x8, x22
  4087d4:	csel	w25, w25, w9, eq  // eq = none
  4087d8:	mov	w8, #0x1                   	// #1
  4087dc:	cbnz	w8, 408808 <__fxstatat@plt+0x5798>
  4087e0:	mov	x24, x28
  4087e4:	mov	x23, x22
  4087e8:	sub	x0, x29, #0x30
  4087ec:	bl	408d54 <__fxstatat@plt+0x5ce4>
  4087f0:	mov	w8, #0x1                   	// #1
  4087f4:	and	w26, w25, #0x1
  4087f8:	cbz	w8, 408834 <__fxstatat@plt+0x57c4>
  4087fc:	b	40884c <__fxstatat@plt+0x57dc>
  408800:	mov	w8, wzr
  408804:	cbz	w8, 4087e0 <__fxstatat@plt+0x5770>
  408808:	cmp	x21, x20
  40880c:	b.ne	408820 <__fxstatat@plt+0x57b0>  // b.any
  408810:	mov	w8, #0x1                   	// #1
  408814:	sturb	w8, [x29, #-15]
  408818:	mov	w8, #0x4                   	// #4
  40881c:	b	408824 <__fxstatat@plt+0x57b4>
  408820:	mov	w8, wzr
  408824:	mov	x24, x28
  408828:	mov	x23, x22
  40882c:	and	w26, w25, #0x1
  408830:	cbnz	w8, 40884c <__fxstatat@plt+0x57dc>
  408834:	ldur	x9, [x29, #-24]
  408838:	mov	w8, w19
  40883c:	add	w19, w19, #0x1
  408840:	cmp	x9, x8
  408844:	b.hi	408654 <__fxstatat@plt+0x55e4>  // b.pmore
  408848:	mov	w8, #0x4                   	// #4
  40884c:	cmp	w8, #0x4
  408850:	b.eq	408878 <__fxstatat@plt+0x5808>  // b.none
  408854:	b	4088a0 <__fxstatat@plt+0x5830>
  408858:	ldurb	w8, [x29, #-15]
  40885c:	cbz	w8, 40888c <__fxstatat@plt+0x581c>
  408860:	mov	w8, #0x2                   	// #2
  408864:	cbz	w8, 4088a4 <__fxstatat@plt+0x5834>
  408868:	b	4088fc <__fxstatat@plt+0x588c>
  40886c:	mov	w8, #0x4                   	// #4
  408870:	cmp	w8, #0x4
  408874:	b.ne	4088a0 <__fxstatat@plt+0x5830>  // b.any
  408878:	sub	x0, x29, #0x30
  40887c:	bl	408d54 <__fxstatat@plt+0x5ce4>
  408880:	mov	w8, wzr
  408884:	cbz	w8, 4088a4 <__fxstatat@plt+0x5834>
  408888:	b	4088fc <__fxstatat@plt+0x588c>
  40888c:	ldurb	w8, [x29, #-16]
  408890:	cbz	w8, 4088b0 <__fxstatat@plt+0x5840>
  408894:	ldr	x9, [sp, #24]
  408898:	mov	w8, #0x1                   	// #1
  40889c:	strb	w8, [x9]
  4088a0:	cbnz	w8, 4088fc <__fxstatat@plt+0x588c>
  4088a4:	ldurb	w8, [x29, #-15]
  4088a8:	cbz	w8, 408638 <__fxstatat@plt+0x55c8>
  4088ac:	b	408904 <__fxstatat@plt+0x5894>
  4088b0:	bl	402fd0 <__errno_location@plt>
  4088b4:	ldr	w22, [x0]
  4088b8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4088bc:	mov	w2, #0x5                   	// #5
  4088c0:	mov	x0, xzr
  4088c4:	add	x1, x1, #0x52b
  4088c8:	bl	402f30 <dcgettext@plt>
  4088cc:	ldr	x2, [sp, #64]
  4088d0:	mov	x25, x0
  4088d4:	mov	w1, #0x3                   	// #3
  4088d8:	mov	w0, wzr
  4088dc:	bl	40d478 <__fxstatat@plt+0xa408>
  4088e0:	mov	x3, x0
  4088e4:	mov	w0, wzr
  4088e8:	mov	w1, w22
  4088ec:	mov	x2, x25
  4088f0:	bl	4028e0 <error@plt>
  4088f4:	mov	w8, #0x1                   	// #1
  4088f8:	cbz	w8, 4088a4 <__fxstatat@plt+0x5834>
  4088fc:	cmp	w8, #0x2
  408900:	b.ne	4089cc <__fxstatat@plt+0x595c>  // b.any
  408904:	cmp	x21, x20
  408908:	cset	w8, ge  // ge = tcont
  40890c:	eor	w9, w26, #0x1
  408910:	and	w8, w8, w9
  408914:	tbnz	w8, #0, 408934 <__fxstatat@plt+0x58c4>
  408918:	ldr	w8, [sp, #36]
  40891c:	cmp	w8, #0x1
  408920:	b.ne	408968 <__fxstatat@plt+0x58f8>  // b.any
  408924:	ldur	w0, [x29, #-64]
  408928:	sub	x1, x20, x21
  40892c:	bl	408e38 <__fxstatat@plt+0x5dc8>
  408930:	tbz	w0, #0, 408978 <__fxstatat@plt+0x5908>
  408934:	ldr	w8, [sp, #36]
  408938:	mov	w0, #0x1                   	// #1
  40893c:	cmp	w8, #0x3
  408940:	b.ne	4089d0 <__fxstatat@plt+0x5960>  // b.any
  408944:	cmp	x21, x20
  408948:	b.ge	4089d0 <__fxstatat@plt+0x5960>  // b.tcont
  40894c:	ldur	w0, [x29, #-64]
  408950:	sub	x2, x20, x21
  408954:	mov	x1, x21
  408958:	bl	408f08 <__fxstatat@plt+0x5e98>
  40895c:	tbnz	w0, #31, 40898c <__fxstatat@plt+0x591c>
  408960:	mov	w0, #0x1                   	// #1
  408964:	b	4089d0 <__fxstatat@plt+0x5960>
  408968:	ldur	w0, [x29, #-64]
  40896c:	mov	x1, x20
  408970:	bl	402f60 <ftruncate@plt>
  408974:	cbz	w0, 408934 <__fxstatat@plt+0x58c4>
  408978:	bl	402fd0 <__errno_location@plt>
  40897c:	ldr	w20, [x0]
  408980:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408984:	add	x1, x1, #0x504
  408988:	b	40899c <__fxstatat@plt+0x592c>
  40898c:	bl	402fd0 <__errno_location@plt>
  408990:	ldr	w20, [x0]
  408994:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408998:	add	x1, x1, #0x56b
  40899c:	mov	w2, #0x5                   	// #5
  4089a0:	mov	x0, xzr
  4089a4:	bl	402f30 <dcgettext@plt>
  4089a8:	ldr	x1, [sp, #72]
  4089ac:	mov	x21, x0
  4089b0:	mov	w0, #0x4                   	// #4
  4089b4:	bl	40d378 <__fxstatat@plt+0xa308>
  4089b8:	mov	x3, x0
  4089bc:	mov	w0, wzr
  4089c0:	mov	w1, w20
  4089c4:	mov	x2, x21
  4089c8:	bl	4028e0 <error@plt>
  4089cc:	mov	w0, wzr
  4089d0:	ldp	x20, x19, [sp, #224]
  4089d4:	ldp	x22, x21, [sp, #208]
  4089d8:	ldp	x24, x23, [sp, #192]
  4089dc:	ldp	x26, x25, [sp, #176]
  4089e0:	ldp	x28, x27, [sp, #160]
  4089e4:	ldp	x29, x30, [sp, #144]
  4089e8:	add	sp, sp, #0xf0
  4089ec:	ret
  4089f0:	sub	sp, sp, #0xc0
  4089f4:	stp	x29, x30, [sp, #96]
  4089f8:	add	x29, sp, #0x60
  4089fc:	stp	x24, x23, [sp, #144]
  408a00:	ldp	x9, x8, [x29, #104]
  408a04:	ldr	x24, [x29, #96]
  408a08:	stp	x28, x27, [sp, #112]
  408a0c:	stp	x26, x25, [sp, #128]
  408a10:	stp	x22, x21, [sp, #160]
  408a14:	stp	x20, x19, [sp, #176]
  408a18:	stp	x6, x7, [x29, #-24]
  408a1c:	stur	w5, [x29, #-28]
  408a20:	stur	x2, [x29, #-40]
  408a24:	stur	w1, [x29, #-4]
  408a28:	str	x8, [sp, #8]
  408a2c:	strb	wzr, [x8]
  408a30:	str	x9, [sp, #40]
  408a34:	str	xzr, [x9]
  408a38:	cbz	x24, 408cd0 <__fxstatat@plt+0x5c60>
  408a3c:	cmp	x4, #0x0
  408a40:	mov	x23, x4
  408a44:	mov	x19, x3
  408a48:	mov	w21, w0
  408a4c:	mov	w28, wzr
  408a50:	mov	x22, xzr
  408a54:	csel	x8, x4, x3, ne  // ne = any
  408a58:	stp	x3, x8, [sp, #24]
  408a5c:	str	w0, [sp, #20]
  408a60:	b	408a68 <__fxstatat@plt+0x59f8>
  408a64:	cbz	x24, 408cc8 <__fxstatat@plt+0x5c58>
  408a68:	ldur	x1, [x29, #-40]
  408a6c:	cmp	x24, x19
  408a70:	csel	x2, x24, x19, cc  // cc = lo, ul, last
  408a74:	mov	w0, w21
  408a78:	bl	402ef0 <read@plt>
  408a7c:	tbnz	x0, #63, 408c28 <__fxstatat@plt+0x5bb8>
  408a80:	mov	x27, x0
  408a84:	cbz	x0, 408c44 <__fxstatat@plt+0x5bd4>
  408a88:	ldr	x9, [sp, #40]
  408a8c:	sub	x24, x24, x27
  408a90:	ldur	x20, [x29, #-40]
  408a94:	str	x24, [sp, #48]
  408a98:	ldr	x8, [x9]
  408a9c:	ldr	x24, [sp, #32]
  408aa0:	mov	x25, x20
  408aa4:	add	x8, x8, x27
  408aa8:	str	x8, [x9]
  408aac:	b	408ac8 <__fxstatat@plt+0x5a58>
  408ab0:	add	x22, x26, x22
  408ab4:	mov	w8, wzr
  408ab8:	sub	x27, x27, x26
  408abc:	add	x25, x25, x26
  408ac0:	mov	x24, x26
  408ac4:	cbnz	w8, 408c64 <__fxstatat@plt+0x5bf4>
  408ac8:	mov	w19, w28
  408acc:	cbz	x27, 408c50 <__fxstatat@plt+0x5be0>
  408ad0:	cmp	x24, x27
  408ad4:	csel	x26, x24, x27, cc  // cc = lo, ul, last
  408ad8:	mov	w28, w19
  408adc:	cbz	x23, 408af8 <__fxstatat@plt+0x5a88>
  408ae0:	mov	w28, w19
  408ae4:	cbz	x26, 408af8 <__fxstatat@plt+0x5a88>
  408ae8:	mov	x0, x25
  408aec:	mov	x1, x26
  408af0:	bl	408f70 <__fxstatat@plt+0x5f00>
  408af4:	mov	w28, w0
  408af8:	cmp	x26, #0x0
  408afc:	cset	w9, ne  // ne = any
  408b00:	cmp	x24, x27
  408b04:	cset	w10, cc  // cc = lo, ul, last
  408b08:	cmp	x22, #0x0
  408b0c:	eor	w8, w19, w28
  408b10:	cset	w11, ne  // ne = any
  408b14:	and	w24, w11, w8
  408b18:	orr	w8, w10, w28
  408b1c:	and	w21, w9, w8
  408b20:	tbnz	w24, #0, 408b6c <__fxstatat@plt+0x5afc>
  408b24:	cbz	w21, 408b6c <__fxstatat@plt+0x5afc>
  408b28:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408b2c:	sub	x8, x8, x26
  408b30:	cmp	x22, x8
  408b34:	b.ls	408ab0 <__fxstatat@plt+0x5a40>  // b.plast
  408b38:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408b3c:	mov	w2, #0x5                   	// #5
  408b40:	mov	x0, xzr
  408b44:	add	x1, x1, #0x5a3
  408b48:	bl	402f30 <dcgettext@plt>
  408b4c:	ldur	x1, [x29, #-24]
  408b50:	mov	x19, x0
  408b54:	mov	w0, #0x4                   	// #4
  408b58:	bl	40d378 <__fxstatat@plt+0xa308>
  408b5c:	mov	x3, x0
  408b60:	mov	w0, wzr
  408b64:	mov	w1, wzr
  408b68:	b	408bfc <__fxstatat@plt+0x5b8c>
  408b6c:	cmp	w24, #0x0
  408b70:	csel	x8, xzr, x26, ne  // ne = any
  408b74:	add	x22, x8, x22
  408b78:	tbz	w19, #0, 408ba0 <__fxstatat@plt+0x5b30>
  408b7c:	ldur	w8, [x29, #-28]
  408b80:	ldur	w0, [x29, #-4]
  408b84:	ldur	x1, [x29, #-16]
  408b88:	mov	x3, x22
  408b8c:	and	w2, w8, #0x1
  408b90:	bl	408d80 <__fxstatat@plt+0x5d10>
  408b94:	tbnz	w0, #0, 408bb8 <__fxstatat@plt+0x5b48>
  408b98:	mov	w8, #0x1                   	// #1
  408b9c:	b	408ac0 <__fxstatat@plt+0x5a50>
  408ba0:	ldur	w0, [x29, #-4]
  408ba4:	mov	x1, x20
  408ba8:	mov	x2, x22
  408bac:	bl	40aef8 <__fxstatat@plt+0x7e88>
  408bb0:	cmp	x0, x22
  408bb4:	b.ne	408bc4 <__fxstatat@plt+0x5b54>  // b.any
  408bb8:	tbz	w21, #0, 408c0c <__fxstatat@plt+0x5b9c>
  408bbc:	mov	x22, x26
  408bc0:	b	408c20 <__fxstatat@plt+0x5bb0>
  408bc4:	bl	402fd0 <__errno_location@plt>
  408bc8:	ldr	w24, [x0]
  408bcc:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408bd0:	mov	w2, #0x5                   	// #5
  408bd4:	mov	x0, xzr
  408bd8:	add	x1, x1, #0x592
  408bdc:	bl	402f30 <dcgettext@plt>
  408be0:	ldur	x1, [x29, #-16]
  408be4:	mov	x19, x0
  408be8:	mov	w0, #0x4                   	// #4
  408bec:	bl	40d378 <__fxstatat@plt+0xa308>
  408bf0:	mov	x3, x0
  408bf4:	mov	w0, wzr
  408bf8:	mov	w1, w24
  408bfc:	mov	x2, x19
  408c00:	bl	4028e0 <error@plt>
  408c04:	mov	w8, #0x1                   	// #1
  408c08:	b	408ac0 <__fxstatat@plt+0x5a50>
  408c0c:	cmp	x26, #0x0
  408c10:	csel	x27, x27, xzr, ne  // ne = any
  408c14:	cmp	w24, #0x0
  408c18:	csel	x22, x26, xzr, ne  // ne = any
  408c1c:	csel	x26, xzr, x26, ne  // ne = any
  408c20:	mov	x20, x25
  408c24:	b	408ab4 <__fxstatat@plt+0x5a44>
  408c28:	bl	402fd0 <__errno_location@plt>
  408c2c:	ldr	w20, [x0]
  408c30:	cmp	w20, #0x4
  408c34:	b.ne	408c78 <__fxstatat@plt+0x5c08>  // b.any
  408c38:	mov	w8, #0x2                   	// #2
  408c3c:	cbnz	w8, 408cb8 <__fxstatat@plt+0x5c48>
  408c40:	b	408a64 <__fxstatat@plt+0x59f4>
  408c44:	mov	w8, #0x3                   	// #3
  408c48:	cbnz	w8, 408cb8 <__fxstatat@plt+0x5c48>
  408c4c:	b	408a64 <__fxstatat@plt+0x59f4>
  408c50:	ldr	x10, [sp, #8]
  408c54:	mov	w8, wzr
  408c58:	and	w9, w19, #0x1
  408c5c:	mov	w28, w19
  408c60:	strb	w9, [x10]
  408c64:	ldr	x19, [sp, #24]
  408c68:	ldr	w21, [sp, #20]
  408c6c:	ldr	x24, [sp, #48]
  408c70:	cbnz	w8, 408cb8 <__fxstatat@plt+0x5c48>
  408c74:	b	408a64 <__fxstatat@plt+0x59f4>
  408c78:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408c7c:	mov	w2, #0x5                   	// #5
  408c80:	mov	x0, xzr
  408c84:	add	x1, x1, #0x581
  408c88:	bl	402f30 <dcgettext@plt>
  408c8c:	ldur	x1, [x29, #-24]
  408c90:	mov	x25, x0
  408c94:	mov	w0, #0x4                   	// #4
  408c98:	bl	40d378 <__fxstatat@plt+0xa308>
  408c9c:	mov	x3, x0
  408ca0:	mov	w0, wzr
  408ca4:	mov	w1, w20
  408ca8:	mov	x2, x25
  408cac:	bl	4028e0 <error@plt>
  408cb0:	mov	w8, #0x1                   	// #1
  408cb4:	cbz	w8, 408a64 <__fxstatat@plt+0x59f4>
  408cb8:	cmp	w8, #0x2
  408cbc:	b.eq	408a64 <__fxstatat@plt+0x59f4>  // b.none
  408cc0:	cmp	w8, #0x3
  408cc4:	b.ne	408d00 <__fxstatat@plt+0x5c90>  // b.any
  408cc8:	tbnz	w28, #0, 408cdc <__fxstatat@plt+0x5c6c>
  408ccc:	b	408cf8 <__fxstatat@plt+0x5c88>
  408cd0:	mov	x22, xzr
  408cd4:	mov	w28, wzr
  408cd8:	tbz	w28, #0, 408cf8 <__fxstatat@plt+0x5c88>
  408cdc:	ldur	w8, [x29, #-28]
  408ce0:	ldur	w0, [x29, #-4]
  408ce4:	ldur	x1, [x29, #-16]
  408ce8:	mov	x3, x22
  408cec:	and	w2, w8, #0x1
  408cf0:	bl	408d80 <__fxstatat@plt+0x5d10>
  408cf4:	tbz	w0, #0, 408d00 <__fxstatat@plt+0x5c90>
  408cf8:	mov	w0, #0x1                   	// #1
  408cfc:	b	408d04 <__fxstatat@plt+0x5c94>
  408d00:	mov	w0, wzr
  408d04:	ldp	x20, x19, [sp, #176]
  408d08:	ldp	x22, x21, [sp, #160]
  408d0c:	ldp	x24, x23, [sp, #144]
  408d10:	ldp	x26, x25, [sp, #128]
  408d14:	ldp	x28, x27, [sp, #112]
  408d18:	ldp	x29, x30, [sp, #96]
  408d1c:	add	sp, sp, #0xc0
  408d20:	ret
  408d24:	stp	x29, x30, [sp, #-16]!
  408d28:	mov	x29, sp
  408d2c:	tbnz	w0, #31, 408d40 <__fxstatat@plt+0x5cd0>
  408d30:	mov	w1, w2
  408d34:	bl	402b90 <fchmod@plt>
  408d38:	ldp	x29, x30, [sp], #16
  408d3c:	ret
  408d40:	mov	x0, x1
  408d44:	mov	w1, w2
  408d48:	bl	402ac0 <chmod@plt>
  408d4c:	ldp	x29, x30, [sp], #16
  408d50:	ret
  408d54:	stp	x29, x30, [sp, #-32]!
  408d58:	str	x19, [sp, #16]
  408d5c:	mov	x19, x0
  408d60:	ldr	x0, [x0, #40]
  408d64:	mov	x29, sp
  408d68:	bl	402db0 <free@plt>
  408d6c:	str	xzr, [x19, #40]
  408d70:	str	xzr, [x19, #24]
  408d74:	ldr	x19, [sp, #16]
  408d78:	ldp	x29, x30, [sp], #32
  408d7c:	ret
  408d80:	stp	x29, x30, [sp, #-48]!
  408d84:	stp	x22, x21, [sp, #16]
  408d88:	stp	x20, x19, [sp, #32]
  408d8c:	mov	w22, w2
  408d90:	mov	x19, x1
  408d94:	mov	w2, #0x1                   	// #1
  408d98:	mov	x1, x3
  408d9c:	mov	x29, sp
  408da0:	mov	x20, x3
  408da4:	mov	w21, w0
  408da8:	bl	4029f0 <lseek@plt>
  408dac:	tbnz	x0, #63, 408dd0 <__fxstatat@plt+0x5d60>
  408db0:	tbz	w22, #0, 408dc8 <__fxstatat@plt+0x5d58>
  408db4:	sub	x1, x0, x20
  408db8:	mov	w0, w21
  408dbc:	mov	x2, x20
  408dc0:	bl	408f08 <__fxstatat@plt+0x5e98>
  408dc4:	tbnz	w0, #31, 408de4 <__fxstatat@plt+0x5d74>
  408dc8:	mov	w0, #0x1                   	// #1
  408dcc:	b	408e28 <__fxstatat@plt+0x5db8>
  408dd0:	bl	402fd0 <__errno_location@plt>
  408dd4:	ldr	w20, [x0]
  408dd8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408ddc:	add	x1, x1, #0x54a
  408de0:	b	408df4 <__fxstatat@plt+0x5d84>
  408de4:	bl	402fd0 <__errno_location@plt>
  408de8:	ldr	w20, [x0]
  408dec:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  408df0:	add	x1, x1, #0x56b
  408df4:	mov	w2, #0x5                   	// #5
  408df8:	mov	x0, xzr
  408dfc:	bl	402f30 <dcgettext@plt>
  408e00:	mov	x21, x0
  408e04:	mov	w0, #0x4                   	// #4
  408e08:	mov	x1, x19
  408e0c:	bl	40d378 <__fxstatat@plt+0xa308>
  408e10:	mov	x3, x0
  408e14:	mov	w0, wzr
  408e18:	mov	w1, w20
  408e1c:	mov	x2, x21
  408e20:	bl	4028e0 <error@plt>
  408e24:	mov	w0, wzr
  408e28:	ldp	x20, x19, [sp, #32]
  408e2c:	ldp	x22, x21, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #48
  408e34:	ret
  408e38:	stp	x29, x30, [sp, #-80]!
  408e3c:	stp	x22, x21, [sp, #48]
  408e40:	adrp	x22, 426000 <__fxstatat@plt+0x22f90>
  408e44:	ldr	x8, [x22, #1328]
  408e48:	stp	x24, x23, [sp, #32]
  408e4c:	stp	x20, x19, [sp, #64]
  408e50:	mov	x19, x1
  408e54:	mov	w20, w0
  408e58:	adrp	x23, 426000 <__fxstatat@plt+0x22f90>
  408e5c:	str	x25, [sp, #16]
  408e60:	mov	x29, sp
  408e64:	cbnz	x8, 408ea0 <__fxstatat@plt+0x5e30>
  408e68:	ldrb	w8, [x23, #1336]
  408e6c:	mov	w9, #0x20000               	// #131072
  408e70:	mov	w1, #0x1                   	// #1
  408e74:	mov	w21, #0x1                   	// #1
  408e78:	cmp	w8, #0x0
  408e7c:	mov	w8, #0x400                 	// #1024
  408e80:	csel	x0, x8, x9, ne  // ne = any
  408e84:	bl	40ff74 <__fxstatat@plt+0xcf04>
  408e88:	str	x0, [x22, #1328]
  408e8c:	cbnz	x0, 408ea0 <__fxstatat@plt+0x5e30>
  408e90:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  408e94:	add	x8, x8, #0x539
  408e98:	str	x8, [x22, #1328]
  408e9c:	strb	w21, [x23, #1336]
  408ea0:	mov	w24, #0x20000               	// #131072
  408ea4:	mov	w25, #0x400                 	// #1024
  408ea8:	cbz	x19, 408eec <__fxstatat@plt+0x5e7c>
  408eac:	ldrb	w8, [x23, #1336]
  408eb0:	ldr	x1, [x22, #1328]
  408eb4:	mov	w0, w20
  408eb8:	cmp	w8, #0x0
  408ebc:	csel	x8, x25, x24, ne  // ne = any
  408ec0:	cmp	x8, x19
  408ec4:	csel	x21, x8, x19, cc  // cc = lo, ul, last
  408ec8:	mov	x2, x21
  408ecc:	bl	40aef8 <__fxstatat@plt+0x7e88>
  408ed0:	cmp	x0, x21
  408ed4:	csel	x8, x21, xzr, eq  // eq = none
  408ed8:	cmp	x0, x21
  408edc:	sub	x19, x19, x8
  408ee0:	b.eq	408ea8 <__fxstatat@plt+0x5e38>  // b.none
  408ee4:	mov	w0, wzr
  408ee8:	b	408ef0 <__fxstatat@plt+0x5e80>
  408eec:	mov	w0, #0x1                   	// #1
  408ef0:	ldp	x20, x19, [sp, #64]
  408ef4:	ldp	x22, x21, [sp, #48]
  408ef8:	ldp	x24, x23, [sp, #32]
  408efc:	ldr	x25, [sp, #16]
  408f00:	ldp	x29, x30, [sp], #80
  408f04:	ret
  408f08:	stp	x29, x30, [sp, #-32]!
  408f0c:	mov	x3, x2
  408f10:	mov	x2, x1
  408f14:	mov	w1, #0x3                   	// #3
  408f18:	stp	x20, x19, [sp, #16]
  408f1c:	mov	x29, sp
  408f20:	bl	402f80 <fallocate@plt>
  408f24:	mov	w19, w0
  408f28:	tbnz	w0, #31, 408f34 <__fxstatat@plt+0x5ec4>
  408f2c:	mov	w0, w19
  408f30:	b	408f58 <__fxstatat@plt+0x5ee8>
  408f34:	bl	402fd0 <__errno_location@plt>
  408f38:	ldr	w20, [x0]
  408f3c:	mov	w0, w20
  408f40:	bl	408f64 <__fxstatat@plt+0x5ef4>
  408f44:	cmp	w20, #0x26
  408f48:	cset	w8, eq  // eq = none
  408f4c:	orr	w8, w0, w8
  408f50:	tst	w8, #0x1
  408f54:	csel	w0, wzr, w19, ne  // ne = any
  408f58:	ldp	x20, x19, [sp, #16]
  408f5c:	ldp	x29, x30, [sp], #32
  408f60:	ret
  408f64:	cmp	w0, #0x5f
  408f68:	cset	w0, eq  // eq = none
  408f6c:	ret
  408f70:	stp	x29, x30, [sp, #-16]!
  408f74:	mov	x29, sp
  408f78:	cbz	x1, 408fd4 <__fxstatat@plt+0x5f64>
  408f7c:	add	x9, x1, #0xf
  408f80:	and	x10, x9, #0xf
  408f84:	orr	x9, x9, #0xfffffffffffffff0
  408f88:	mov	x8, x1
  408f8c:	add	x10, x10, x0
  408f90:	eor	x9, x9, #0xf
  408f94:	add	x1, x10, #0x1
  408f98:	add	x2, x9, x8
  408f9c:	sub	x8, x8, #0x1
  408fa0:	mov	x9, x0
  408fa4:	ldrb	w10, [x9]
  408fa8:	cbnz	w10, 408fe0 <__fxstatat@plt+0x5f70>
  408fac:	cbz	x8, 408fd4 <__fxstatat@plt+0x5f64>
  408fb0:	add	x9, x9, #0x1
  408fb4:	and	x10, x8, #0xf
  408fb8:	sub	x8, x8, #0x1
  408fbc:	cbnz	x10, 408fa4 <__fxstatat@plt+0x5f34>
  408fc0:	bl	402bc0 <bcmp@plt>
  408fc4:	cmp	w0, #0x0
  408fc8:	cset	w0, eq  // eq = none
  408fcc:	ldp	x29, x30, [sp], #16
  408fd0:	ret
  408fd4:	mov	w0, #0x1                   	// #1
  408fd8:	ldp	x29, x30, [sp], #16
  408fdc:	ret
  408fe0:	mov	w0, wzr
  408fe4:	ldp	x29, x30, [sp], #16
  408fe8:	ret
  408fec:	stp	x29, x30, [sp, #-32]!
  408ff0:	str	x19, [sp, #16]
  408ff4:	mov	x29, sp
  408ff8:	mov	x19, x0
  408ffc:	bl	402fd0 <__errno_location@plt>
  409000:	ldr	w8, [x0]
  409004:	cmp	w8, #0x16
  409008:	b.eq	409014 <__fxstatat@plt+0x5fa4>  // b.none
  40900c:	cmp	w8, #0x1
  409010:	b.ne	409024 <__fxstatat@plt+0x5fb4>  // b.any
  409014:	ldrb	w8, [x19, #27]
  409018:	cmp	w8, #0x0
  40901c:	cset	w0, eq  // eq = none
  409020:	b	409028 <__fxstatat@plt+0x5fb8>
  409024:	mov	w0, wzr
  409028:	ldr	x19, [sp, #16]
  40902c:	ldp	x29, x30, [sp], #32
  409030:	ret
  409034:	sub	sp, sp, #0x110
  409038:	stp	x29, x30, [sp, #240]
  40903c:	add	x29, sp, #0xf0
  409040:	stp	x28, x19, [sp, #256]
  409044:	mov	x19, x1
  409048:	stp	x2, x3, [x29, #-112]
  40904c:	stp	x4, x5, [x29, #-96]
  409050:	stp	x6, x7, [x29, #-80]
  409054:	stp	q1, q2, [sp, #16]
  409058:	stp	q3, q4, [sp, #48]
  40905c:	str	q0, [sp]
  409060:	stp	q5, q6, [sp, #80]
  409064:	str	q7, [sp, #112]
  409068:	bl	402fd0 <__errno_location@plt>
  40906c:	mov	x8, #0xffffffffffffffd0    	// #-48
  409070:	mov	x9, sp
  409074:	movk	x8, #0xff80, lsl #32
  409078:	sub	x10, x29, #0x70
  40907c:	add	x9, x9, #0x80
  409080:	ldr	w1, [x0]
  409084:	stp	x9, x8, [x29, #-16]
  409088:	add	x8, x29, #0x20
  40908c:	add	x9, x10, #0x30
  409090:	stp	x8, x9, [x29, #-32]
  409094:	ldp	q0, q1, [x29, #-32]
  409098:	sub	x3, x29, #0x40
  40909c:	mov	w0, wzr
  4090a0:	mov	x2, x19
  4090a4:	stp	q0, q1, [x29, #-64]
  4090a8:	bl	40f510 <__fxstatat@plt+0xc4a0>
  4090ac:	ldp	x28, x19, [sp, #256]
  4090b0:	ldp	x29, x30, [sp, #240]
  4090b4:	add	sp, sp, #0x110
  4090b8:	ret
  4090bc:	sub	sp, sp, #0x120
  4090c0:	stp	x29, x30, [sp, #240]
  4090c4:	add	x29, sp, #0xf0
  4090c8:	str	x28, [sp, #256]
  4090cc:	stp	x20, x19, [sp, #272]
  4090d0:	mov	x19, x1
  4090d4:	stp	x2, x3, [x29, #-112]
  4090d8:	stp	x4, x5, [x29, #-96]
  4090dc:	stp	x6, x7, [x29, #-80]
  4090e0:	stp	q1, q2, [sp, #16]
  4090e4:	stp	q3, q4, [sp, #48]
  4090e8:	str	q0, [sp]
  4090ec:	stp	q5, q6, [sp, #80]
  4090f0:	str	q7, [sp, #112]
  4090f4:	bl	402fd0 <__errno_location@plt>
  4090f8:	ldr	w20, [x0]
  4090fc:	mov	w0, w20
  409100:	bl	404bb8 <__fxstatat@plt+0x1b48>
  409104:	tbnz	w0, #0, 409148 <__fxstatat@plt+0x60d8>
  409108:	mov	x8, #0xffffffffffffffd0    	// #-48
  40910c:	mov	x10, sp
  409110:	sub	x11, x29, #0x70
  409114:	movk	x8, #0xff80, lsl #32
  409118:	add	x9, x29, #0x30
  40911c:	add	x10, x10, #0x80
  409120:	add	x11, x11, #0x30
  409124:	stp	x10, x8, [x29, #-16]
  409128:	stp	x9, x11, [x29, #-32]
  40912c:	ldp	q0, q1, [x29, #-32]
  409130:	sub	x3, x29, #0x40
  409134:	mov	w0, wzr
  409138:	mov	w1, w20
  40913c:	mov	x2, x19
  409140:	stp	q0, q1, [x29, #-64]
  409144:	bl	40f510 <__fxstatat@plt+0xc4a0>
  409148:	ldp	x20, x19, [sp, #272]
  40914c:	ldr	x28, [sp, #256]
  409150:	ldp	x29, x30, [sp, #240]
  409154:	add	sp, sp, #0x120
  409158:	ret
  40915c:	stp	x29, x30, [sp, #-16]!
  409160:	mov	w0, #0x4                   	// #4
  409164:	mov	x29, sp
  409168:	bl	40d378 <__fxstatat@plt+0xa308>
  40916c:	ldp	x29, x30, [sp], #16
  409170:	ret
  409174:	ret
  409178:	stp	x29, x30, [sp, #-32]!
  40917c:	stp	x20, x19, [sp, #16]
  409180:	mov	x19, x1
  409184:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  409188:	add	x1, x1, #0x607
  40918c:	mov	w2, #0x10                  	// #16
  409190:	mov	x29, sp
  409194:	mov	x20, x0
  409198:	bl	402b10 <strncmp@plt>
  40919c:	cbz	w0, 4091b4 <__fxstatat@plt+0x6144>
  4091a0:	mov	x0, x20
  4091a4:	mov	x1, x19
  4091a8:	bl	402ea0 <attr_copy_check_permissions@plt>
  4091ac:	cmp	w0, #0x0
  4091b0:	cset	w0, ne  // ne = any
  4091b4:	ldp	x20, x19, [sp, #16]
  4091b8:	ldp	x29, x30, [sp], #32
  4091bc:	ret
  4091c0:	sub	sp, sp, #0x30
  4091c4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4091c8:	ldr	x8, [x8, #2368]
  4091cc:	stp	x0, x1, [sp, #8]
  4091d0:	add	x1, sp, #0x8
  4091d4:	stp	x29, x30, [sp, #32]
  4091d8:	mov	x0, x8
  4091dc:	add	x29, sp, #0x20
  4091e0:	str	xzr, [sp, #24]
  4091e4:	bl	40bca0 <__fxstatat@plt+0x8c30>
  4091e8:	cbz	x0, 4091f0 <__fxstatat@plt+0x6180>
  4091ec:	bl	4091fc <__fxstatat@plt+0x618c>
  4091f0:	ldp	x29, x30, [sp, #32]
  4091f4:	add	sp, sp, #0x30
  4091f8:	ret
  4091fc:	stp	x29, x30, [sp, #-32]!
  409200:	str	x19, [sp, #16]
  409204:	mov	x19, x0
  409208:	ldr	x0, [x0, #16]
  40920c:	mov	x29, sp
  409210:	bl	402db0 <free@plt>
  409214:	mov	x0, x19
  409218:	bl	402db0 <free@plt>
  40921c:	ldr	x19, [sp, #16]
  409220:	ldp	x29, x30, [sp], #32
  409224:	ret
  409228:	sub	sp, sp, #0x30
  40922c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  409230:	ldr	x8, [x8, #2368]
  409234:	stp	x0, x1, [sp, #8]
  409238:	add	x1, sp, #0x8
  40923c:	stp	x29, x30, [sp, #32]
  409240:	mov	x0, x8
  409244:	add	x29, sp, #0x20
  409248:	bl	40b140 <__fxstatat@plt+0x80d0>
  40924c:	cbz	x0, 409254 <__fxstatat@plt+0x61e4>
  409250:	ldr	x0, [x0, #16]
  409254:	ldp	x29, x30, [sp, #32]
  409258:	add	sp, sp, #0x30
  40925c:	ret
  409260:	stp	x29, x30, [sp, #-48]!
  409264:	stp	x22, x21, [sp, #16]
  409268:	mov	x22, x0
  40926c:	mov	w0, #0x18                  	// #24
  409270:	stp	x20, x19, [sp, #32]
  409274:	mov	x29, sp
  409278:	mov	x20, x2
  40927c:	mov	x21, x1
  409280:	bl	40fab8 <__fxstatat@plt+0xca48>
  409284:	mov	x19, x0
  409288:	mov	x0, x22
  40928c:	bl	40fc90 <__fxstatat@plt+0xcc20>
  409290:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  409294:	ldr	x8, [x8, #2368]
  409298:	stp	x20, x0, [x19, #8]
  40929c:	mov	x1, x19
  4092a0:	str	x21, [x19]
  4092a4:	mov	x0, x8
  4092a8:	bl	40bc68 <__fxstatat@plt+0x8bf8>
  4092ac:	cbz	x0, 4092e0 <__fxstatat@plt+0x6270>
  4092b0:	mov	x20, x0
  4092b4:	cmp	x0, x19
  4092b8:	b.eq	4092cc <__fxstatat@plt+0x625c>  // b.none
  4092bc:	mov	x0, x19
  4092c0:	bl	4091fc <__fxstatat@plt+0x618c>
  4092c4:	ldr	x0, [x20, #16]
  4092c8:	b	4092d0 <__fxstatat@plt+0x6260>
  4092cc:	mov	x0, xzr
  4092d0:	ldp	x20, x19, [sp, #32]
  4092d4:	ldp	x22, x21, [sp, #16]
  4092d8:	ldp	x29, x30, [sp], #48
  4092dc:	ret
  4092e0:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  4092e4:	stp	x29, x30, [sp, #-16]!
  4092e8:	adrp	x2, 409000 <__fxstatat@plt+0x5f90>
  4092ec:	adrp	x3, 409000 <__fxstatat@plt+0x5f90>
  4092f0:	adrp	x4, 409000 <__fxstatat@plt+0x5f90>
  4092f4:	add	x2, x2, #0x328
  4092f8:	add	x3, x3, #0x338
  4092fc:	add	x4, x4, #0x1fc
  409300:	mov	w0, #0x67                  	// #103
  409304:	mov	x1, xzr
  409308:	mov	x29, sp
  40930c:	bl	40b3fc <__fxstatat@plt+0x838c>
  409310:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  409314:	str	x0, [x8, #2368]
  409318:	cbz	x0, 409324 <__fxstatat@plt+0x62b4>
  40931c:	ldp	x29, x30, [sp], #16
  409320:	ret
  409324:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  409328:	ldr	x8, [x0]
  40932c:	udiv	x9, x8, x1
  409330:	msub	x0, x9, x1, x8
  409334:	ret
  409338:	ldr	x8, [x0]
  40933c:	ldr	x9, [x1]
  409340:	cmp	x8, x9
  409344:	b.ne	40935c <__fxstatat@plt+0x62ec>  // b.any
  409348:	ldr	x8, [x0, #8]
  40934c:	ldr	x9, [x1, #8]
  409350:	cmp	x8, x9
  409354:	cset	w0, eq  // eq = none
  409358:	ret
  40935c:	mov	w0, wzr
  409360:	ret
  409364:	stp	x29, x30, [sp, #-16]!
  409368:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40936c:	ldr	x0, [x8, #2368]
  409370:	mov	x29, sp
  409374:	bl	40b6b0 <__fxstatat@plt+0x8640>
  409378:	ldp	x29, x30, [sp], #16
  40937c:	ret
  409380:	mov	w8, #0x1                   	// #1
  409384:	str	w0, [x1]
  409388:	str	xzr, [x1, #24]
  40938c:	str	xzr, [x1, #40]
  409390:	str	xzr, [x1, #8]
  409394:	strh	wzr, [x1, #32]
  409398:	str	w8, [x1, #16]
  40939c:	ret
  4093a0:	stp	x29, x30, [sp, #-96]!
  4093a4:	stp	x28, x27, [sp, #16]
  4093a8:	stp	x26, x25, [sp, #32]
  4093ac:	stp	x24, x23, [sp, #48]
  4093b0:	stp	x22, x21, [sp, #64]
  4093b4:	stp	x20, x19, [sp, #80]
  4093b8:	mov	x29, sp
  4093bc:	sub	sp, sp, #0x1, lsl #12
  4093c0:	sub	sp, sp, #0x10
  4093c4:	ldr	x28, [x0, #40]
  4093c8:	mov	x19, x0
  4093cc:	mov	w20, wzr
  4093d0:	add	x21, sp, #0x8
  4093d4:	mov	w22, #0x48                  	// #72
  4093d8:	mov	w23, #0x18                  	// #24
  4093dc:	mov	w25, #0x1                   	// #1
  4093e0:	mov	w26, #0x38                  	// #56
  4093e4:	mov	x27, #0x7fffffffffffffff    	// #9223372036854775807
  4093e8:	b	409404 <__fxstatat@plt+0x6394>
  4093ec:	ldr	x8, [x19, #8]
  4093f0:	mov	w10, #0x1                   	// #1
  4093f4:	strb	w10, [x19, #33]
  4093f8:	cmp	x8, #0x0
  4093fc:	cset	w24, ne  // ne = any
  409400:	cbnz	w10, 409608 <__fxstatat@plt+0x6598>
  409404:	add	x0, sp, #0x8
  409408:	mov	w2, #0x1000                	// #4096
  40940c:	mov	w1, wzr
  409410:	bl	402b60 <memset@plt>
  409414:	ldr	x8, [x19, #8]
  409418:	mov	w1, #0x660b                	// #26123
  40941c:	add	x2, sp, #0x8
  409420:	movk	w1, #0xc020, lsl #16
  409424:	str	x8, [sp, #8]
  409428:	ldr	w9, [x19, #16]
  40942c:	mvn	x8, x8
  409430:	str	w22, [sp, #32]
  409434:	str	x8, [sp, #16]
  409438:	str	w9, [sp, #24]
  40943c:	ldr	w0, [x19]
  409440:	bl	403040 <ioctl@plt>
  409444:	tbnz	w0, #31, 409590 <__fxstatat@plt+0x6520>
  409448:	ldr	w8, [sp, #28]
  40944c:	cbz	w8, 4093ec <__fxstatat@plt+0x637c>
  409450:	ldr	x9, [x19, #24]
  409454:	mvn	x10, x8
  409458:	cmp	x9, x10
  40945c:	b.hi	40965c <__fxstatat@plt+0x65ec>  // b.pmore
  409460:	ldr	x0, [x19, #40]
  409464:	add	x1, x9, x8
  409468:	mov	w2, #0x18                  	// #24
  40946c:	str	x1, [x19, #24]
  409470:	sub	x28, x28, x0
  409474:	bl	40fae4 <__fxstatat@plt+0xca74>
  409478:	str	x0, [x19, #40]
  40947c:	ldr	w8, [sp, #28]
  409480:	add	x28, x0, x28
  409484:	cbz	w8, 4095a8 <__fxstatat@plt+0x6538>
  409488:	ldr	w8, [sp, #28]
  40948c:	mov	w9, wzr
  409490:	b	4094bc <__fxstatat@plt+0x644c>
  409494:	ldr	x12, [x19, #40]
  409498:	madd	x13, x14, x26, x21
  40949c:	umaddl	x28, w20, w23, x12
  4094a0:	stp	x11, x10, [x28]
  4094a4:	ldr	w10, [x13, #72]
  4094a8:	add	w20, w20, #0x1
  4094ac:	str	w10, [x28, #16]
  4094b0:	add	w9, w9, #0x1
  4094b4:	cmp	w9, w8
  4094b8:	b.cs	4095a8 <__fxstatat@plt+0x6538>  // b.hs, b.nlast
  4094bc:	umaddl	x12, w9, w26, x21
  4094c0:	ldr	x11, [x12, #32]!
  4094c4:	mov	x13, x12
  4094c8:	ldr	x10, [x13, #16]!
  4094cc:	sub	x14, x27, x10
  4094d0:	cmp	x11, x14
  4094d4:	b.hi	40963c <__fxstatat@plt+0x65cc>  // b.pmore
  4094d8:	mov	w14, w9
  4094dc:	cbz	w20, 409518 <__fxstatat@plt+0x64a8>
  4094e0:	madd	x15, x14, x26, x21
  4094e4:	ldr	w15, [x15, #72]
  4094e8:	ldr	w16, [x28, #16]
  4094ec:	and	w17, w15, #0xfffffffe
  4094f0:	cmp	w16, w17
  4094f4:	b.ne	409518 <__fxstatat@plt+0x64a8>  // b.any
  4094f8:	ldp	x17, x16, [x28]
  4094fc:	add	x17, x16, x17
  409500:	cmp	x17, x11
  409504:	b.ne	409518 <__fxstatat@plt+0x64a8>  // b.any
  409508:	add	x10, x16, x10
  40950c:	str	x10, [x28, #8]
  409510:	str	w15, [x28, #16]
  409514:	b	4094b0 <__fxstatat@plt+0x6440>
  409518:	cbnz	w20, 409528 <__fxstatat@plt+0x64b8>
  40951c:	ldr	x15, [x19, #8]
  409520:	cmp	x15, x11
  409524:	b.hi	40953c <__fxstatat@plt+0x64cc>  // b.pmore
  409528:	cbz	w20, 409494 <__fxstatat@plt+0x6424>
  40952c:	ldp	x15, x16, [x28]
  409530:	add	x15, x16, x15
  409534:	cmp	x15, x11
  409538:	b.ls	409494 <__fxstatat@plt+0x6424>  // b.plast
  40953c:	cbz	w20, 40954c <__fxstatat@plt+0x64dc>
  409540:	ldp	x14, x15, [x28]
  409544:	add	x14, x15, x14
  409548:	b	409550 <__fxstatat@plt+0x64e0>
  40954c:	ldr	x14, [x19, #8]
  409550:	sub	x11, x14, x11
  409554:	subs	x10, x10, x11
  409558:	b.ls	409574 <__fxstatat@plt+0x6504>  // b.plast
  40955c:	ldr	x11, [x19, #8]
  409560:	mov	w10, #0x1                   	// #1
  409564:	mov	w24, wzr
  409568:	cbnz	x11, 409584 <__fxstatat@plt+0x6514>
  40956c:	strb	w10, [x19, #32]
  409570:	b	409584 <__fxstatat@plt+0x6514>
  409574:	str	x14, [x12]
  409578:	str	x10, [x13]
  40957c:	sub	w9, w9, #0x1
  409580:	mov	w10, #0x6                   	// #6
  409584:	cmp	w10, #0x6
  409588:	b.eq	4094b0 <__fxstatat@plt+0x6440>  // b.none
  40958c:	b	409400 <__fxstatat@plt+0x6390>
  409590:	ldr	x8, [x19, #8]
  409594:	mov	w10, #0x1                   	// #1
  409598:	mov	w24, wzr
  40959c:	cbnz	x8, 409400 <__fxstatat@plt+0x6390>
  4095a0:	strb	w10, [x19, #32]
  4095a4:	b	409400 <__fxstatat@plt+0x6390>
  4095a8:	ldrb	w8, [x28, #16]
  4095ac:	tbz	w8, #0, 4095b4 <__fxstatat@plt+0x6544>
  4095b0:	strb	w25, [x19, #33]
  4095b4:	cmp	w20, #0x49
  4095b8:	b.cc	4095d4 <__fxstatat@plt+0x6564>  // b.lo, b.ul, b.last
  4095bc:	ldrb	w8, [x19, #33]
  4095c0:	cbnz	w8, 4095d4 <__fxstatat@plt+0x6564>
  4095c4:	ldr	x8, [x19, #40]
  4095c8:	sub	w20, w20, #0x1
  4095cc:	umaddl	x8, w20, w23, x8
  4095d0:	sub	x28, x8, #0x18
  4095d4:	ldrb	w8, [x19, #33]
  4095d8:	mov	w9, w20
  4095dc:	str	x9, [x19, #24]
  4095e0:	cbz	w8, 4095ec <__fxstatat@plt+0x657c>
  4095e4:	mov	w10, #0x3                   	// #3
  4095e8:	b	409400 <__fxstatat@plt+0x6390>
  4095ec:	ldp	x8, x9, [x28]
  4095f0:	cmp	w20, #0x47
  4095f4:	add	x8, x9, x8
  4095f8:	str	x8, [x19, #8]
  4095fc:	mov	w8, #0x3                   	// #3
  409600:	csel	w10, w8, wzr, hi  // hi = pmore
  409604:	b	409400 <__fxstatat@plt+0x6390>
  409608:	cmp	w10, #0x3
  40960c:	b.ne	409614 <__fxstatat@plt+0x65a4>  // b.any
  409610:	mov	w24, #0x1                   	// #1
  409614:	and	w0, w24, #0x1
  409618:	add	sp, sp, #0x1, lsl #12
  40961c:	add	sp, sp, #0x10
  409620:	ldp	x20, x19, [sp, #80]
  409624:	ldp	x22, x21, [sp, #64]
  409628:	ldp	x24, x23, [sp, #48]
  40962c:	ldp	x26, x25, [sp, #32]
  409630:	ldp	x28, x27, [sp, #16]
  409634:	ldp	x29, x30, [sp], #96
  409638:	ret
  40963c:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  409640:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  409644:	adrp	x3, 414000 <__fxstatat@plt+0x10f90>
  409648:	add	x0, x0, #0x68e
  40964c:	add	x1, x1, #0x64f
  409650:	add	x3, x3, #0x661
  409654:	mov	w2, #0x8d                  	// #141
  409658:	bl	402fc0 <__assert_fail@plt>
  40965c:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  409660:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  409664:	adrp	x3, 414000 <__fxstatat@plt+0x10f90>
  409668:	add	x0, x0, #0x618
  40966c:	add	x1, x1, #0x64f
  409670:	add	x3, x3, #0x661
  409674:	mov	w2, #0x7e                  	// #126
  409678:	bl	402fc0 <__assert_fail@plt>
  40967c:	sub	sp, sp, #0x170
  409680:	stp	x28, x25, [sp, #304]
  409684:	stp	x24, x23, [sp, #320]
  409688:	stp	x22, x21, [sp, #336]
  40968c:	stp	x20, x19, [sp, #352]
  409690:	mov	w22, w6
  409694:	mov	w21, w5
  409698:	mov	w23, w4
  40969c:	mov	x20, x3
  4096a0:	mov	w19, w2
  4096a4:	mov	x24, x1
  4096a8:	mov	w25, w0
  4096ac:	stp	x29, x30, [sp, #288]
  4096b0:	add	x29, sp, #0x120
  4096b4:	tbz	w6, #31, 4096dc <__fxstatat@plt+0x666c>
  4096b8:	mov	w0, w25
  4096bc:	mov	x1, x24
  4096c0:	mov	w2, w19
  4096c4:	mov	x3, x20
  4096c8:	mov	w4, w23
  4096cc:	bl	402930 <linkat@plt>
  4096d0:	cbz	w0, 40973c <__fxstatat@plt+0x66cc>
  4096d4:	bl	402fd0 <__errno_location@plt>
  4096d8:	ldr	w22, [x0]
  4096dc:	cmp	w22, #0x11
  4096e0:	b.ne	409798 <__fxstatat@plt+0x6728>  // b.any
  4096e4:	tbz	w21, #0, 409798 <__fxstatat@plt+0x6728>
  4096e8:	add	x1, sp, #0x20
  4096ec:	mov	x0, x20
  4096f0:	bl	4097b8 <__fxstatat@plt+0x6748>
  4096f4:	cbz	x0, 409730 <__fxstatat@plt+0x66c0>
  4096f8:	adrp	x3, 409000 <__fxstatat@plt+0x5f90>
  4096fc:	add	x3, x3, #0x82c
  409700:	add	x2, sp, #0x8
  409704:	mov	w4, #0x6                   	// #6
  409708:	mov	w1, wzr
  40970c:	mov	x21, x0
  409710:	str	w25, [sp, #8]
  409714:	str	x24, [sp, #16]
  409718:	stp	w19, w23, [sp, #24]
  40971c:	bl	40e4c0 <__fxstatat@plt+0xb450>
  409720:	cbz	w0, 40974c <__fxstatat@plt+0x66dc>
  409724:	bl	402fd0 <__errno_location@plt>
  409728:	ldr	w22, [x0]
  40972c:	b	409784 <__fxstatat@plt+0x6714>
  409730:	bl	402fd0 <__errno_location@plt>
  409734:	ldr	w22, [x0]
  409738:	b	409798 <__fxstatat@plt+0x6728>
  40973c:	mov	w22, wzr
  409740:	cmp	w22, #0x11
  409744:	b.eq	4096e4 <__fxstatat@plt+0x6674>  // b.none
  409748:	b	409798 <__fxstatat@plt+0x6728>
  40974c:	mov	w0, w19
  409750:	mov	x1, x21
  409754:	mov	w2, w19
  409758:	mov	x3, x20
  40975c:	bl	402e00 <renameat@plt>
  409760:	cbz	w0, 409770 <__fxstatat@plt+0x6700>
  409764:	bl	402fd0 <__errno_location@plt>
  409768:	ldr	w22, [x0]
  40976c:	b	409774 <__fxstatat@plt+0x6704>
  409770:	mov	w22, #0xffffffff            	// #-1
  409774:	mov	w0, w19
  409778:	mov	x1, x21
  40977c:	mov	w2, wzr
  409780:	bl	402990 <unlinkat@plt>
  409784:	add	x8, sp, #0x20
  409788:	cmp	x21, x8
  40978c:	b.eq	409798 <__fxstatat@plt+0x6728>  // b.none
  409790:	mov	x0, x21
  409794:	bl	402db0 <free@plt>
  409798:	mov	w0, w22
  40979c:	ldp	x20, x19, [sp, #352]
  4097a0:	ldp	x22, x21, [sp, #336]
  4097a4:	ldp	x24, x23, [sp, #320]
  4097a8:	ldp	x28, x25, [sp, #304]
  4097ac:	ldp	x29, x30, [sp, #288]
  4097b0:	add	sp, sp, #0x170
  4097b4:	ret
  4097b8:	stp	x29, x30, [sp, #-48]!
  4097bc:	str	x21, [sp, #16]
  4097c0:	stp	x20, x19, [sp, #32]
  4097c4:	mov	x29, sp
  4097c8:	mov	x19, x1
  4097cc:	mov	x20, x0
  4097d0:	bl	40aa0c <__fxstatat@plt+0x799c>
  4097d4:	sub	x21, x0, x20
  4097d8:	add	x0, x21, #0x9
  4097dc:	cmp	x0, #0x101
  4097e0:	b.cc	4097f0 <__fxstatat@plt+0x6780>  // b.lo, b.ul, b.last
  4097e4:	bl	402aa0 <malloc@plt>
  4097e8:	mov	x19, x0
  4097ec:	cbz	x0, 409818 <__fxstatat@plt+0x67a8>
  4097f0:	mov	x3, #0xffffffffffffffff    	// #-1
  4097f4:	mov	x0, x19
  4097f8:	mov	x1, x20
  4097fc:	mov	x2, x21
  409800:	bl	402f00 <__mempcpy_chk@plt>
  409804:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  409808:	add	x8, x8, #0x6ce
  40980c:	ldr	x8, [x8]
  409810:	strb	wzr, [x0, #8]
  409814:	str	x8, [x0]
  409818:	mov	x0, x19
  40981c:	ldp	x20, x19, [sp, #32]
  409820:	ldr	x21, [sp, #16]
  409824:	ldp	x29, x30, [sp], #48
  409828:	ret
  40982c:	stp	x29, x30, [sp, #-16]!
  409830:	ldr	w8, [x1]
  409834:	ldr	x9, [x1, #8]
  409838:	ldp	w2, w4, [x1, #16]
  40983c:	mov	x3, x0
  409840:	mov	w0, w8
  409844:	mov	x1, x9
  409848:	mov	x29, sp
  40984c:	bl	402930 <linkat@plt>
  409850:	ldp	x29, x30, [sp], #16
  409854:	ret
  409858:	sub	sp, sp, #0x150
  40985c:	stp	x28, x23, [sp, #288]
  409860:	stp	x22, x21, [sp, #304]
  409864:	stp	x20, x19, [sp, #320]
  409868:	mov	w22, w4
  40986c:	mov	w21, w3
  409870:	mov	x20, x2
  409874:	mov	w19, w1
  409878:	mov	x23, x0
  40987c:	stp	x29, x30, [sp, #272]
  409880:	add	x29, sp, #0x110
  409884:	tbz	w4, #31, 4098a4 <__fxstatat@plt+0x6834>
  409888:	mov	x0, x23
  40988c:	mov	w1, w19
  409890:	mov	x2, x20
  409894:	bl	402f70 <symlinkat@plt>
  409898:	cbz	w0, 409900 <__fxstatat@plt+0x6890>
  40989c:	bl	402fd0 <__errno_location@plt>
  4098a0:	ldr	w22, [x0]
  4098a4:	cmp	w22, #0x11
  4098a8:	b.ne	40995c <__fxstatat@plt+0x68ec>  // b.any
  4098ac:	tbz	w21, #0, 40995c <__fxstatat@plt+0x68ec>
  4098b0:	add	x1, sp, #0x10
  4098b4:	mov	x0, x20
  4098b8:	bl	4097b8 <__fxstatat@plt+0x6748>
  4098bc:	cbz	x0, 4098f4 <__fxstatat@plt+0x6884>
  4098c0:	adrp	x3, 409000 <__fxstatat@plt+0x5f90>
  4098c4:	add	x3, x3, #0x978
  4098c8:	mov	x2, sp
  4098cc:	mov	w4, #0x6                   	// #6
  4098d0:	mov	w1, wzr
  4098d4:	mov	x21, x0
  4098d8:	str	x23, [sp]
  4098dc:	str	w19, [sp, #8]
  4098e0:	bl	40e4c0 <__fxstatat@plt+0xb450>
  4098e4:	cbz	w0, 409910 <__fxstatat@plt+0x68a0>
  4098e8:	bl	402fd0 <__errno_location@plt>
  4098ec:	ldr	w22, [x0]
  4098f0:	b	409948 <__fxstatat@plt+0x68d8>
  4098f4:	bl	402fd0 <__errno_location@plt>
  4098f8:	ldr	w22, [x0]
  4098fc:	b	40995c <__fxstatat@plt+0x68ec>
  409900:	mov	w22, wzr
  409904:	cmp	w22, #0x11
  409908:	b.eq	4098ac <__fxstatat@plt+0x683c>  // b.none
  40990c:	b	40995c <__fxstatat@plt+0x68ec>
  409910:	mov	w0, w19
  409914:	mov	x1, x21
  409918:	mov	w2, w19
  40991c:	mov	x3, x20
  409920:	bl	402e00 <renameat@plt>
  409924:	cbz	w0, 409944 <__fxstatat@plt+0x68d4>
  409928:	bl	402fd0 <__errno_location@plt>
  40992c:	ldr	w22, [x0]
  409930:	mov	w0, w19
  409934:	mov	x1, x21
  409938:	mov	w2, wzr
  40993c:	bl	402990 <unlinkat@plt>
  409940:	b	409948 <__fxstatat@plt+0x68d8>
  409944:	mov	w22, #0xffffffff            	// #-1
  409948:	add	x8, sp, #0x10
  40994c:	cmp	x21, x8
  409950:	b.eq	40995c <__fxstatat@plt+0x68ec>  // b.none
  409954:	mov	x0, x21
  409958:	bl	402db0 <free@plt>
  40995c:	mov	w0, w22
  409960:	ldp	x20, x19, [sp, #320]
  409964:	ldp	x22, x21, [sp, #304]
  409968:	ldp	x28, x23, [sp, #288]
  40996c:	ldp	x29, x30, [sp, #272]
  409970:	add	sp, sp, #0x150
  409974:	ret
  409978:	stp	x29, x30, [sp, #-16]!
  40997c:	ldr	x8, [x1]
  409980:	ldr	w1, [x1, #8]
  409984:	mov	x2, x0
  409988:	mov	x29, sp
  40998c:	mov	x0, x8
  409990:	bl	402f70 <symlinkat@plt>
  409994:	ldp	x29, x30, [sp], #16
  409998:	ret
  40999c:	stp	x29, x30, [sp, #-48]!
  4099a0:	stp	x22, x21, [sp, #16]
  4099a4:	stp	x20, x19, [sp, #32]
  4099a8:	mov	x29, sp
  4099ac:	mov	x20, x2
  4099b0:	mov	x21, x0
  4099b4:	bl	40c05c <__fxstatat@plt+0x8fec>
  4099b8:	mov	w19, w0
  4099bc:	cmn	w0, #0x1
  4099c0:	b.eq	4099f4 <__fxstatat@plt+0x6984>  // b.none
  4099c4:	cmn	w19, #0x2
  4099c8:	b.ne	409a30 <__fxstatat@plt+0x69c0>  // b.any
  4099cc:	bl	402fd0 <__errno_location@plt>
  4099d0:	ldr	w20, [x0]
  4099d4:	mov	x0, x21
  4099d8:	bl	40d5f8 <__fxstatat@plt+0xa588>
  4099dc:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  4099e0:	mov	x3, x0
  4099e4:	add	x2, x2, #0x134
  4099e8:	mov	w0, wzr
  4099ec:	mov	w1, w20
  4099f0:	b	409a2c <__fxstatat@plt+0x69bc>
  4099f4:	bl	402fd0 <__errno_location@plt>
  4099f8:	ldr	w21, [x0]
  4099fc:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  409a00:	add	x1, x1, #0x2ea
  409a04:	mov	w2, #0x5                   	// #5
  409a08:	mov	x0, xzr
  409a0c:	bl	402f30 <dcgettext@plt>
  409a10:	mov	x22, x0
  409a14:	mov	x0, x20
  409a18:	bl	40d5f8 <__fxstatat@plt+0xa588>
  409a1c:	mov	x3, x0
  409a20:	mov	w0, wzr
  409a24:	mov	w1, w21
  409a28:	mov	x2, x22
  409a2c:	bl	4028e0 <error@plt>
  409a30:	mov	w0, w19
  409a34:	ldp	x20, x19, [sp, #32]
  409a38:	ldp	x22, x21, [sp, #16]
  409a3c:	ldp	x29, x30, [sp], #48
  409a40:	ret
  409a44:	stp	x29, x30, [sp, #-48]!
  409a48:	stp	x22, x21, [sp, #16]
  409a4c:	stp	x20, x19, [sp, #32]
  409a50:	mov	x29, sp
  409a54:	mov	x20, x0
  409a58:	bl	40c0bc <__fxstatat@plt+0x904c>
  409a5c:	mov	w19, w0
  409a60:	cbz	w0, 409aa0 <__fxstatat@plt+0x6a30>
  409a64:	bl	402fd0 <__errno_location@plt>
  409a68:	ldr	w21, [x0]
  409a6c:	adrp	x1, 413000 <__fxstatat@plt+0xff90>
  409a70:	add	x1, x1, #0xce8
  409a74:	mov	w2, #0x5                   	// #5
  409a78:	mov	x0, xzr
  409a7c:	bl	402f30 <dcgettext@plt>
  409a80:	mov	x22, x0
  409a84:	mov	x0, x20
  409a88:	bl	40d5f8 <__fxstatat@plt+0xa588>
  409a8c:	mov	x3, x0
  409a90:	mov	w0, wzr
  409a94:	mov	w1, w21
  409a98:	mov	x2, x22
  409a9c:	bl	4028e0 <error@plt>
  409aa0:	mov	w0, w19
  409aa4:	ldp	x20, x19, [sp, #32]
  409aa8:	ldp	x22, x21, [sp, #16]
  409aac:	ldp	x29, x30, [sp], #48
  409ab0:	ret
  409ab4:	stp	x29, x30, [sp, #-80]!
  409ab8:	cmp	x1, #0x401
  409abc:	mov	w8, #0x401                 	// #1025
  409ac0:	stp	x26, x25, [sp, #16]
  409ac4:	stp	x20, x19, [sp, #64]
  409ac8:	mov	x19, x0
  409acc:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  409ad0:	mov	w25, #0xc                   	// #12
  409ad4:	stp	x24, x23, [sp, #32]
  409ad8:	stp	x22, x21, [sp, #48]
  409adc:	mov	x29, sp
  409ae0:	b	409af0 <__fxstatat@plt+0x6a80>
  409ae4:	mov	w8, wzr
  409ae8:	mov	x21, xzr
  409aec:	tbz	w8, #0, 409ba4 <__fxstatat@plt+0x6b34>
  409af0:	mov	x0, x20
  409af4:	bl	402aa0 <malloc@plt>
  409af8:	cbz	x0, 409ae4 <__fxstatat@plt+0x6a74>
  409afc:	mov	x22, x0
  409b00:	mov	x0, x19
  409b04:	mov	x1, x22
  409b08:	mov	x2, x20
  409b0c:	bl	402940 <readlink@plt>
  409b10:	mov	x23, x0
  409b14:	tbz	x0, #63, 409b28 <__fxstatat@plt+0x6ab8>
  409b18:	bl	402fd0 <__errno_location@plt>
  409b1c:	ldr	w26, [x0]
  409b20:	cmp	w26, #0x22
  409b24:	b.ne	409b74 <__fxstatat@plt+0x6b04>  // b.any
  409b28:	cmp	x23, x20
  409b2c:	b.cs	409b40 <__fxstatat@plt+0x6ad0>  // b.hs, b.nlast
  409b30:	mov	w8, wzr
  409b34:	strb	wzr, [x22, x23]
  409b38:	mov	x21, x22
  409b3c:	b	409aec <__fxstatat@plt+0x6a7c>
  409b40:	mov	x0, x22
  409b44:	bl	402db0 <free@plt>
  409b48:	lsr	x8, x20, #62
  409b4c:	cbnz	x8, 409b5c <__fxstatat@plt+0x6aec>
  409b50:	lsl	x20, x20, #1
  409b54:	mov	w8, #0x1                   	// #1
  409b58:	b	409aec <__fxstatat@plt+0x6a7c>
  409b5c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409b60:	cmp	x20, x8
  409b64:	b.cs	409b90 <__fxstatat@plt+0x6b20>  // b.hs, b.nlast
  409b68:	mov	w8, #0x1                   	// #1
  409b6c:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  409b70:	b	409aec <__fxstatat@plt+0x6a7c>
  409b74:	mov	x24, x0
  409b78:	mov	x0, x22
  409b7c:	bl	402db0 <free@plt>
  409b80:	mov	w8, wzr
  409b84:	mov	x21, xzr
  409b88:	str	w26, [x24]
  409b8c:	b	409aec <__fxstatat@plt+0x6a7c>
  409b90:	bl	402fd0 <__errno_location@plt>
  409b94:	mov	w8, wzr
  409b98:	mov	x21, xzr
  409b9c:	str	w25, [x0]
  409ba0:	b	409aec <__fxstatat@plt+0x6a7c>
  409ba4:	mov	x0, x21
  409ba8:	ldp	x20, x19, [sp, #64]
  409bac:	ldp	x22, x21, [sp, #48]
  409bb0:	ldp	x24, x23, [sp, #32]
  409bb4:	ldp	x26, x25, [sp, #16]
  409bb8:	ldp	x29, x30, [sp], #80
  409bbc:	ret
  409bc0:	stp	x29, x30, [sp, #-16]!
  409bc4:	mov	w0, #0x1                   	// #1
  409bc8:	mov	x29, sp
  409bcc:	bl	40318c <__fxstatat@plt+0x11c>
  409bd0:	ldp	x29, x30, [sp], #16
  409bd4:	ret
  409bd8:	stp	x29, x30, [sp, #-96]!
  409bdc:	stp	x28, x27, [sp, #16]
  409be0:	stp	x26, x25, [sp, #32]
  409be4:	stp	x24, x23, [sp, #48]
  409be8:	stp	x22, x21, [sp, #64]
  409bec:	stp	x20, x19, [sp, #80]
  409bf0:	mov	x29, sp
  409bf4:	mov	x19, x3
  409bf8:	mov	x20, x2
  409bfc:	mov	x24, x1
  409c00:	mov	x21, x0
  409c04:	bl	4028b0 <strlen@plt>
  409c08:	ldr	x25, [x24]
  409c0c:	cbz	x25, 409c8c <__fxstatat@plt+0x6c1c>
  409c10:	mov	x22, x0
  409c14:	mov	w26, wzr
  409c18:	mov	x23, xzr
  409c1c:	add	x28, x24, #0x8
  409c20:	mov	x27, #0xffffffffffffffff    	// #-1
  409c24:	mov	x24, x20
  409c28:	b	409c40 <__fxstatat@plt+0x6bd0>
  409c2c:	mov	x27, x23
  409c30:	ldr	x25, [x28, x23, lsl #3]
  409c34:	add	x23, x23, #0x1
  409c38:	add	x24, x24, x19
  409c3c:	cbz	x25, 409c94 <__fxstatat@plt+0x6c24>
  409c40:	mov	x0, x25
  409c44:	mov	x1, x21
  409c48:	mov	x2, x22
  409c4c:	bl	402b10 <strncmp@plt>
  409c50:	cbnz	w0, 409c30 <__fxstatat@plt+0x6bc0>
  409c54:	mov	x0, x25
  409c58:	bl	4028b0 <strlen@plt>
  409c5c:	cmp	x0, x22
  409c60:	b.eq	409ca0 <__fxstatat@plt+0x6c30>  // b.none
  409c64:	cmn	x27, #0x1
  409c68:	b.eq	409c2c <__fxstatat@plt+0x6bbc>  // b.none
  409c6c:	cbz	x20, 409c84 <__fxstatat@plt+0x6c14>
  409c70:	madd	x0, x27, x19, x20
  409c74:	mov	x1, x24
  409c78:	mov	x2, x19
  409c7c:	bl	402bc0 <bcmp@plt>
  409c80:	cbz	w0, 409c30 <__fxstatat@plt+0x6bc0>
  409c84:	mov	w26, #0x1                   	// #1
  409c88:	b	409c30 <__fxstatat@plt+0x6bc0>
  409c8c:	mov	w26, wzr
  409c90:	mov	x27, #0xffffffffffffffff    	// #-1
  409c94:	tst	w26, #0x1
  409c98:	mov	x8, #0xfffffffffffffffe    	// #-2
  409c9c:	csel	x23, x8, x27, ne  // ne = any
  409ca0:	mov	x0, x23
  409ca4:	ldp	x20, x19, [sp, #80]
  409ca8:	ldp	x22, x21, [sp, #64]
  409cac:	ldp	x24, x23, [sp, #48]
  409cb0:	ldp	x26, x25, [sp, #32]
  409cb4:	ldp	x28, x27, [sp, #16]
  409cb8:	ldp	x29, x30, [sp], #96
  409cbc:	ret
  409cc0:	stp	x29, x30, [sp, #-48]!
  409cc4:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  409cc8:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  409ccc:	add	x8, x8, #0x6f7
  409cd0:	add	x9, x9, #0x6dc
  409cd4:	cmn	x2, #0x1
  409cd8:	stp	x20, x19, [sp, #32]
  409cdc:	mov	x19, x1
  409ce0:	mov	x20, x0
  409ce4:	csel	x1, x9, x8, eq  // eq = none
  409ce8:	mov	w2, #0x5                   	// #5
  409cec:	mov	x0, xzr
  409cf0:	str	x21, [sp, #16]
  409cf4:	mov	x29, sp
  409cf8:	bl	402f30 <dcgettext@plt>
  409cfc:	mov	x21, x0
  409d00:	mov	w1, #0x8                   	// #8
  409d04:	mov	w0, wzr
  409d08:	mov	x2, x19
  409d0c:	bl	40d2ac <__fxstatat@plt+0xa23c>
  409d10:	mov	x19, x0
  409d14:	mov	w0, #0x1                   	// #1
  409d18:	mov	x1, x20
  409d1c:	bl	40d5e0 <__fxstatat@plt+0xa570>
  409d20:	mov	x4, x0
  409d24:	mov	w0, wzr
  409d28:	mov	w1, wzr
  409d2c:	mov	x2, x21
  409d30:	mov	x3, x19
  409d34:	bl	4028e0 <error@plt>
  409d38:	ldp	x20, x19, [sp, #32]
  409d3c:	ldr	x21, [sp, #16]
  409d40:	ldp	x29, x30, [sp], #48
  409d44:	ret
  409d48:	stp	x29, x30, [sp, #-96]!
  409d4c:	stp	x20, x19, [sp, #80]
  409d50:	mov	x20, x1
  409d54:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  409d58:	stp	x22, x21, [sp, #64]
  409d5c:	mov	x19, x2
  409d60:	mov	x21, x0
  409d64:	add	x1, x1, #0x714
  409d68:	mov	w2, #0x5                   	// #5
  409d6c:	mov	x0, xzr
  409d70:	stp	x28, x27, [sp, #16]
  409d74:	stp	x26, x25, [sp, #32]
  409d78:	stp	x24, x23, [sp, #48]
  409d7c:	mov	x29, sp
  409d80:	bl	402f30 <dcgettext@plt>
  409d84:	adrp	x26, 426000 <__fxstatat@plt+0x22f90>
  409d88:	ldr	x1, [x26, #1168]
  409d8c:	bl	402f40 <fputs_unlocked@plt>
  409d90:	ldr	x24, [x21]
  409d94:	cbz	x24, 409e28 <__fxstatat@plt+0x6db8>
  409d98:	add	x27, x21, #0x8
  409d9c:	adrp	x21, 414000 <__fxstatat@plt+0x10f90>
  409da0:	adrp	x22, 414000 <__fxstatat@plt+0x10f90>
  409da4:	mov	x23, xzr
  409da8:	mov	x28, xzr
  409dac:	add	x21, x21, #0x729
  409db0:	add	x22, x22, #0x132
  409db4:	b	409dec <__fxstatat@plt+0x6d7c>
  409db8:	ldr	x23, [x26, #1168]
  409dbc:	mov	x0, x24
  409dc0:	bl	40d5f8 <__fxstatat@plt+0xa588>
  409dc4:	mov	x3, x0
  409dc8:	mov	w1, #0x1                   	// #1
  409dcc:	mov	x0, x23
  409dd0:	mov	x2, x21
  409dd4:	bl	402d20 <__fprintf_chk@plt>
  409dd8:	mov	x23, x20
  409ddc:	ldr	x24, [x27, x28, lsl #3]
  409de0:	add	x28, x28, #0x1
  409de4:	add	x20, x20, x19
  409de8:	cbz	x24, 409e28 <__fxstatat@plt+0x6db8>
  409dec:	cbz	x28, 409db8 <__fxstatat@plt+0x6d48>
  409df0:	mov	x0, x23
  409df4:	mov	x1, x20
  409df8:	mov	x2, x19
  409dfc:	bl	402bc0 <bcmp@plt>
  409e00:	cbnz	w0, 409db8 <__fxstatat@plt+0x6d48>
  409e04:	ldr	x25, [x26, #1168]
  409e08:	mov	x0, x24
  409e0c:	bl	40d5f8 <__fxstatat@plt+0xa588>
  409e10:	mov	x3, x0
  409e14:	mov	w1, #0x1                   	// #1
  409e18:	mov	x0, x25
  409e1c:	mov	x2, x22
  409e20:	bl	402d20 <__fprintf_chk@plt>
  409e24:	b	409ddc <__fxstatat@plt+0x6d6c>
  409e28:	ldr	x1, [x26, #1168]
  409e2c:	mov	w0, #0xa                   	// #10
  409e30:	bl	402a40 <putc_unlocked@plt>
  409e34:	ldp	x20, x19, [sp, #80]
  409e38:	ldp	x22, x21, [sp, #64]
  409e3c:	ldp	x24, x23, [sp, #48]
  409e40:	ldp	x26, x25, [sp, #32]
  409e44:	ldp	x28, x27, [sp, #16]
  409e48:	ldp	x29, x30, [sp], #96
  409e4c:	ret
  409e50:	stp	x29, x30, [sp, #-64]!
  409e54:	stp	x24, x23, [sp, #16]
  409e58:	stp	x22, x21, [sp, #32]
  409e5c:	mov	x21, x3
  409e60:	mov	x22, x2
  409e64:	mov	x23, x1
  409e68:	mov	x24, x0
  409e6c:	mov	x0, x1
  409e70:	mov	x1, x2
  409e74:	mov	x2, x3
  409e78:	mov	x3, x4
  409e7c:	stp	x20, x19, [sp, #48]
  409e80:	mov	x29, sp
  409e84:	mov	x19, x5
  409e88:	mov	x20, x4
  409e8c:	bl	409bd8 <__fxstatat@plt+0x6b68>
  409e90:	mov	x2, x0
  409e94:	tbz	x0, #63, 409ebc <__fxstatat@plt+0x6e4c>
  409e98:	mov	x0, x24
  409e9c:	mov	x1, x23
  409ea0:	bl	409cc0 <__fxstatat@plt+0x6c50>
  409ea4:	mov	x0, x22
  409ea8:	mov	x1, x21
  409eac:	mov	x2, x20
  409eb0:	bl	409d48 <__fxstatat@plt+0x6cd8>
  409eb4:	blr	x19
  409eb8:	mov	x2, #0xffffffffffffffff    	// #-1
  409ebc:	ldp	x20, x19, [sp, #48]
  409ec0:	ldp	x22, x21, [sp, #32]
  409ec4:	ldp	x24, x23, [sp, #16]
  409ec8:	mov	x0, x2
  409ecc:	ldp	x29, x30, [sp], #64
  409ed0:	ret
  409ed4:	stp	x29, x30, [sp, #-64]!
  409ed8:	stp	x22, x21, [sp, #32]
  409edc:	stp	x20, x19, [sp, #48]
  409ee0:	ldr	x20, [x1]
  409ee4:	str	x23, [sp, #16]
  409ee8:	mov	x29, sp
  409eec:	cbz	x20, 409f3c <__fxstatat@plt+0x6ecc>
  409ef0:	mov	x22, x2
  409ef4:	mov	x23, x1
  409ef8:	mov	x1, x2
  409efc:	mov	x2, x3
  409f00:	mov	x19, x3
  409f04:	mov	x21, x0
  409f08:	bl	402bc0 <bcmp@plt>
  409f0c:	cbz	w0, 409f3c <__fxstatat@plt+0x6ecc>
  409f10:	add	x22, x22, x19
  409f14:	add	x23, x23, #0x8
  409f18:	ldr	x20, [x23]
  409f1c:	cbz	x20, 409f3c <__fxstatat@plt+0x6ecc>
  409f20:	mov	x0, x21
  409f24:	mov	x1, x22
  409f28:	mov	x2, x19
  409f2c:	bl	402bc0 <bcmp@plt>
  409f30:	add	x22, x22, x19
  409f34:	add	x23, x23, #0x8
  409f38:	cbnz	w0, 409f18 <__fxstatat@plt+0x6ea8>
  409f3c:	mov	x0, x20
  409f40:	ldp	x20, x19, [sp, #48]
  409f44:	ldp	x22, x21, [sp, #32]
  409f48:	ldr	x23, [sp, #16]
  409f4c:	ldp	x29, x30, [sp], #64
  409f50:	ret
  409f54:	stp	x29, x30, [sp, #-32]!
  409f58:	stp	x20, x19, [sp, #16]
  409f5c:	mov	x19, x0
  409f60:	mov	x29, sp
  409f64:	cbz	x0, 409f90 <__fxstatat@plt+0x6f20>
  409f68:	cbz	x19, 409fa4 <__fxstatat@plt+0x6f34>
  409f6c:	ldrb	w8, [x19]
  409f70:	adrp	x20, 414000 <__fxstatat@plt+0x10f90>
  409f74:	add	x20, x20, #0x749
  409f78:	cbz	w8, 409fac <__fxstatat@plt+0x6f3c>
  409f7c:	mov	x0, x19
  409f80:	bl	40aa0c <__fxstatat@plt+0x799c>
  409f84:	cmp	x19, x0
  409f88:	csel	x20, x19, x20, eq  // eq = none
  409f8c:	b	409fac <__fxstatat@plt+0x6f3c>
  409f90:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  409f94:	add	x0, x0, #0x731
  409f98:	bl	402fe0 <getenv@plt>
  409f9c:	mov	x19, x0
  409fa0:	cbnz	x19, 409f6c <__fxstatat@plt+0x6efc>
  409fa4:	adrp	x20, 414000 <__fxstatat@plt+0x10f90>
  409fa8:	add	x20, x20, #0x749
  409fac:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  409fb0:	str	x20, [x8, #2376]
  409fb4:	ldp	x20, x19, [sp, #16]
  409fb8:	ldp	x29, x30, [sp], #32
  409fbc:	ret
  409fc0:	sub	sp, sp, #0x90
  409fc4:	str	w0, [sp, #12]
  409fc8:	mov	x0, x1
  409fcc:	stp	x29, x30, [sp, #48]
  409fd0:	stp	x28, x27, [sp, #64]
  409fd4:	stp	x26, x25, [sp, #80]
  409fd8:	stp	x24, x23, [sp, #96]
  409fdc:	stp	x22, x21, [sp, #112]
  409fe0:	stp	x20, x19, [sp, #128]
  409fe4:	add	x29, sp, #0x30
  409fe8:	mov	w19, w3
  409fec:	mov	w24, w2
  409ff0:	mov	x20, x1
  409ff4:	bl	40aa0c <__fxstatat@plt+0x799c>
  409ff8:	sub	x22, x0, x20
  409ffc:	bl	4028b0 <strlen@plt>
  40a000:	adrp	x21, 426000 <__fxstatat@plt+0x22f90>
  40a004:	ldr	x8, [x21, #2376]
  40a008:	add	x23, x22, x0
  40a00c:	cbnz	x8, 40a018 <__fxstatat@plt+0x6fa8>
  40a010:	mov	x0, xzr
  40a014:	bl	409f54 <__fxstatat@plt+0x6ee4>
  40a018:	ldr	x0, [x21, #2376]
  40a01c:	bl	4028b0 <strlen@plt>
  40a020:	add	x25, x0, #0x1
  40a024:	cmp	x25, #0x9
  40a028:	mov	w8, #0x9                   	// #9
  40a02c:	csinc	x8, x8, x0, ls  // ls = plast
  40a030:	add	x8, x23, x8
  40a034:	add	x0, x8, #0x1
  40a038:	str	x0, [sp]
  40a03c:	bl	402aa0 <malloc@plt>
  40a040:	stur	x0, [x29, #-8]
  40a044:	cbz	x0, 40a1c8 <__fxstatat@plt+0x7158>
  40a048:	mov	w8, #0xffffffff            	// #-1
  40a04c:	add	x27, x23, #0x1
  40a050:	stur	xzr, [x29, #-16]
  40a054:	str	xzr, [sp, #16]
  40a058:	stur	w8, [x29, #-20]
  40a05c:	b	40a068 <__fxstatat@plt+0x6ff8>
  40a060:	mov	w8, #0x3                   	// #3
  40a064:	cbnz	w8, 40a188 <__fxstatat@plt+0x7118>
  40a068:	ldur	x21, [x29, #-8]
  40a06c:	mov	x1, x20
  40a070:	mov	x2, x27
  40a074:	mov	x0, x21
  40a078:	bl	402890 <memcpy@plt>
  40a07c:	cmp	w24, #0x1
  40a080:	b.ne	40a09c <__fxstatat@plt+0x702c>  // b.any
  40a084:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a088:	ldr	x1, [x8, #2376]
  40a08c:	add	x0, x21, x23
  40a090:	mov	x2, x25
  40a094:	bl	402890 <memcpy@plt>
  40a098:	b	40a110 <__fxstatat@plt+0x70a0>
  40a09c:	ldr	w0, [sp, #12]
  40a0a0:	ldr	x2, [sp]
  40a0a4:	sub	x1, x29, #0x8
  40a0a8:	sub	x5, x29, #0x10
  40a0ac:	sub	x6, x29, #0x14
  40a0b0:	mov	x3, x23
  40a0b4:	mov	x4, x22
  40a0b8:	bl	40a1e8 <__fxstatat@plt+0x7178>
  40a0bc:	cmp	w0, #0x1
  40a0c0:	b.eq	40a0fc <__fxstatat@plt+0x708c>  // b.none
  40a0c4:	cmp	w0, #0x2
  40a0c8:	b.eq	40a0d8 <__fxstatat@plt+0x7068>  // b.none
  40a0cc:	cmp	w0, #0x3
  40a0d0:	b.ne	40a110 <__fxstatat@plt+0x70a0>  // b.any
  40a0d4:	b	40a1a4 <__fxstatat@plt+0x7134>
  40a0d8:	cmp	w24, #0x2
  40a0dc:	b.ne	40a0fc <__fxstatat@plt+0x708c>  // b.any
  40a0e0:	ldur	x8, [x29, #-8]
  40a0e4:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  40a0e8:	ldr	x1, [x9, #2376]
  40a0ec:	mov	x2, x25
  40a0f0:	add	x0, x8, x23
  40a0f4:	bl	402890 <memcpy@plt>
  40a0f8:	mov	w24, #0x1                   	// #1
  40a0fc:	ldur	x0, [x29, #-8]
  40a100:	ldur	w2, [x29, #-20]
  40a104:	add	x3, sp, #0x10
  40a108:	mov	x1, x23
  40a10c:	bl	40a4f4 <__fxstatat@plt+0x7484>
  40a110:	tbz	w19, #0, 40a190 <__fxstatat@plt+0x7120>
  40a114:	ldur	w8, [x29, #-20]
  40a118:	tbz	w8, #31, 40a128 <__fxstatat@plt+0x70b8>
  40a11c:	mov	x22, xzr
  40a120:	mov	w8, #0xffffff9c            	// #-100
  40a124:	stur	w8, [x29, #-20]
  40a128:	ldur	x28, [x29, #-8]
  40a12c:	ldur	w2, [x29, #-20]
  40a130:	cmp	w24, #0x1
  40a134:	cset	w4, ne  // ne = any
  40a138:	add	x3, x28, x22
  40a13c:	mov	w0, #0xffffff9c            	// #-100
  40a140:	mov	x1, x20
  40a144:	bl	40db00 <__fxstatat@plt+0xaa90>
  40a148:	cbz	w0, 40a060 <__fxstatat@plt+0x6ff0>
  40a14c:	bl	402fd0 <__errno_location@plt>
  40a150:	ldr	w26, [x0]
  40a154:	cmp	w26, #0x11
  40a158:	b.ne	40a164 <__fxstatat@plt+0x70f4>  // b.any
  40a15c:	mov	w8, wzr
  40a160:	b	40a064 <__fxstatat@plt+0x6ff4>
  40a164:	mov	x21, x0
  40a168:	ldur	x0, [x29, #-16]
  40a16c:	cbz	x0, 40a174 <__fxstatat@plt+0x7104>
  40a170:	bl	402c30 <closedir@plt>
  40a174:	mov	x0, x28
  40a178:	bl	402db0 <free@plt>
  40a17c:	mov	w8, #0x1                   	// #1
  40a180:	str	w26, [x21]
  40a184:	b	40a064 <__fxstatat@plt+0x6ff4>
  40a188:	cmp	w8, #0x3
  40a18c:	b.ne	40a1c4 <__fxstatat@plt+0x7154>  // b.any
  40a190:	ldur	x0, [x29, #-16]
  40a194:	cbz	x0, 40a19c <__fxstatat@plt+0x712c>
  40a198:	bl	402c30 <closedir@plt>
  40a19c:	ldur	x0, [x29, #-8]
  40a1a0:	b	40a1c8 <__fxstatat@plt+0x7158>
  40a1a4:	ldur	x0, [x29, #-8]
  40a1a8:	bl	402db0 <free@plt>
  40a1ac:	bl	402fd0 <__errno_location@plt>
  40a1b0:	mov	x8, x0
  40a1b4:	mov	w9, #0xc                   	// #12
  40a1b8:	mov	x0, xzr
  40a1bc:	str	w9, [x8]
  40a1c0:	b	40a1c8 <__fxstatat@plt+0x7158>
  40a1c4:	mov	x0, xzr
  40a1c8:	ldp	x20, x19, [sp, #128]
  40a1cc:	ldp	x22, x21, [sp, #112]
  40a1d0:	ldp	x24, x23, [sp, #96]
  40a1d4:	ldp	x26, x25, [sp, #80]
  40a1d8:	ldp	x28, x27, [sp, #64]
  40a1dc:	ldp	x29, x30, [sp, #48]
  40a1e0:	add	sp, sp, #0x90
  40a1e4:	ret
  40a1e8:	sub	sp, sp, #0xa0
  40a1ec:	stp	x29, x30, [sp, #64]
  40a1f0:	stp	x28, x27, [sp, #80]
  40a1f4:	stp	x26, x25, [sp, #96]
  40a1f8:	stp	x24, x23, [sp, #112]
  40a1fc:	stp	x22, x21, [sp, #128]
  40a200:	stp	x20, x19, [sp, #144]
  40a204:	ldr	x22, [x1]
  40a208:	ldr	x25, [x5]
  40a20c:	add	x29, sp, #0x40
  40a210:	mov	w28, w0
  40a214:	add	x27, x22, x4
  40a218:	mov	x0, x27
  40a21c:	mov	x26, x6
  40a220:	mov	x23, x5
  40a224:	mov	x20, x4
  40a228:	mov	x21, x3
  40a22c:	stur	x2, [x29, #-24]
  40a230:	mov	x19, x1
  40a234:	bl	40aa58 <__fxstatat@plt+0x79e8>
  40a238:	mov	x24, x0
  40a23c:	cbz	x25, 40a250 <__fxstatat@plt+0x71e0>
  40a240:	mov	x0, x25
  40a244:	bl	402d50 <rewinddir@plt>
  40a248:	mov	w26, #0x2                   	// #2
  40a24c:	b	40a2b4 <__fxstatat@plt+0x7244>
  40a250:	ldrh	w8, [x27]
  40a254:	mov	w9, #0x2e                  	// #46
  40a258:	mov	w0, w28
  40a25c:	mov	x1, x22
  40a260:	mov	w2, wzr
  40a264:	mov	x3, x26
  40a268:	sturh	w8, [x29, #-4]
  40a26c:	strh	w9, [x27]
  40a270:	bl	40bf3c <__fxstatat@plt+0x8ecc>
  40a274:	mov	x25, x0
  40a278:	mov	w26, #0x2                   	// #2
  40a27c:	cbnz	x0, 40a290 <__fxstatat@plt+0x7220>
  40a280:	bl	402fd0 <__errno_location@plt>
  40a284:	ldr	w8, [x0]
  40a288:	cmp	w8, #0xc
  40a28c:	cinc	w26, w26, eq  // eq = none
  40a290:	ldurh	w8, [x29, #-4]
  40a294:	mov	w10, #0x7e2e                	// #32302
  40a298:	add	x9, x27, x24
  40a29c:	movk	w10, #0x7e31, lsl #16
  40a2a0:	strh	w8, [x27]
  40a2a4:	strb	wzr, [x9, #4]
  40a2a8:	str	w10, [x9]
  40a2ac:	cbz	x25, 40a4d0 <__fxstatat@plt+0x7460>
  40a2b0:	str	x25, [x23]
  40a2b4:	mov	x0, x25
  40a2b8:	bl	402bd0 <readdir@plt>
  40a2bc:	stur	x19, [x29, #-16]
  40a2c0:	cbz	x0, 40a4b4 <__fxstatat@plt+0x7444>
  40a2c4:	add	x8, x21, #0x4
  40a2c8:	mov	x23, x0
  40a2cc:	add	x19, x24, #0x4
  40a2d0:	add	x27, x24, #0x2
  40a2d4:	stp	x8, x21, [sp, #8]
  40a2d8:	mov	w8, #0x1                   	// #1
  40a2dc:	str	x8, [sp, #24]
  40a2e0:	stur	w26, [x29, #-28]
  40a2e4:	add	x28, x23, #0x13
  40a2e8:	mov	x0, x28
  40a2ec:	bl	4028b0 <strlen@plt>
  40a2f0:	cmp	x0, x19
  40a2f4:	b.cc	40a390 <__fxstatat@plt+0x7320>  // b.lo, b.ul, b.last
  40a2f8:	add	x0, x22, x20
  40a2fc:	mov	x1, x28
  40a300:	mov	x2, x27
  40a304:	bl	402bc0 <bcmp@plt>
  40a308:	cbnz	w0, 40a390 <__fxstatat@plt+0x7320>
  40a30c:	add	x28, x23, x24
  40a310:	ldrb	w9, [x28, #21]!
  40a314:	sub	w8, w9, #0x31
  40a318:	cmp	w8, #0x8
  40a31c:	b.hi	40a390 <__fxstatat@plt+0x7320>  // b.pmore
  40a320:	sub	x8, x28, #0x2
  40a324:	ldrb	w8, [x8, #3]
  40a328:	cmp	w9, #0x39
  40a32c:	cset	w21, eq  // eq = none
  40a330:	sub	w9, w8, #0x30
  40a334:	cmp	w9, #0x9
  40a338:	b.hi	40a378 <__fxstatat@plt+0x7308>  // b.pmore
  40a33c:	add	x9, x23, x24
  40a340:	mov	w10, #0x17                  	// #23
  40a344:	and	w11, w8, #0xff
  40a348:	ldrb	w8, [x9, x10]
  40a34c:	cmp	w11, #0x39
  40a350:	cset	w11, eq  // eq = none
  40a354:	and	w21, w21, w11
  40a358:	sub	w11, w8, #0x30
  40a35c:	cmp	w11, #0xa
  40a360:	add	x10, x10, #0x1
  40a364:	b.cc	40a344 <__fxstatat@plt+0x72d4>  // b.lo, b.ul, b.last
  40a368:	sub	x23, x10, #0x16
  40a36c:	cmp	w8, #0x7e
  40a370:	b.eq	40a384 <__fxstatat@plt+0x7314>  // b.none
  40a374:	b	40a390 <__fxstatat@plt+0x7320>
  40a378:	mov	w23, #0x1                   	// #1
  40a37c:	cmp	w8, #0x7e
  40a380:	b.ne	40a390 <__fxstatat@plt+0x7320>  // b.any
  40a384:	add	x8, x23, x28
  40a388:	ldrb	w8, [x8, #1]
  40a38c:	cbz	w8, 40a3bc <__fxstatat@plt+0x734c>
  40a390:	mov	w8, #0x2                   	// #2
  40a394:	mov	w21, w26
  40a398:	orr	w8, w8, #0x2
  40a39c:	cmp	w8, #0x2
  40a3a0:	b.ne	40a4c8 <__fxstatat@plt+0x7458>  // b.any
  40a3a4:	mov	x0, x25
  40a3a8:	bl	402bd0 <readdir@plt>
  40a3ac:	mov	x23, x0
  40a3b0:	mov	w26, w21
  40a3b4:	cbnz	x0, 40a2e4 <__fxstatat@plt+0x7274>
  40a3b8:	b	40a4b8 <__fxstatat@plt+0x7448>
  40a3bc:	ldr	x8, [sp, #24]
  40a3c0:	cmp	x8, x23
  40a3c4:	b.cc	40a3ec <__fxstatat@plt+0x737c>  // b.lo, b.ul, b.last
  40a3c8:	b.ne	40a390 <__fxstatat@plt+0x7320>  // b.any
  40a3cc:	ldr	x8, [sp, #16]
  40a3d0:	mov	x1, x28
  40a3d4:	mov	x2, x23
  40a3d8:	add	x8, x22, x8
  40a3dc:	add	x0, x8, #0x2
  40a3e0:	bl	402cf0 <memcmp@plt>
  40a3e4:	cmp	w0, #0x0
  40a3e8:	b.gt	40a390 <__fxstatat@plt+0x7320>
  40a3ec:	ldr	x8, [sp, #8]
  40a3f0:	add	x9, x23, x21
  40a3f4:	str	x9, [sp, #24]
  40a3f8:	add	x8, x8, x9
  40a3fc:	ldur	x9, [x29, #-24]
  40a400:	cmp	x9, x8
  40a404:	b.cs	40a454 <__fxstatat@plt+0x73e4>  // b.hs, b.nlast
  40a408:	lsr	x9, x8, #62
  40a40c:	cmp	x9, #0x0
  40a410:	cset	w9, eq  // eq = none
  40a414:	lsl	x26, x8, x9
  40a418:	mov	x0, x22
  40a41c:	mov	x1, x26
  40a420:	bl	402be0 <realloc@plt>
  40a424:	cbz	x0, 40a43c <__fxstatat@plt+0x73cc>
  40a428:	mov	w8, wzr
  40a42c:	mov	x22, x0
  40a430:	stur	x26, [x29, #-24]
  40a434:	cbnz	w8, 40a398 <__fxstatat@plt+0x7328>
  40a438:	b	40a454 <__fxstatat@plt+0x73e4>
  40a43c:	ldur	x8, [x29, #-16]
  40a440:	str	x22, [x8]
  40a444:	mov	w8, #0x3                   	// #3
  40a448:	stur	w8, [x29, #-28]
  40a44c:	mov	w8, #0x1                   	// #1
  40a450:	cbnz	w8, 40a398 <__fxstatat@plt+0x7328>
  40a454:	ldr	x9, [sp, #16]
  40a458:	mov	w10, #0x7e2e                	// #32302
  40a45c:	add	x2, x23, #0x2
  40a460:	mov	x1, x28
  40a464:	add	x8, x22, x9
  40a468:	strh	w10, [x22, x9]
  40a46c:	mov	w9, #0x30                  	// #48
  40a470:	strb	w9, [x8, #2]!
  40a474:	add	x26, x8, x21
  40a478:	mov	x0, x26
  40a47c:	bl	402890 <memcpy@plt>
  40a480:	add	x9, x26, x23
  40a484:	ldrb	w10, [x9, #-1]!
  40a488:	cmp	w10, #0x39
  40a48c:	b.ne	40a4a4 <__fxstatat@plt+0x7434>  // b.any
  40a490:	mov	w8, #0x30                  	// #48
  40a494:	strb	w8, [x9]
  40a498:	ldrb	w10, [x9, #-1]!
  40a49c:	cmp	w10, #0x39
  40a4a0:	b.eq	40a494 <__fxstatat@plt+0x7424>  // b.none
  40a4a4:	mov	w8, wzr
  40a4a8:	add	w10, w10, #0x1
  40a4ac:	strb	w10, [x9]
  40a4b0:	b	40a398 <__fxstatat@plt+0x7328>
  40a4b4:	mov	w21, w26
  40a4b8:	ldur	x8, [x29, #-16]
  40a4bc:	mov	w0, w21
  40a4c0:	str	x22, [x8]
  40a4c4:	b	40a4d4 <__fxstatat@plt+0x7464>
  40a4c8:	ldur	w0, [x29, #-28]
  40a4cc:	b	40a4d4 <__fxstatat@plt+0x7464>
  40a4d0:	mov	w0, w26
  40a4d4:	ldp	x20, x19, [sp, #144]
  40a4d8:	ldp	x22, x21, [sp, #128]
  40a4dc:	ldp	x24, x23, [sp, #112]
  40a4e0:	ldp	x26, x25, [sp, #96]
  40a4e4:	ldp	x28, x27, [sp, #80]
  40a4e8:	ldp	x29, x30, [sp, #64]
  40a4ec:	add	sp, sp, #0xa0
  40a4f0:	ret
  40a4f4:	stp	x29, x30, [sp, #-80]!
  40a4f8:	str	x25, [sp, #16]
  40a4fc:	stp	x24, x23, [sp, #32]
  40a500:	stp	x22, x21, [sp, #48]
  40a504:	stp	x20, x19, [sp, #64]
  40a508:	mov	x29, sp
  40a50c:	mov	x22, x3
  40a510:	mov	w24, w2
  40a514:	mov	x20, x1
  40a518:	mov	x21, x0
  40a51c:	bl	40aa0c <__fxstatat@plt+0x799c>
  40a520:	mov	x19, x0
  40a524:	bl	40aa58 <__fxstatat@plt+0x79e8>
  40a528:	mov	x23, x0
  40a52c:	cmp	x0, #0xf
  40a530:	b.cc	40a56c <__fxstatat@plt+0x74fc>  // b.lo, b.ul, b.last
  40a534:	ldr	x8, [x22]
  40a538:	cbnz	x8, 40a5d4 <__fxstatat@plt+0x7564>
  40a53c:	tbnz	w24, #31, 40a57c <__fxstatat@plt+0x750c>
  40a540:	bl	402fd0 <__errno_location@plt>
  40a544:	mov	x25, x0
  40a548:	str	wzr, [x0]
  40a54c:	mov	w1, #0x3                   	// #3
  40a550:	mov	w0, w24
  40a554:	bl	402cc0 <fpathconf@plt>
  40a558:	ldr	w8, [x25]
  40a55c:	cmp	w8, #0x0
  40a560:	cset	w8, eq  // eq = none
  40a564:	sub	x8, x0, x8
  40a568:	b	40a5bc <__fxstatat@plt+0x754c>
  40a56c:	mov	w8, #0xff                  	// #255
  40a570:	cmp	x8, x23
  40a574:	b.cc	40a5e0 <__fxstatat@plt+0x7570>  // b.lo, b.ul, b.last
  40a578:	b	40a5fc <__fxstatat@plt+0x758c>
  40a57c:	ldrh	w8, [x19]
  40a580:	mov	w9, #0x2e                  	// #46
  40a584:	strh	w8, [x29, #28]
  40a588:	strh	w9, [x19]
  40a58c:	bl	402fd0 <__errno_location@plt>
  40a590:	mov	x24, x0
  40a594:	str	wzr, [x0]
  40a598:	mov	w1, #0x3                   	// #3
  40a59c:	mov	x0, x21
  40a5a0:	bl	4029d0 <pathconf@plt>
  40a5a4:	ldr	w8, [x24]
  40a5a8:	ldrh	w9, [x29, #28]
  40a5ac:	cmp	w8, #0x0
  40a5b0:	cset	w8, eq  // eq = none
  40a5b4:	sub	x8, x0, x8
  40a5b8:	strh	w9, [x19]
  40a5bc:	cmn	x8, #0x1
  40a5c0:	mov	w9, #0xe                   	// #14
  40a5c4:	csinv	x9, x9, xzr, ne  // ne = any
  40a5c8:	cmp	x8, #0x0
  40a5cc:	csel	x8, x8, x9, ge  // ge = tcont
  40a5d0:	str	x8, [x22]
  40a5d4:	ldr	x8, [x22]
  40a5d8:	cmp	x8, x23
  40a5dc:	b.cs	40a5fc <__fxstatat@plt+0x758c>  // b.hs, b.nlast
  40a5e0:	add	x9, x21, x20
  40a5e4:	sub	x9, x9, x19
  40a5e8:	sub	x10, x8, #0x1
  40a5ec:	cmp	x8, x9
  40a5f0:	csel	x8, x9, x10, hi  // hi = pmore
  40a5f4:	mov	w9, #0x7e                  	// #126
  40a5f8:	strh	w9, [x19, x8]
  40a5fc:	ldp	x20, x19, [sp, #64]
  40a600:	ldp	x22, x21, [sp, #48]
  40a604:	ldp	x24, x23, [sp, #32]
  40a608:	ldr	x25, [sp, #16]
  40a60c:	ldp	x29, x30, [sp], #80
  40a610:	ret
  40a614:	stp	x29, x30, [sp, #-16]!
  40a618:	mov	w3, #0x1                   	// #1
  40a61c:	mov	x29, sp
  40a620:	bl	409fc0 <__fxstatat@plt+0x6f50>
  40a624:	ldp	x29, x30, [sp], #16
  40a628:	ret
  40a62c:	stp	x29, x30, [sp, #-16]!
  40a630:	mov	w3, wzr
  40a634:	mov	x29, sp
  40a638:	bl	409fc0 <__fxstatat@plt+0x6f50>
  40a63c:	cbz	x0, 40a648 <__fxstatat@plt+0x75d8>
  40a640:	ldp	x29, x30, [sp], #16
  40a644:	ret
  40a648:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40a64c:	stp	x29, x30, [sp, #-32]!
  40a650:	str	x19, [sp, #16]
  40a654:	mov	x29, sp
  40a658:	cbz	x1, 40a690 <__fxstatat@plt+0x7620>
  40a65c:	ldrb	w8, [x1]
  40a660:	cbz	w8, 40a690 <__fxstatat@plt+0x7620>
  40a664:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a668:	ldr	x5, [x8, #1056]
  40a66c:	adrp	x19, 414000 <__fxstatat@plt+0x10f90>
  40a670:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40a674:	add	x19, x19, #0x750
  40a678:	add	x2, x2, #0x770
  40a67c:	mov	w4, #0x4                   	// #4
  40a680:	mov	x3, x19
  40a684:	bl	409e50 <__fxstatat@plt+0x6de0>
  40a688:	ldr	w0, [x19, x0, lsl #2]
  40a68c:	b	40a694 <__fxstatat@plt+0x7624>
  40a690:	mov	w0, #0x2                   	// #2
  40a694:	ldr	x19, [sp, #16]
  40a698:	ldp	x29, x30, [sp], #32
  40a69c:	ret
  40a6a0:	stp	x29, x30, [sp, #-16]!
  40a6a4:	mov	x29, sp
  40a6a8:	cbz	x1, 40a6b4 <__fxstatat@plt+0x7644>
  40a6ac:	ldrb	w8, [x1]
  40a6b0:	cbnz	w8, 40a6cc <__fxstatat@plt+0x765c>
  40a6b4:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  40a6b8:	add	x0, x0, #0x7b9
  40a6bc:	bl	402fe0 <getenv@plt>
  40a6c0:	mov	x1, x0
  40a6c4:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  40a6c8:	add	x0, x0, #0x7b8
  40a6cc:	bl	40a64c <__fxstatat@plt+0x75dc>
  40a6d0:	ldp	x29, x30, [sp], #16
  40a6d4:	ret
  40a6d8:	cbz	x0, 40a724 <__fxstatat@plt+0x76b4>
  40a6dc:	cbz	x1, 40a730 <__fxstatat@plt+0x76c0>
  40a6e0:	mov	x9, x0
  40a6e4:	mov	x10, x1
  40a6e8:	mov	x8, x10
  40a6ec:	udiv	x10, x9, x10
  40a6f0:	msub	x10, x10, x8, x9
  40a6f4:	mov	x9, x8
  40a6f8:	cbnz	x10, 40a6e8 <__fxstatat@plt+0x7678>
  40a6fc:	udiv	x8, x0, x8
  40a700:	umulh	x9, x1, x8
  40a704:	mul	x8, x1, x8
  40a708:	cmp	xzr, x9
  40a70c:	cset	w9, ne  // ne = any
  40a710:	cmp	x8, x2
  40a714:	b.hi	40a730 <__fxstatat@plt+0x76c0>  // b.pmore
  40a718:	cbnz	w9, 40a730 <__fxstatat@plt+0x76c0>
  40a71c:	mov	x0, x8
  40a720:	ret
  40a724:	cmp	x1, #0x0
  40a728:	mov	w8, #0x2000                	// #8192
  40a72c:	csel	x0, x1, x8, ne  // ne = any
  40a730:	cmp	x0, x2
  40a734:	csel	x8, x2, x0, hi  // hi = pmore
  40a738:	mov	x0, x8
  40a73c:	ret
  40a740:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a744:	str	x0, [x8, #2384]
  40a748:	ret
  40a74c:	stp	x29, x30, [sp, #-48]!
  40a750:	stp	x20, x19, [sp, #32]
  40a754:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  40a758:	ldr	x19, [x20, #1200]
  40a75c:	str	x21, [sp, #16]
  40a760:	mov	x29, sp
  40a764:	mov	x0, x19
  40a768:	bl	41002c <__fxstatat@plt+0xcfbc>
  40a76c:	cbz	x0, 40a784 <__fxstatat@plt+0x7714>
  40a770:	mov	w2, #0x1                   	// #1
  40a774:	mov	x0, x19
  40a778:	mov	x1, xzr
  40a77c:	bl	41006c <__fxstatat@plt+0xcffc>
  40a780:	cbz	w0, 40a78c <__fxstatat@plt+0x771c>
  40a784:	mov	w19, wzr
  40a788:	b	40a79c <__fxstatat@plt+0x772c>
  40a78c:	ldr	x0, [x20, #1200]
  40a790:	bl	40ffcc <__fxstatat@plt+0xcf5c>
  40a794:	cmp	w0, #0x0
  40a798:	cset	w19, ne  // ne = any
  40a79c:	ldr	x0, [x20, #1200]
  40a7a0:	bl	410844 <__fxstatat@plt+0xd7d4>
  40a7a4:	tbnz	w19, #0, 40a7c0 <__fxstatat@plt+0x7750>
  40a7a8:	cbnz	w0, 40a7c0 <__fxstatat@plt+0x7750>
  40a7ac:	bl	40a858 <__fxstatat@plt+0x77e8>
  40a7b0:	ldp	x20, x19, [sp, #32]
  40a7b4:	ldr	x21, [sp, #16]
  40a7b8:	ldp	x29, x30, [sp], #48
  40a7bc:	ret
  40a7c0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40a7c4:	add	x1, x1, #0x7ef
  40a7c8:	mov	w2, #0x5                   	// #5
  40a7cc:	mov	x0, xzr
  40a7d0:	bl	402f30 <dcgettext@plt>
  40a7d4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a7d8:	ldr	x21, [x8, #2384]
  40a7dc:	mov	x19, x0
  40a7e0:	bl	402fd0 <__errno_location@plt>
  40a7e4:	ldr	w20, [x0]
  40a7e8:	cbnz	x21, 40a808 <__fxstatat@plt+0x7798>
  40a7ec:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40a7f0:	add	x2, x2, #0x134
  40a7f4:	mov	w0, wzr
  40a7f8:	mov	w1, w20
  40a7fc:	mov	x3, x19
  40a800:	bl	4028e0 <error@plt>
  40a804:	b	40a82c <__fxstatat@plt+0x77bc>
  40a808:	mov	x0, x21
  40a80c:	bl	40d448 <__fxstatat@plt+0xa3d8>
  40a810:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40a814:	mov	x3, x0
  40a818:	add	x2, x2, #0x802
  40a81c:	mov	w0, wzr
  40a820:	mov	w1, w20
  40a824:	mov	x4, x19
  40a828:	bl	4028e0 <error@plt>
  40a82c:	bl	40a858 <__fxstatat@plt+0x77e8>
  40a830:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a834:	ldr	w0, [x8, #1064]
  40a838:	bl	4028a0 <_exit@plt>
  40a83c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a840:	str	x0, [x8, #2392]
  40a844:	ret
  40a848:	and	w8, w0, #0x1
  40a84c:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  40a850:	strb	w8, [x9, #2400]
  40a854:	ret
  40a858:	stp	x29, x30, [sp, #-48]!
  40a85c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a860:	ldr	x0, [x8, #1192]
  40a864:	str	x21, [sp, #16]
  40a868:	stp	x20, x19, [sp, #32]
  40a86c:	mov	x29, sp
  40a870:	bl	410844 <__fxstatat@plt+0xd7d4>
  40a874:	cbz	w0, 40a894 <__fxstatat@plt+0x7824>
  40a878:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a87c:	ldrb	w8, [x8, #2400]
  40a880:	cbz	w8, 40a8b4 <__fxstatat@plt+0x7844>
  40a884:	bl	402fd0 <__errno_location@plt>
  40a888:	ldr	w8, [x0]
  40a88c:	cmp	w8, #0x20
  40a890:	b.ne	40a8b4 <__fxstatat@plt+0x7844>  // b.any
  40a894:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a898:	ldr	x0, [x8, #1168]
  40a89c:	bl	410844 <__fxstatat@plt+0xd7d4>
  40a8a0:	cbnz	w0, 40a920 <__fxstatat@plt+0x78b0>
  40a8a4:	ldp	x20, x19, [sp, #32]
  40a8a8:	ldr	x21, [sp, #16]
  40a8ac:	ldp	x29, x30, [sp], #48
  40a8b0:	ret
  40a8b4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40a8b8:	add	x1, x1, #0x809
  40a8bc:	mov	w2, #0x5                   	// #5
  40a8c0:	mov	x0, xzr
  40a8c4:	bl	402f30 <dcgettext@plt>
  40a8c8:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a8cc:	ldr	x21, [x8, #2392]
  40a8d0:	mov	x19, x0
  40a8d4:	bl	402fd0 <__errno_location@plt>
  40a8d8:	ldr	w20, [x0]
  40a8dc:	cbnz	x21, 40a8fc <__fxstatat@plt+0x788c>
  40a8e0:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40a8e4:	add	x2, x2, #0x134
  40a8e8:	mov	w0, wzr
  40a8ec:	mov	w1, w20
  40a8f0:	mov	x3, x19
  40a8f4:	bl	4028e0 <error@plt>
  40a8f8:	b	40a920 <__fxstatat@plt+0x78b0>
  40a8fc:	mov	x0, x21
  40a900:	bl	40d448 <__fxstatat@plt+0xa3d8>
  40a904:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40a908:	mov	x3, x0
  40a90c:	add	x2, x2, #0x802
  40a910:	mov	w0, wzr
  40a914:	mov	w1, w20
  40a918:	mov	x4, x19
  40a91c:	bl	4028e0 <error@plt>
  40a920:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40a924:	ldr	w0, [x8, #1064]
  40a928:	bl	4028a0 <_exit@plt>
  40a92c:	stp	x29, x30, [sp, #-16]!
  40a930:	mov	x29, sp
  40a934:	bl	40a9a0 <__fxstatat@plt+0x7930>
  40a938:	cbz	x0, 40a944 <__fxstatat@plt+0x78d4>
  40a93c:	ldp	x29, x30, [sp], #16
  40a940:	ret
  40a944:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40a948:	stp	x29, x30, [sp, #-48]!
  40a94c:	str	x21, [sp, #16]
  40a950:	stp	x20, x19, [sp, #32]
  40a954:	mov	x20, x0
  40a958:	ldrb	w8, [x20], #-1
  40a95c:	mov	x29, sp
  40a960:	mov	x19, x0
  40a964:	cmp	w8, #0x2f
  40a968:	cset	w21, eq  // eq = none
  40a96c:	bl	40aa0c <__fxstatat@plt+0x799c>
  40a970:	sub	x8, x0, x19
  40a974:	mov	x0, x8
  40a978:	cmp	x8, x21
  40a97c:	b.ls	40a990 <__fxstatat@plt+0x7920>  // b.plast
  40a980:	ldrb	w8, [x20, x0]
  40a984:	cmp	w8, #0x2f
  40a988:	sub	x8, x0, #0x1
  40a98c:	b.eq	40a974 <__fxstatat@plt+0x7904>  // b.none
  40a990:	ldp	x20, x19, [sp, #32]
  40a994:	ldr	x21, [sp, #16]
  40a998:	ldp	x29, x30, [sp], #48
  40a99c:	ret
  40a9a0:	stp	x29, x30, [sp, #-48]!
  40a9a4:	str	x21, [sp, #16]
  40a9a8:	stp	x20, x19, [sp, #32]
  40a9ac:	mov	x29, sp
  40a9b0:	mov	x21, x0
  40a9b4:	bl	40a948 <__fxstatat@plt+0x78d8>
  40a9b8:	cmp	x0, #0x0
  40a9bc:	cinc	x8, x0, eq  // eq = none
  40a9c0:	mov	x20, x0
  40a9c4:	add	x0, x8, #0x1
  40a9c8:	bl	402aa0 <malloc@plt>
  40a9cc:	mov	x19, x0
  40a9d0:	cbz	x0, 40a9f8 <__fxstatat@plt+0x7988>
  40a9d4:	mov	x0, x19
  40a9d8:	mov	x1, x21
  40a9dc:	mov	x2, x20
  40a9e0:	bl	402890 <memcpy@plt>
  40a9e4:	cbnz	x20, 40a9f4 <__fxstatat@plt+0x7984>
  40a9e8:	mov	w8, #0x2e                  	// #46
  40a9ec:	mov	w20, #0x1                   	// #1
  40a9f0:	strb	w8, [x19]
  40a9f4:	strb	wzr, [x19, x20]
  40a9f8:	mov	x0, x19
  40a9fc:	ldp	x20, x19, [sp, #32]
  40aa00:	ldr	x21, [sp, #16]
  40aa04:	ldp	x29, x30, [sp], #48
  40aa08:	ret
  40aa0c:	sub	x0, x0, #0x1
  40aa10:	ldrb	w8, [x0, #1]!
  40aa14:	cmp	w8, #0x2f
  40aa18:	b.eq	40aa10 <__fxstatat@plt+0x79a0>  // b.none
  40aa1c:	mov	w8, wzr
  40aa20:	mov	x9, x0
  40aa24:	b	40aa30 <__fxstatat@plt+0x79c0>
  40aa28:	mov	w8, #0x1                   	// #1
  40aa2c:	add	x9, x9, #0x1
  40aa30:	ldrb	w10, [x9]
  40aa34:	cmp	w10, #0x2f
  40aa38:	b.eq	40aa28 <__fxstatat@plt+0x79b8>  // b.none
  40aa3c:	cbz	w10, 40aa54 <__fxstatat@plt+0x79e4>
  40aa40:	tst	w8, #0x1
  40aa44:	mov	w8, wzr
  40aa48:	csel	x0, x9, x0, ne  // ne = any
  40aa4c:	add	x9, x9, #0x1
  40aa50:	b	40aa30 <__fxstatat@plt+0x79c0>
  40aa54:	ret
  40aa58:	stp	x29, x30, [sp, #-32]!
  40aa5c:	str	x19, [sp, #16]
  40aa60:	mov	x29, sp
  40aa64:	mov	x19, x0
  40aa68:	bl	4028b0 <strlen@plt>
  40aa6c:	mov	x8, x0
  40aa70:	sub	x9, x19, #0x1
  40aa74:	mov	x0, x8
  40aa78:	cmp	x8, #0x2
  40aa7c:	b.cc	40aa90 <__fxstatat@plt+0x7a20>  // b.lo, b.ul, b.last
  40aa80:	ldrb	w8, [x9, x0]
  40aa84:	cmp	w8, #0x2f
  40aa88:	sub	x8, x0, #0x1
  40aa8c:	b.eq	40aa74 <__fxstatat@plt+0x7a04>  // b.none
  40aa90:	ldr	x19, [sp, #16]
  40aa94:	ldp	x29, x30, [sp], #32
  40aa98:	ret
  40aa9c:	stp	x29, x30, [sp, #-32]!
  40aaa0:	str	x19, [sp, #16]
  40aaa4:	mov	x29, sp
  40aaa8:	mov	x19, x0
  40aaac:	bl	40aa0c <__fxstatat@plt+0x799c>
  40aab0:	ldrb	w8, [x0]
  40aab4:	cmp	w8, #0x0
  40aab8:	csel	x19, x19, x0, eq  // eq = none
  40aabc:	mov	x0, x19
  40aac0:	bl	40aa58 <__fxstatat@plt+0x79e8>
  40aac4:	ldrb	w8, [x19, x0]
  40aac8:	strb	wzr, [x19, x0]
  40aacc:	ldr	x19, [sp, #16]
  40aad0:	cmp	w8, #0x0
  40aad4:	cset	w0, ne  // ne = any
  40aad8:	ldp	x29, x30, [sp], #32
  40aadc:	ret
  40aae0:	stp	x29, x30, [sp, #-16]!
  40aae4:	mov	x29, sp
  40aae8:	bl	402ca0 <posix_fadvise@plt>
  40aaec:	ldp	x29, x30, [sp], #16
  40aaf0:	ret
  40aaf4:	cbz	x0, 40ab24 <__fxstatat@plt+0x7ab4>
  40aaf8:	stp	x29, x30, [sp, #-32]!
  40aafc:	str	x19, [sp, #16]
  40ab00:	mov	x29, sp
  40ab04:	mov	w19, w1
  40ab08:	bl	402a30 <fileno@plt>
  40ab0c:	mov	x1, xzr
  40ab10:	mov	x2, xzr
  40ab14:	mov	w3, w19
  40ab18:	bl	40aae0 <__fxstatat@plt+0x7a70>
  40ab1c:	ldr	x19, [sp, #16]
  40ab20:	ldp	x29, x30, [sp], #32
  40ab24:	ret
  40ab28:	sub	sp, sp, #0xe0
  40ab2c:	stp	x29, x30, [sp, #208]
  40ab30:	add	x29, sp, #0xd0
  40ab34:	stp	x2, x3, [x29, #-80]
  40ab38:	stp	x4, x5, [x29, #-64]
  40ab3c:	stp	x6, x7, [x29, #-48]
  40ab40:	stp	q1, q2, [sp, #16]
  40ab44:	stp	q3, q4, [sp, #48]
  40ab48:	str	q0, [sp]
  40ab4c:	stp	q5, q6, [sp, #80]
  40ab50:	str	q7, [sp, #112]
  40ab54:	tbnz	w1, #6, 40ab60 <__fxstatat@plt+0x7af0>
  40ab58:	mov	w2, wzr
  40ab5c:	b	40abac <__fxstatat@plt+0x7b3c>
  40ab60:	mov	x9, #0xffffffffffffffd0    	// #-48
  40ab64:	mov	x11, sp
  40ab68:	sub	x12, x29, #0x50
  40ab6c:	movk	x9, #0xff80, lsl #32
  40ab70:	add	x10, x29, #0x10
  40ab74:	mov	x8, #0xffffffffffffffd0    	// #-48
  40ab78:	add	x11, x11, #0x80
  40ab7c:	add	x12, x12, #0x30
  40ab80:	stp	x11, x9, [x29, #-16]
  40ab84:	stp	x10, x12, [x29, #-32]
  40ab88:	tbz	w8, #31, 40ab9c <__fxstatat@plt+0x7b2c>
  40ab8c:	add	w9, w8, #0x8
  40ab90:	cmp	w9, #0x0
  40ab94:	stur	w9, [x29, #-8]
  40ab98:	b.le	40abc0 <__fxstatat@plt+0x7b50>
  40ab9c:	ldur	x8, [x29, #-32]
  40aba0:	add	x9, x8, #0x8
  40aba4:	stur	x9, [x29, #-32]
  40aba8:	ldr	w2, [x8]
  40abac:	bl	402ad0 <open@plt>
  40abb0:	bl	40e77c <__fxstatat@plt+0xb70c>
  40abb4:	ldp	x29, x30, [sp, #208]
  40abb8:	add	sp, sp, #0xe0
  40abbc:	ret
  40abc0:	ldur	x9, [x29, #-24]
  40abc4:	add	x8, x9, x8
  40abc8:	b	40aba8 <__fxstatat@plt+0x7b38>
  40abcc:	stp	x29, x30, [sp, #-48]!
  40abd0:	stp	x22, x21, [sp, #16]
  40abd4:	stp	x20, x19, [sp, #32]
  40abd8:	mov	x29, sp
  40abdc:	cbz	x0, 40ac30 <__fxstatat@plt+0x7bc0>
  40abe0:	mov	x20, x0
  40abe4:	mov	w0, #0x18                  	// #24
  40abe8:	mov	x21, x2
  40abec:	mov	x22, x1
  40abf0:	bl	40fab8 <__fxstatat@plt+0xca48>
  40abf4:	mov	x19, x0
  40abf8:	mov	x0, x22
  40abfc:	bl	40fc90 <__fxstatat@plt+0xcc20>
  40ac00:	ldr	x8, [x21, #8]
  40ac04:	mov	x1, x19
  40ac08:	stp	x0, x8, [x19]
  40ac0c:	ldr	x8, [x21]
  40ac10:	mov	x0, x20
  40ac14:	str	x8, [x19, #16]
  40ac18:	bl	40bc68 <__fxstatat@plt+0x8bf8>
  40ac1c:	cbz	x0, 40ac40 <__fxstatat@plt+0x7bd0>
  40ac20:	cmp	x0, x19
  40ac24:	b.eq	40ac30 <__fxstatat@plt+0x7bc0>  // b.none
  40ac28:	mov	x0, x19
  40ac2c:	bl	40bf10 <__fxstatat@plt+0x8ea0>
  40ac30:	ldp	x20, x19, [sp, #32]
  40ac34:	ldp	x22, x21, [sp, #16]
  40ac38:	ldp	x29, x30, [sp], #48
  40ac3c:	ret
  40ac40:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40ac44:	cbz	x0, 40ac7c <__fxstatat@plt+0x7c0c>
  40ac48:	sub	sp, sp, #0x30
  40ac4c:	stp	x29, x30, [sp, #32]
  40ac50:	ldr	x8, [x2, #8]
  40ac54:	add	x29, sp, #0x20
  40ac58:	stp	x1, x8, [sp, #8]
  40ac5c:	ldr	x8, [x2]
  40ac60:	add	x1, sp, #0x8
  40ac64:	str	x8, [sp, #24]
  40ac68:	bl	40b140 <__fxstatat@plt+0x80d0>
  40ac6c:	ldp	x29, x30, [sp, #32]
  40ac70:	cmp	x0, #0x0
  40ac74:	cset	w0, ne  // ne = any
  40ac78:	add	sp, sp, #0x30
  40ac7c:	ret
  40ac80:	stp	x29, x30, [sp, #-32]!
  40ac84:	stp	x20, x19, [sp, #16]
  40ac88:	mov	x29, sp
  40ac8c:	mov	x19, x1
  40ac90:	mov	w20, w0
  40ac94:	bl	40ad60 <__fxstatat@plt+0x7cf0>
  40ac98:	tst	w20, #0x100
  40ac9c:	mov	w8, #0x72                  	// #114
  40aca0:	mov	w9, #0x2d                  	// #45
  40aca4:	mov	w10, #0x77                  	// #119
  40aca8:	csel	w14, w9, w8, eq  // eq = none
  40acac:	tst	w20, #0x80
  40acb0:	mov	w11, #0x53                  	// #83
  40acb4:	mov	w12, #0x73                  	// #115
  40acb8:	mov	w13, #0x78                  	// #120
  40acbc:	strb	w14, [x19, #1]
  40acc0:	csel	w14, w9, w10, eq  // eq = none
  40acc4:	tst	w20, #0x40
  40acc8:	strb	w14, [x19, #2]
  40accc:	csel	w14, w12, w11, ne  // ne = any
  40acd0:	csel	w15, w13, w9, ne  // ne = any
  40acd4:	tst	w20, #0x800
  40acd8:	csel	w14, w15, w14, eq  // eq = none
  40acdc:	tst	w20, #0x20
  40ace0:	strb	w14, [x19, #3]
  40ace4:	csel	w14, w9, w8, eq  // eq = none
  40ace8:	tst	w20, #0x10
  40acec:	strb	w14, [x19, #4]
  40acf0:	csel	w14, w9, w10, eq  // eq = none
  40acf4:	tst	w20, #0x8
  40acf8:	csel	w11, w12, w11, ne  // ne = any
  40acfc:	csel	w12, w13, w9, ne  // ne = any
  40ad00:	tst	w20, #0x400
  40ad04:	csel	w11, w12, w11, eq  // eq = none
  40ad08:	tst	w20, #0x4
  40ad0c:	csel	w8, w9, w8, eq  // eq = none
  40ad10:	tst	w20, #0x2
  40ad14:	mov	w15, #0x54                  	// #84
  40ad18:	strb	w14, [x19, #5]
  40ad1c:	mov	w14, #0x74                  	// #116
  40ad20:	strb	w8, [x19, #7]
  40ad24:	csel	w8, w9, w10, eq  // eq = none
  40ad28:	tst	w20, #0x1
  40ad2c:	strb	w8, [x19, #8]
  40ad30:	csel	w8, w14, w15, ne  // ne = any
  40ad34:	csel	w9, w13, w9, ne  // ne = any
  40ad38:	tst	w20, #0x200
  40ad3c:	mov	w12, #0x20                  	// #32
  40ad40:	csel	w8, w9, w8, eq  // eq = none
  40ad44:	strb	w0, [x19]
  40ad48:	strb	w11, [x19, #6]
  40ad4c:	strb	w8, [x19, #9]
  40ad50:	strh	w12, [x19, #10]
  40ad54:	ldp	x20, x19, [sp, #16]
  40ad58:	ldp	x29, x30, [sp], #32
  40ad5c:	ret
  40ad60:	and	w8, w0, #0xf000
  40ad64:	sub	w8, w8, #0x1, lsl #12
  40ad68:	lsr	w8, w8, #12
  40ad6c:	cmp	w8, #0xb
  40ad70:	b.hi	40ada0 <__fxstatat@plt+0x7d30>  // b.pmore
  40ad74:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  40ad78:	add	x9, x9, #0x815
  40ad7c:	adr	x10, 40ad90 <__fxstatat@plt+0x7d20>
  40ad80:	ldrb	w11, [x9, x8]
  40ad84:	add	x10, x10, x11, lsl #2
  40ad88:	mov	w0, #0x2d                  	// #45
  40ad8c:	br	x10
  40ad90:	mov	w0, #0x70                  	// #112
  40ad94:	ret
  40ad98:	mov	w0, #0x63                  	// #99
  40ad9c:	ret
  40ada0:	mov	w0, #0x3f                  	// #63
  40ada4:	ret
  40ada8:	mov	w0, #0x64                  	// #100
  40adac:	ret
  40adb0:	mov	w0, #0x6c                  	// #108
  40adb4:	ret
  40adb8:	mov	w0, #0x73                  	// #115
  40adbc:	ret
  40adc0:	mov	w0, #0x62                  	// #98
  40adc4:	ret
  40adc8:	stp	x29, x30, [sp, #-16]!
  40adcc:	ldr	w0, [x0, #16]
  40add0:	mov	x29, sp
  40add4:	bl	40ac80 <__fxstatat@plt+0x7c10>
  40add8:	ldp	x29, x30, [sp], #16
  40addc:	ret
  40ade0:	stp	x29, x30, [sp, #-16]!
  40ade4:	mov	x29, sp
  40ade8:	bl	40adfc <__fxstatat@plt+0x7d8c>
  40adec:	cbz	x0, 40adf8 <__fxstatat@plt+0x7d88>
  40adf0:	ldp	x29, x30, [sp], #16
  40adf4:	ret
  40adf8:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40adfc:	stp	x29, x30, [sp, #-80]!
  40ae00:	stp	x26, x25, [sp, #16]
  40ae04:	stp	x24, x23, [sp, #32]
  40ae08:	stp	x22, x21, [sp, #48]
  40ae0c:	stp	x20, x19, [sp, #64]
  40ae10:	mov	x29, sp
  40ae14:	mov	x20, x2
  40ae18:	mov	x19, x1
  40ae1c:	mov	x21, x0
  40ae20:	bl	40aa0c <__fxstatat@plt+0x799c>
  40ae24:	mov	x22, x0
  40ae28:	bl	40aa58 <__fxstatat@plt+0x79e8>
  40ae2c:	sub	x8, x22, x21
  40ae30:	mov	x24, x0
  40ae34:	add	x23, x8, x0
  40ae38:	mov	x0, x19
  40ae3c:	bl	4028b0 <strlen@plt>
  40ae40:	mov	x22, x0
  40ae44:	cbz	x24, 40ae60 <__fxstatat@plt+0x7df0>
  40ae48:	add	x8, x23, x21
  40ae4c:	ldurb	w8, [x8, #-1]
  40ae50:	cmp	w8, #0x2f
  40ae54:	b.ne	40ae74 <__fxstatat@plt+0x7e04>  // b.any
  40ae58:	mov	w25, wzr
  40ae5c:	b	40ae84 <__fxstatat@plt+0x7e14>
  40ae60:	ldrb	w8, [x19]
  40ae64:	cmp	w8, #0x2f
  40ae68:	mov	w8, #0x2e                  	// #46
  40ae6c:	csel	w25, w8, wzr, eq  // eq = none
  40ae70:	b	40ae84 <__fxstatat@plt+0x7e14>
  40ae74:	ldrb	w8, [x19]
  40ae78:	cmp	w8, #0x2f
  40ae7c:	mov	w8, #0x2f                  	// #47
  40ae80:	csel	w25, wzr, w8, eq  // eq = none
  40ae84:	cmp	w25, #0x0
  40ae88:	add	x8, x22, x23
  40ae8c:	cinc	x8, x8, ne  // ne = any
  40ae90:	add	x0, x8, #0x1
  40ae94:	cset	w26, ne  // ne = any
  40ae98:	bl	402aa0 <malloc@plt>
  40ae9c:	mov	x24, x0
  40aea0:	cbz	x0, 40aedc <__fxstatat@plt+0x7e6c>
  40aea4:	mov	x3, #0xffffffffffffffff    	// #-1
  40aea8:	mov	x0, x24
  40aeac:	mov	x1, x21
  40aeb0:	mov	x2, x23
  40aeb4:	bl	402f00 <__mempcpy_chk@plt>
  40aeb8:	strb	w25, [x0]
  40aebc:	add	x0, x0, x26
  40aec0:	cbz	x20, 40aec8 <__fxstatat@plt+0x7e58>
  40aec4:	str	x0, [x20]
  40aec8:	mov	x3, #0xffffffffffffffff    	// #-1
  40aecc:	mov	x1, x19
  40aed0:	mov	x2, x22
  40aed4:	bl	402f00 <__mempcpy_chk@plt>
  40aed8:	strb	wzr, [x0]
  40aedc:	mov	x0, x24
  40aee0:	ldp	x20, x19, [sp, #64]
  40aee4:	ldp	x22, x21, [sp, #48]
  40aee8:	ldp	x24, x23, [sp, #32]
  40aeec:	ldp	x26, x25, [sp, #16]
  40aef0:	ldp	x29, x30, [sp], #80
  40aef4:	ret
  40aef8:	stp	x29, x30, [sp, #-64]!
  40aefc:	str	x23, [sp, #16]
  40af00:	stp	x22, x21, [sp, #32]
  40af04:	stp	x20, x19, [sp, #48]
  40af08:	mov	x20, x2
  40af0c:	mov	x21, x1
  40af10:	mov	w22, w0
  40af14:	mov	x19, xzr
  40af18:	mov	w23, #0x1c                  	// #28
  40af1c:	mov	x29, sp
  40af20:	b	40af38 <__fxstatat@plt+0x7ec8>
  40af24:	add	x19, x0, x19
  40af28:	add	x21, x21, x0
  40af2c:	sub	x20, x20, x0
  40af30:	mov	w8, #0x1                   	// #1
  40af34:	tbz	w8, #0, 40af70 <__fxstatat@plt+0x7f00>
  40af38:	cbz	x20, 40af70 <__fxstatat@plt+0x7f00>
  40af3c:	mov	w0, w22
  40af40:	mov	x1, x21
  40af44:	mov	x2, x20
  40af48:	bl	40dcdc <__fxstatat@plt+0xac6c>
  40af4c:	cmn	x0, #0x1
  40af50:	b.eq	40af68 <__fxstatat@plt+0x7ef8>  // b.none
  40af54:	cbnz	x0, 40af24 <__fxstatat@plt+0x7eb4>
  40af58:	bl	402fd0 <__errno_location@plt>
  40af5c:	mov	w8, wzr
  40af60:	str	w23, [x0]
  40af64:	b	40af34 <__fxstatat@plt+0x7ec4>
  40af68:	mov	w8, wzr
  40af6c:	b	40af34 <__fxstatat@plt+0x7ec4>
  40af70:	mov	x0, x19
  40af74:	ldp	x20, x19, [sp, #48]
  40af78:	ldp	x22, x21, [sp, #32]
  40af7c:	ldr	x23, [sp, #16]
  40af80:	ldp	x29, x30, [sp], #64
  40af84:	ret
  40af88:	ldr	x0, [x0, #16]
  40af8c:	ret
  40af90:	ldr	x0, [x0, #24]
  40af94:	ret
  40af98:	ldr	x0, [x0, #32]
  40af9c:	ret
  40afa0:	ldp	x8, x9, [x0]
  40afa4:	cmp	x8, x9
  40afa8:	b.cs	40afec <__fxstatat@plt+0x7f7c>  // b.hs, b.nlast
  40afac:	ldr	x9, [x0, #8]
  40afb0:	mov	x0, xzr
  40afb4:	b	40afc4 <__fxstatat@plt+0x7f54>
  40afb8:	add	x8, x8, #0x10
  40afbc:	cmp	x8, x9
  40afc0:	b.cs	40aff0 <__fxstatat@plt+0x7f80>  // b.hs, b.nlast
  40afc4:	ldr	x10, [x8]
  40afc8:	cbz	x10, 40afb8 <__fxstatat@plt+0x7f48>
  40afcc:	mov	x10, xzr
  40afd0:	mov	x11, x8
  40afd4:	ldr	x11, [x11, #8]
  40afd8:	add	x10, x10, #0x1
  40afdc:	cbnz	x11, 40afd4 <__fxstatat@plt+0x7f64>
  40afe0:	cmp	x10, x0
  40afe4:	csel	x0, x10, x0, hi  // hi = pmore
  40afe8:	b	40afb8 <__fxstatat@plt+0x7f48>
  40afec:	mov	x0, xzr
  40aff0:	ret
  40aff4:	ldp	x9, x8, [x0]
  40aff8:	cmp	x9, x8
  40affc:	b.cs	40b03c <__fxstatat@plt+0x7fcc>  // b.hs, b.nlast
  40b000:	ldr	x11, [x0, #8]
  40b004:	mov	x8, xzr
  40b008:	mov	x10, xzr
  40b00c:	b	40b01c <__fxstatat@plt+0x7fac>
  40b010:	add	x9, x9, #0x10
  40b014:	cmp	x9, x11
  40b018:	b.cs	40b044 <__fxstatat@plt+0x7fd4>  // b.hs, b.nlast
  40b01c:	ldr	x12, [x9]
  40b020:	cbz	x12, 40b010 <__fxstatat@plt+0x7fa0>
  40b024:	mov	x12, x9
  40b028:	ldr	x12, [x12, #8]
  40b02c:	add	x8, x8, #0x1
  40b030:	cbnz	x12, 40b028 <__fxstatat@plt+0x7fb8>
  40b034:	add	x10, x10, #0x1
  40b038:	b	40b010 <__fxstatat@plt+0x7fa0>
  40b03c:	mov	x10, xzr
  40b040:	mov	x8, xzr
  40b044:	ldr	x9, [x0, #24]
  40b048:	cmp	x10, x9
  40b04c:	b.ne	40b064 <__fxstatat@plt+0x7ff4>  // b.any
  40b050:	ldr	x9, [x0, #32]
  40b054:	cmp	x8, x9
  40b058:	b.ne	40b064 <__fxstatat@plt+0x7ff4>  // b.any
  40b05c:	mov	w0, #0x1                   	// #1
  40b060:	ret
  40b064:	mov	w0, wzr
  40b068:	ret
  40b06c:	stp	x29, x30, [sp, #-64]!
  40b070:	str	x23, [sp, #16]
  40b074:	stp	x22, x21, [sp, #32]
  40b078:	stp	x20, x19, [sp, #48]
  40b07c:	mov	x29, sp
  40b080:	mov	x19, x1
  40b084:	mov	x20, x0
  40b088:	bl	40af98 <__fxstatat@plt+0x7f28>
  40b08c:	mov	x21, x0
  40b090:	mov	x0, x20
  40b094:	bl	40af88 <__fxstatat@plt+0x7f18>
  40b098:	mov	x22, x0
  40b09c:	mov	x0, x20
  40b0a0:	bl	40af90 <__fxstatat@plt+0x7f20>
  40b0a4:	mov	x23, x0
  40b0a8:	mov	x0, x20
  40b0ac:	bl	40afa0 <__fxstatat@plt+0x7f30>
  40b0b0:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40b0b4:	mov	x20, x0
  40b0b8:	add	x2, x2, #0x821
  40b0bc:	mov	w1, #0x1                   	// #1
  40b0c0:	mov	x0, x19
  40b0c4:	mov	x3, x21
  40b0c8:	bl	402d20 <__fprintf_chk@plt>
  40b0cc:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40b0d0:	add	x2, x2, #0x839
  40b0d4:	mov	w1, #0x1                   	// #1
  40b0d8:	mov	x0, x19
  40b0dc:	mov	x3, x22
  40b0e0:	bl	402d20 <__fprintf_chk@plt>
  40b0e4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40b0e8:	ucvtf	d0, x23
  40b0ec:	fmov	d1, x8
  40b0f0:	fmul	d0, d0, d1
  40b0f4:	ucvtf	d1, x22
  40b0f8:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40b0fc:	fdiv	d0, d0, d1
  40b100:	add	x2, x2, #0x851
  40b104:	mov	w1, #0x1                   	// #1
  40b108:	mov	x0, x19
  40b10c:	mov	x3, x23
  40b110:	bl	402d20 <__fprintf_chk@plt>
  40b114:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40b118:	add	x2, x2, #0x872
  40b11c:	mov	w1, #0x1                   	// #1
  40b120:	mov	x0, x19
  40b124:	mov	x3, x20
  40b128:	bl	402d20 <__fprintf_chk@plt>
  40b12c:	ldp	x20, x19, [sp, #48]
  40b130:	ldp	x22, x21, [sp, #32]
  40b134:	ldr	x23, [sp, #16]
  40b138:	ldp	x29, x30, [sp], #64
  40b13c:	ret
  40b140:	stp	x29, x30, [sp, #-48]!
  40b144:	str	x21, [sp, #16]
  40b148:	stp	x20, x19, [sp, #32]
  40b14c:	mov	x29, sp
  40b150:	mov	x19, x1
  40b154:	mov	x20, x0
  40b158:	bl	40b1b0 <__fxstatat@plt+0x8140>
  40b15c:	ldr	x8, [x0]
  40b160:	mov	x21, x0
  40b164:	mov	x0, xzr
  40b168:	cbz	x8, 40b1a0 <__fxstatat@plt+0x8130>
  40b16c:	cbz	x21, 40b1a0 <__fxstatat@plt+0x8130>
  40b170:	ldr	x1, [x21]
  40b174:	cmp	x1, x19
  40b178:	b.eq	40b19c <__fxstatat@plt+0x812c>  // b.none
  40b17c:	ldr	x8, [x20, #56]
  40b180:	mov	x0, x19
  40b184:	blr	x8
  40b188:	tbnz	w0, #0, 40b19c <__fxstatat@plt+0x812c>
  40b18c:	ldr	x21, [x21, #8]
  40b190:	cbnz	x21, 40b170 <__fxstatat@plt+0x8100>
  40b194:	mov	x0, xzr
  40b198:	b	40b1a0 <__fxstatat@plt+0x8130>
  40b19c:	ldr	x0, [x21]
  40b1a0:	ldp	x20, x19, [sp, #32]
  40b1a4:	ldr	x21, [sp, #16]
  40b1a8:	ldp	x29, x30, [sp], #48
  40b1ac:	ret
  40b1b0:	stp	x29, x30, [sp, #-32]!
  40b1b4:	ldr	x8, [x0, #16]
  40b1b8:	ldr	x9, [x0, #48]
  40b1bc:	str	x19, [sp, #16]
  40b1c0:	mov	x19, x0
  40b1c4:	mov	x0, x1
  40b1c8:	mov	x1, x8
  40b1cc:	mov	x29, sp
  40b1d0:	blr	x9
  40b1d4:	ldr	x8, [x19, #16]
  40b1d8:	cmp	x0, x8
  40b1dc:	b.cs	40b1f4 <__fxstatat@plt+0x8184>  // b.hs, b.nlast
  40b1e0:	ldr	x8, [x19]
  40b1e4:	ldr	x19, [sp, #16]
  40b1e8:	add	x0, x8, x0, lsl #4
  40b1ec:	ldp	x29, x30, [sp], #32
  40b1f0:	ret
  40b1f4:	bl	402c90 <abort@plt>
  40b1f8:	stp	x29, x30, [sp, #-16]!
  40b1fc:	ldr	x8, [x0, #32]
  40b200:	mov	x29, sp
  40b204:	cbz	x8, 40b220 <__fxstatat@plt+0x81b0>
  40b208:	ldr	x9, [x0]
  40b20c:	ldr	x8, [x0, #8]
  40b210:	cmp	x9, x8
  40b214:	b.cs	40b22c <__fxstatat@plt+0x81bc>  // b.hs, b.nlast
  40b218:	ldr	x8, [x9], #16
  40b21c:	cbz	x8, 40b20c <__fxstatat@plt+0x819c>
  40b220:	mov	x0, x8
  40b224:	ldp	x29, x30, [sp], #16
  40b228:	ret
  40b22c:	bl	402c90 <abort@plt>
  40b230:	stp	x29, x30, [sp, #-32]!
  40b234:	stp	x20, x19, [sp, #16]
  40b238:	mov	x29, sp
  40b23c:	mov	x20, x1
  40b240:	mov	x19, x0
  40b244:	bl	40b1b0 <__fxstatat@plt+0x8140>
  40b248:	mov	x8, x0
  40b24c:	b	40b258 <__fxstatat@plt+0x81e8>
  40b250:	ldr	x8, [x8, #8]
  40b254:	cbz	x8, 40b274 <__fxstatat@plt+0x8204>
  40b258:	ldr	x9, [x8]
  40b25c:	cmp	x9, x20
  40b260:	b.ne	40b250 <__fxstatat@plt+0x81e0>  // b.any
  40b264:	ldr	x9, [x8, #8]
  40b268:	cbz	x9, 40b250 <__fxstatat@plt+0x81e0>
  40b26c:	ldr	x0, [x9]
  40b270:	b	40b294 <__fxstatat@plt+0x8224>
  40b274:	ldr	x8, [x19, #8]
  40b278:	add	x9, x0, #0x10
  40b27c:	cmp	x9, x8
  40b280:	b.cs	40b290 <__fxstatat@plt+0x8220>  // b.hs, b.nlast
  40b284:	ldr	x0, [x9], #16
  40b288:	cbz	x0, 40b27c <__fxstatat@plt+0x820c>
  40b28c:	b	40b294 <__fxstatat@plt+0x8224>
  40b290:	mov	x0, xzr
  40b294:	ldp	x20, x19, [sp, #16]
  40b298:	ldp	x29, x30, [sp], #32
  40b29c:	ret
  40b2a0:	ldp	x9, x8, [x0]
  40b2a4:	cmp	x9, x8
  40b2a8:	b.cs	40b304 <__fxstatat@plt+0x8294>  // b.hs, b.nlast
  40b2ac:	mov	x10, xzr
  40b2b0:	ldr	x8, [x9]
  40b2b4:	cbz	x8, 40b2e4 <__fxstatat@plt+0x8274>
  40b2b8:	cbz	x9, 40b2e4 <__fxstatat@plt+0x8274>
  40b2bc:	mov	x11, x9
  40b2c0:	cmp	x10, x2
  40b2c4:	b.cs	40b30c <__fxstatat@plt+0x829c>  // b.hs, b.nlast
  40b2c8:	ldr	x8, [x11]
  40b2cc:	str	x8, [x1, x10, lsl #3]
  40b2d0:	ldr	x11, [x11, #8]
  40b2d4:	add	x8, x10, #0x1
  40b2d8:	mov	x10, x8
  40b2dc:	cbnz	x11, 40b2c0 <__fxstatat@plt+0x8250>
  40b2e0:	b	40b2e8 <__fxstatat@plt+0x8278>
  40b2e4:	mov	x8, x10
  40b2e8:	ldr	x10, [x0, #8]
  40b2ec:	add	x9, x9, #0x10
  40b2f0:	cmp	x9, x10
  40b2f4:	mov	x10, x8
  40b2f8:	b.cc	40b2b0 <__fxstatat@plt+0x8240>  // b.lo, b.ul, b.last
  40b2fc:	mov	x0, x8
  40b300:	ret
  40b304:	mov	x0, xzr
  40b308:	ret
  40b30c:	mov	x0, x10
  40b310:	ret
  40b314:	stp	x29, x30, [sp, #-64]!
  40b318:	stp	x24, x23, [sp, #16]
  40b31c:	stp	x22, x21, [sp, #32]
  40b320:	stp	x20, x19, [sp, #48]
  40b324:	ldp	x23, x8, [x0]
  40b328:	mov	x29, sp
  40b32c:	cmp	x23, x8
  40b330:	b.cs	40b388 <__fxstatat@plt+0x8318>  // b.hs, b.nlast
  40b334:	mov	x19, x2
  40b338:	mov	x20, x0
  40b33c:	mov	x22, x1
  40b340:	mov	x21, xzr
  40b344:	b	40b358 <__fxstatat@plt+0x82e8>
  40b348:	ldr	x8, [x20, #8]
  40b34c:	add	x23, x23, #0x10
  40b350:	cmp	x23, x8
  40b354:	b.cs	40b38c <__fxstatat@plt+0x831c>  // b.hs, b.nlast
  40b358:	ldr	x8, [x23]
  40b35c:	cbz	x8, 40b348 <__fxstatat@plt+0x82d8>
  40b360:	cbz	x23, 40b348 <__fxstatat@plt+0x82d8>
  40b364:	mov	x24, x23
  40b368:	ldr	x0, [x24]
  40b36c:	mov	x1, x19
  40b370:	blr	x22
  40b374:	tbz	w0, #0, 40b38c <__fxstatat@plt+0x831c>
  40b378:	ldr	x24, [x24, #8]
  40b37c:	add	x21, x21, #0x1
  40b380:	cbnz	x24, 40b368 <__fxstatat@plt+0x82f8>
  40b384:	b	40b348 <__fxstatat@plt+0x82d8>
  40b388:	mov	x21, xzr
  40b38c:	mov	x0, x21
  40b390:	ldp	x20, x19, [sp, #48]
  40b394:	ldp	x22, x21, [sp, #32]
  40b398:	ldp	x24, x23, [sp, #16]
  40b39c:	ldp	x29, x30, [sp], #64
  40b3a0:	ret
  40b3a4:	ldrb	w9, [x0]
  40b3a8:	cbz	w9, 40b3d8 <__fxstatat@plt+0x8368>
  40b3ac:	mov	x8, x0
  40b3b0:	mov	x0, xzr
  40b3b4:	add	x8, x8, #0x1
  40b3b8:	lsl	x10, x0, #5
  40b3bc:	sub	x10, x10, x0
  40b3c0:	add	x10, x10, w9, uxtb
  40b3c4:	ldrb	w9, [x8], #1
  40b3c8:	udiv	x11, x10, x1
  40b3cc:	msub	x0, x11, x1, x10
  40b3d0:	cbnz	w9, 40b3b8 <__fxstatat@plt+0x8348>
  40b3d4:	ret
  40b3d8:	mov	x0, xzr
  40b3dc:	ret
  40b3e0:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40b3e4:	add	x8, x8, #0x88c
  40b3e8:	ldr	w9, [x8, #16]
  40b3ec:	ldr	q0, [x8]
  40b3f0:	str	w9, [x0, #16]
  40b3f4:	str	q0, [x0]
  40b3f8:	ret
  40b3fc:	stp	x29, x30, [sp, #-64]!
  40b400:	adrp	x8, 40b000 <__fxstatat@plt+0x7f90>
  40b404:	add	x8, x8, #0x4d0
  40b408:	cmp	x2, #0x0
  40b40c:	adrp	x9, 40b000 <__fxstatat@plt+0x7f90>
  40b410:	stp	x24, x23, [sp, #16]
  40b414:	stp	x22, x21, [sp, #32]
  40b418:	mov	x21, x0
  40b41c:	add	x9, x9, #0x4fc
  40b420:	csel	x23, x8, x2, eq  // eq = none
  40b424:	cmp	x3, #0x0
  40b428:	mov	w0, #0x50                  	// #80
  40b42c:	stp	x20, x19, [sp, #48]
  40b430:	mov	x29, sp
  40b434:	mov	x19, x4
  40b438:	mov	x22, x1
  40b43c:	csel	x24, x9, x3, eq  // eq = none
  40b440:	bl	402aa0 <malloc@plt>
  40b444:	mov	x20, x0
  40b448:	cbz	x0, 40b4b8 <__fxstatat@plt+0x8448>
  40b44c:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40b450:	add	x8, x8, #0x88c
  40b454:	cmp	x22, #0x0
  40b458:	csel	x22, x8, x22, eq  // eq = none
  40b45c:	mov	x0, x20
  40b460:	str	x22, [x20, #40]
  40b464:	bl	40b508 <__fxstatat@plt+0x8498>
  40b468:	tbz	w0, #0, 40b4ac <__fxstatat@plt+0x843c>
  40b46c:	mov	x0, x21
  40b470:	mov	x1, x22
  40b474:	bl	40b5b0 <__fxstatat@plt+0x8540>
  40b478:	str	x0, [x20, #16]
  40b47c:	cbz	x0, 40b4ac <__fxstatat@plt+0x843c>
  40b480:	mov	w1, #0x10                  	// #16
  40b484:	mov	x21, x0
  40b488:	bl	40ff74 <__fxstatat@plt+0xcf04>
  40b48c:	str	x0, [x20]
  40b490:	cbz	x0, 40b4ac <__fxstatat@plt+0x843c>
  40b494:	add	x8, x0, x21, lsl #4
  40b498:	stp	xzr, xzr, [x20, #24]
  40b49c:	stp	x23, x24, [x20, #48]
  40b4a0:	str	x8, [x20, #8]
  40b4a4:	stp	x19, xzr, [x20, #64]
  40b4a8:	b	40b4b8 <__fxstatat@plt+0x8448>
  40b4ac:	mov	x0, x20
  40b4b0:	bl	402db0 <free@plt>
  40b4b4:	mov	x20, xzr
  40b4b8:	mov	x0, x20
  40b4bc:	ldp	x20, x19, [sp, #48]
  40b4c0:	ldp	x22, x21, [sp, #32]
  40b4c4:	ldp	x24, x23, [sp, #16]
  40b4c8:	ldp	x29, x30, [sp], #64
  40b4cc:	ret
  40b4d0:	stp	x29, x30, [sp, #-32]!
  40b4d4:	str	x19, [sp, #16]
  40b4d8:	mov	x19, x1
  40b4dc:	mov	w1, #0x3                   	// #3
  40b4e0:	mov	x29, sp
  40b4e4:	bl	410608 <__fxstatat@plt+0xd598>
  40b4e8:	udiv	x8, x0, x19
  40b4ec:	msub	x0, x8, x19, x0
  40b4f0:	ldr	x19, [sp, #16]
  40b4f4:	ldp	x29, x30, [sp], #32
  40b4f8:	ret
  40b4fc:	cmp	x0, x1
  40b500:	cset	w0, eq  // eq = none
  40b504:	ret
  40b508:	ldr	x8, [x0, #40]
  40b50c:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  40b510:	add	x9, x9, #0x88c
  40b514:	cmp	x8, x9
  40b518:	b.eq	40b5a8 <__fxstatat@plt+0x8538>  // b.none
  40b51c:	ldr	s0, [x8, #8]
  40b520:	mov	w10, #0xcccd                	// #52429
  40b524:	movk	w10, #0x3dcc, lsl #16
  40b528:	fmov	s1, w10
  40b52c:	fcmp	s0, s1
  40b530:	b.le	40b56c <__fxstatat@plt+0x84fc>
  40b534:	mov	w10, #0x6666                	// #26214
  40b538:	movk	w10, #0x3f66, lsl #16
  40b53c:	fmov	s1, w10
  40b540:	fcmp	s0, s1
  40b544:	b.pl	40b56c <__fxstatat@plt+0x84fc>  // b.nfrst
  40b548:	ldr	s1, [x8, #12]
  40b54c:	mov	w10, #0xcccd                	// #52429
  40b550:	movk	w10, #0x3f8c, lsl #16
  40b554:	fmov	s2, w10
  40b558:	fcmp	s1, s2
  40b55c:	b.le	40b56c <__fxstatat@plt+0x84fc>
  40b560:	ldr	s1, [x8]
  40b564:	fcmp	s1, #0.0
  40b568:	b.ge	40b578 <__fxstatat@plt+0x8508>  // b.tcont
  40b56c:	str	x9, [x0, #40]
  40b570:	mov	w0, wzr
  40b574:	ret
  40b578:	mov	w10, #0xcccd                	// #52429
  40b57c:	movk	w10, #0x3dcc, lsl #16
  40b580:	fmov	s2, w10
  40b584:	fadd	s1, s1, s2
  40b588:	fcmp	s1, s0
  40b58c:	b.pl	40b56c <__fxstatat@plt+0x84fc>  // b.nfrst
  40b590:	ldr	s0, [x8, #4]
  40b594:	fmov	s2, #1.000000000000000000e+00
  40b598:	fcmp	s0, s2
  40b59c:	b.hi	40b56c <__fxstatat@plt+0x84fc>  // b.pmore
  40b5a0:	fcmp	s1, s0
  40b5a4:	b.pl	40b56c <__fxstatat@plt+0x84fc>  // b.nfrst
  40b5a8:	mov	w0, #0x1                   	// #1
  40b5ac:	ret
  40b5b0:	stp	x29, x30, [sp, #-16]!
  40b5b4:	ldrb	w8, [x1, #16]
  40b5b8:	mov	x29, sp
  40b5bc:	cbnz	w8, 40b5e4 <__fxstatat@plt+0x8574>
  40b5c0:	ldr	s0, [x1, #8]
  40b5c4:	mov	w8, #0x5f800000            	// #1602224128
  40b5c8:	ucvtf	s1, x0
  40b5cc:	fmov	s2, w8
  40b5d0:	fdiv	s0, s1, s0
  40b5d4:	fcvtzu	x8, s0
  40b5d8:	fcmp	s0, s2
  40b5dc:	csel	x0, x8, x0, lt  // lt = tstop
  40b5e0:	b.ge	40b5fc <__fxstatat@plt+0x858c>  // b.tcont
  40b5e4:	bl	40bd88 <__fxstatat@plt+0x8d18>
  40b5e8:	lsr	x8, x0, #60
  40b5ec:	cmp	x8, #0x0
  40b5f0:	csel	x0, xzr, x0, ne  // ne = any
  40b5f4:	ldp	x29, x30, [sp], #16
  40b5f8:	ret
  40b5fc:	mov	x0, xzr
  40b600:	ldp	x29, x30, [sp], #16
  40b604:	ret
  40b608:	stp	x29, x30, [sp, #-48]!
  40b60c:	str	x21, [sp, #16]
  40b610:	stp	x20, x19, [sp, #32]
  40b614:	ldp	x20, x8, [x0]
  40b618:	mov	x19, x0
  40b61c:	mov	x29, sp
  40b620:	b	40b630 <__fxstatat@plt+0x85c0>
  40b624:	stp	xzr, xzr, [x20]
  40b628:	ldr	x8, [x19, #8]
  40b62c:	add	x20, x20, #0x10
  40b630:	cmp	x20, x8
  40b634:	b.cs	40b69c <__fxstatat@plt+0x862c>  // b.hs, b.nlast
  40b638:	ldr	x8, [x20]
  40b63c:	cbz	x8, 40b628 <__fxstatat@plt+0x85b8>
  40b640:	ldr	x8, [x19, #64]
  40b644:	ldr	x21, [x20, #8]
  40b648:	cmp	x8, #0x0
  40b64c:	cset	w9, ne  // ne = any
  40b650:	cbnz	x21, 40b68c <__fxstatat@plt+0x861c>
  40b654:	cbz	w9, 40b624 <__fxstatat@plt+0x85b4>
  40b658:	ldr	x0, [x20]
  40b65c:	blr	x8
  40b660:	b	40b624 <__fxstatat@plt+0x85b4>
  40b664:	str	xzr, [x21]
  40b668:	ldr	x8, [x19, #72]
  40b66c:	ldr	x10, [x21, #8]
  40b670:	str	x8, [x21, #8]
  40b674:	ldr	x8, [x19, #64]
  40b678:	str	x21, [x19, #72]
  40b67c:	mov	x21, x10
  40b680:	cmp	x8, #0x0
  40b684:	cset	w9, ne  // ne = any
  40b688:	cbz	x10, 40b654 <__fxstatat@plt+0x85e4>
  40b68c:	tbz	w9, #0, 40b664 <__fxstatat@plt+0x85f4>
  40b690:	ldr	x0, [x21]
  40b694:	blr	x8
  40b698:	b	40b664 <__fxstatat@plt+0x85f4>
  40b69c:	stp	xzr, xzr, [x19, #24]
  40b6a0:	ldp	x20, x19, [sp, #32]
  40b6a4:	ldr	x21, [sp, #16]
  40b6a8:	ldp	x29, x30, [sp], #48
  40b6ac:	ret
  40b6b0:	stp	x29, x30, [sp, #-48]!
  40b6b4:	stp	x20, x19, [sp, #32]
  40b6b8:	ldr	x8, [x0, #64]
  40b6bc:	mov	x19, x0
  40b6c0:	str	x21, [sp, #16]
  40b6c4:	mov	x29, sp
  40b6c8:	cbz	x8, 40b714 <__fxstatat@plt+0x86a4>
  40b6cc:	ldr	x8, [x19, #32]
  40b6d0:	cbz	x8, 40b714 <__fxstatat@plt+0x86a4>
  40b6d4:	ldp	x20, x8, [x19]
  40b6d8:	b	40b6e4 <__fxstatat@plt+0x8674>
  40b6dc:	ldr	x8, [x19, #8]
  40b6e0:	add	x20, x20, #0x10
  40b6e4:	cmp	x20, x8
  40b6e8:	b.cs	40b714 <__fxstatat@plt+0x86a4>  // b.hs, b.nlast
  40b6ec:	ldr	x8, [x20]
  40b6f0:	cbz	x8, 40b6dc <__fxstatat@plt+0x866c>
  40b6f4:	cbz	x20, 40b6dc <__fxstatat@plt+0x866c>
  40b6f8:	mov	x21, x20
  40b6fc:	ldr	x8, [x19, #64]
  40b700:	ldr	x0, [x21]
  40b704:	blr	x8
  40b708:	ldr	x21, [x21, #8]
  40b70c:	cbnz	x21, 40b6fc <__fxstatat@plt+0x868c>
  40b710:	b	40b6dc <__fxstatat@plt+0x866c>
  40b714:	ldp	x20, x8, [x19]
  40b718:	b	40b724 <__fxstatat@plt+0x86b4>
  40b71c:	ldr	x8, [x19, #8]
  40b720:	add	x20, x20, #0x10
  40b724:	cmp	x20, x8
  40b728:	b.cs	40b748 <__fxstatat@plt+0x86d8>  // b.hs, b.nlast
  40b72c:	ldr	x0, [x20, #8]
  40b730:	cbz	x0, 40b71c <__fxstatat@plt+0x86ac>
  40b734:	ldr	x21, [x0, #8]
  40b738:	bl	402db0 <free@plt>
  40b73c:	mov	x0, x21
  40b740:	cbnz	x21, 40b734 <__fxstatat@plt+0x86c4>
  40b744:	b	40b71c <__fxstatat@plt+0x86ac>
  40b748:	ldr	x0, [x19, #72]
  40b74c:	cbz	x0, 40b760 <__fxstatat@plt+0x86f0>
  40b750:	ldr	x20, [x0, #8]
  40b754:	bl	402db0 <free@plt>
  40b758:	mov	x0, x20
  40b75c:	cbnz	x20, 40b750 <__fxstatat@plt+0x86e0>
  40b760:	ldr	x0, [x19]
  40b764:	bl	402db0 <free@plt>
  40b768:	mov	x0, x19
  40b76c:	bl	402db0 <free@plt>
  40b770:	ldp	x20, x19, [sp, #32]
  40b774:	ldr	x21, [sp, #16]
  40b778:	ldp	x29, x30, [sp], #48
  40b77c:	ret
  40b780:	sub	sp, sp, #0x70
  40b784:	stp	x29, x30, [sp, #80]
  40b788:	stp	x20, x19, [sp, #96]
  40b78c:	ldr	x8, [x0, #40]
  40b790:	mov	x19, x0
  40b794:	mov	x0, x1
  40b798:	add	x29, sp, #0x50
  40b79c:	mov	x1, x8
  40b7a0:	bl	40b5b0 <__fxstatat@plt+0x8540>
  40b7a4:	cbz	x0, 40b894 <__fxstatat@plt+0x8824>
  40b7a8:	ldr	x8, [x19, #16]
  40b7ac:	mov	x20, x0
  40b7b0:	cmp	x0, x8
  40b7b4:	b.ne	40b7c0 <__fxstatat@plt+0x8750>  // b.any
  40b7b8:	mov	w0, #0x1                   	// #1
  40b7bc:	b	40b894 <__fxstatat@plt+0x8824>
  40b7c0:	mov	w1, #0x10                  	// #16
  40b7c4:	mov	x0, x20
  40b7c8:	bl	40ff74 <__fxstatat@plt+0xcf04>
  40b7cc:	str	x0, [sp]
  40b7d0:	cbz	x0, 40b894 <__fxstatat@plt+0x8824>
  40b7d4:	ldr	x8, [sp]
  40b7d8:	stp	xzr, xzr, [sp, #24]
  40b7dc:	mov	x0, sp
  40b7e0:	mov	x1, x19
  40b7e4:	add	x8, x8, x20, lsl #4
  40b7e8:	stp	x8, x20, [sp, #8]
  40b7ec:	ldr	x8, [x19, #40]
  40b7f0:	mov	w2, wzr
  40b7f4:	str	x8, [sp, #40]
  40b7f8:	ldr	x8, [x19, #48]
  40b7fc:	str	x8, [sp, #48]
  40b800:	ldr	x8, [x19, #56]
  40b804:	str	x8, [sp, #56]
  40b808:	ldr	x8, [x19, #64]
  40b80c:	str	x8, [sp, #64]
  40b810:	ldr	x8, [x19, #72]
  40b814:	str	x8, [sp, #72]
  40b818:	bl	40b8a8 <__fxstatat@plt+0x8838>
  40b81c:	tbz	w0, #0, 40b858 <__fxstatat@plt+0x87e8>
  40b820:	ldr	x0, [x19]
  40b824:	bl	402db0 <free@plt>
  40b828:	ldr	x8, [sp]
  40b82c:	mov	w0, #0x1                   	// #1
  40b830:	str	x8, [x19]
  40b834:	ldr	x8, [sp, #8]
  40b838:	str	x8, [x19, #8]
  40b83c:	ldr	x8, [sp, #16]
  40b840:	str	x8, [x19, #16]
  40b844:	ldr	x8, [sp, #24]
  40b848:	str	x8, [x19, #24]
  40b84c:	ldr	x8, [sp, #72]
  40b850:	str	x8, [x19, #72]
  40b854:	b	40b894 <__fxstatat@plt+0x8824>
  40b858:	ldr	x8, [sp, #72]
  40b85c:	mov	x1, sp
  40b860:	mov	w2, #0x1                   	// #1
  40b864:	mov	x0, x19
  40b868:	str	x8, [x19, #72]
  40b86c:	bl	40b8a8 <__fxstatat@plt+0x8838>
  40b870:	tbz	w0, #0, 40b8a4 <__fxstatat@plt+0x8834>
  40b874:	mov	x1, sp
  40b878:	mov	x0, x19
  40b87c:	mov	w2, wzr
  40b880:	bl	40b8a8 <__fxstatat@plt+0x8838>
  40b884:	tbz	w0, #0, 40b8a4 <__fxstatat@plt+0x8834>
  40b888:	ldr	x0, [sp]
  40b88c:	bl	402db0 <free@plt>
  40b890:	mov	w0, wzr
  40b894:	ldp	x20, x19, [sp, #96]
  40b898:	ldp	x29, x30, [sp, #80]
  40b89c:	add	sp, sp, #0x70
  40b8a0:	ret
  40b8a4:	bl	402c90 <abort@plt>
  40b8a8:	stp	x29, x30, [sp, #-80]!
  40b8ac:	str	x25, [sp, #16]
  40b8b0:	stp	x24, x23, [sp, #32]
  40b8b4:	stp	x22, x21, [sp, #48]
  40b8b8:	stp	x20, x19, [sp, #64]
  40b8bc:	ldp	x24, x8, [x1]
  40b8c0:	mov	x29, sp
  40b8c4:	cmp	x24, x8
  40b8c8:	b.cs	40b9e4 <__fxstatat@plt+0x8974>  // b.hs, b.nlast
  40b8cc:	mov	w19, w2
  40b8d0:	mov	x20, x1
  40b8d4:	mov	x21, x0
  40b8d8:	b	40b8fc <__fxstatat@plt+0x888c>
  40b8dc:	mov	w8, #0x4                   	// #4
  40b8e0:	orr	w8, w8, #0x4
  40b8e4:	cmp	w8, #0x4
  40b8e8:	b.ne	40b9ec <__fxstatat@plt+0x897c>  // b.any
  40b8ec:	ldr	x8, [x20, #8]
  40b8f0:	add	x24, x24, #0x10
  40b8f4:	cmp	x24, x8
  40b8f8:	b.cs	40b9e4 <__fxstatat@plt+0x8974>  // b.hs, b.nlast
  40b8fc:	ldr	x8, [x24]
  40b900:	cbz	x8, 40b8ec <__fxstatat@plt+0x887c>
  40b904:	ldr	x22, [x24, #8]
  40b908:	cbnz	x22, 40b934 <__fxstatat@plt+0x88c4>
  40b90c:	b	40b964 <__fxstatat@plt+0x88f4>
  40b910:	str	x23, [x0]
  40b914:	ldr	x8, [x21, #24]
  40b918:	mov	x0, x21
  40b91c:	mov	x1, x22
  40b920:	add	x8, x8, #0x1
  40b924:	str	x8, [x21, #24]
  40b928:	bl	40be1c <__fxstatat@plt+0x8dac>
  40b92c:	mov	x22, x25
  40b930:	cbz	x25, 40b964 <__fxstatat@plt+0x88f4>
  40b934:	ldr	x23, [x22]
  40b938:	mov	x0, x21
  40b93c:	mov	x1, x23
  40b940:	bl	40b1b0 <__fxstatat@plt+0x8140>
  40b944:	ldr	x8, [x0]
  40b948:	ldr	x25, [x22, #8]
  40b94c:	cbz	x8, 40b910 <__fxstatat@plt+0x88a0>
  40b950:	ldr	x8, [x0, #8]
  40b954:	str	x8, [x22, #8]
  40b958:	str	x22, [x0, #8]
  40b95c:	mov	x22, x25
  40b960:	cbnz	x25, 40b934 <__fxstatat@plt+0x88c4>
  40b964:	ldr	x22, [x24]
  40b968:	str	xzr, [x24, #8]
  40b96c:	tbnz	w19, #0, 40b8dc <__fxstatat@plt+0x886c>
  40b970:	mov	x0, x21
  40b974:	mov	x1, x22
  40b978:	bl	40b1b0 <__fxstatat@plt+0x8140>
  40b97c:	ldr	x8, [x0]
  40b980:	mov	x23, x0
  40b984:	cbz	x8, 40b9b0 <__fxstatat@plt+0x8940>
  40b988:	mov	x0, x21
  40b98c:	bl	40bc34 <__fxstatat@plt+0x8bc4>
  40b990:	cbz	x0, 40b9d8 <__fxstatat@plt+0x8968>
  40b994:	str	x22, [x0]
  40b998:	ldr	x9, [x23, #8]
  40b99c:	mov	w8, wzr
  40b9a0:	str	x9, [x0, #8]
  40b9a4:	str	x0, [x23, #8]
  40b9a8:	cbnz	wzr, 40b8e0 <__fxstatat@plt+0x8870>
  40b9ac:	b	40b9c0 <__fxstatat@plt+0x8950>
  40b9b0:	str	x22, [x23]
  40b9b4:	ldr	x8, [x21, #24]
  40b9b8:	add	x8, x8, #0x1
  40b9bc:	str	x8, [x21, #24]
  40b9c0:	str	xzr, [x24]
  40b9c4:	ldr	x9, [x20, #24]
  40b9c8:	mov	w8, wzr
  40b9cc:	sub	x9, x9, #0x1
  40b9d0:	str	x9, [x20, #24]
  40b9d4:	b	40b8e0 <__fxstatat@plt+0x8870>
  40b9d8:	mov	w8, #0x1                   	// #1
  40b9dc:	cbnz	w8, 40b8e0 <__fxstatat@plt+0x8870>
  40b9e0:	b	40b9c0 <__fxstatat@plt+0x8950>
  40b9e4:	mov	w0, #0x1                   	// #1
  40b9e8:	b	40b9f0 <__fxstatat@plt+0x8980>
  40b9ec:	mov	w0, wzr
  40b9f0:	ldp	x20, x19, [sp, #64]
  40b9f4:	ldp	x22, x21, [sp, #48]
  40b9f8:	ldp	x24, x23, [sp, #32]
  40b9fc:	ldr	x25, [sp, #16]
  40ba00:	ldp	x29, x30, [sp], #80
  40ba04:	ret
  40ba08:	stp	x29, x30, [sp, #-48]!
  40ba0c:	str	x21, [sp, #16]
  40ba10:	stp	x20, x19, [sp, #32]
  40ba14:	mov	x29, sp
  40ba18:	cbz	x1, 40bb54 <__fxstatat@plt+0x8ae4>
  40ba1c:	mov	x21, x2
  40ba20:	add	x2, x29, #0x18
  40ba24:	mov	w3, wzr
  40ba28:	mov	x20, x1
  40ba2c:	mov	x19, x0
  40ba30:	bl	40bb58 <__fxstatat@plt+0x8ae8>
  40ba34:	cbz	x0, 40ba4c <__fxstatat@plt+0x89dc>
  40ba38:	cbz	x21, 40bb1c <__fxstatat@plt+0x8aac>
  40ba3c:	mov	x8, x0
  40ba40:	mov	w0, wzr
  40ba44:	str	x8, [x21]
  40ba48:	b	40bb44 <__fxstatat@plt+0x8ad4>
  40ba4c:	ldr	x8, [x19, #40]
  40ba50:	ldp	x10, x9, [x19, #16]
  40ba54:	ldr	s0, [x8, #8]
  40ba58:	ucvtf	s2, x10
  40ba5c:	ucvtf	s1, x9
  40ba60:	fmul	s0, s0, s2
  40ba64:	fcmp	s0, s1
  40ba68:	b.pl	40bae4 <__fxstatat@plt+0x8a74>  // b.nfrst
  40ba6c:	mov	x0, x19
  40ba70:	bl	40b508 <__fxstatat@plt+0x8498>
  40ba74:	ldr	x8, [x19, #40]
  40ba78:	ldp	x10, x9, [x19, #16]
  40ba7c:	ldr	s0, [x8, #8]
  40ba80:	ucvtf	s1, x10
  40ba84:	ucvtf	s2, x9
  40ba88:	fmul	s3, s0, s1
  40ba8c:	fcmp	s3, s2
  40ba90:	b.pl	40bae4 <__fxstatat@plt+0x8a74>  // b.nfrst
  40ba94:	ldr	s2, [x8, #12]
  40ba98:	ldrb	w8, [x8, #16]
  40ba9c:	fmul	s1, s2, s1
  40baa0:	cmp	w8, #0x0
  40baa4:	fmul	s0, s0, s1
  40baa8:	mov	w8, #0x5f800000            	// #1602224128
  40baac:	fcsel	s0, s0, s1, eq  // eq = none
  40bab0:	fmov	s1, w8
  40bab4:	fcmp	s0, s1
  40bab8:	b.ge	40bb24 <__fxstatat@plt+0x8ab4>  // b.tcont
  40babc:	fcvtzu	x1, s0
  40bac0:	mov	x0, x19
  40bac4:	bl	40b780 <__fxstatat@plt+0x8710>
  40bac8:	tbz	w0, #0, 40bb24 <__fxstatat@plt+0x8ab4>
  40bacc:	add	x2, x29, #0x18
  40bad0:	mov	x0, x19
  40bad4:	mov	x1, x20
  40bad8:	mov	w3, wzr
  40badc:	bl	40bb58 <__fxstatat@plt+0x8ae8>
  40bae0:	cbnz	x0, 40bb54 <__fxstatat@plt+0x8ae4>
  40bae4:	ldr	x21, [x29, #24]
  40bae8:	ldr	x8, [x21]
  40baec:	cbz	x8, 40bb2c <__fxstatat@plt+0x8abc>
  40baf0:	mov	x0, x19
  40baf4:	bl	40bc34 <__fxstatat@plt+0x8bc4>
  40baf8:	cbz	x0, 40bb24 <__fxstatat@plt+0x8ab4>
  40bafc:	str	x20, [x0]
  40bb00:	ldr	x8, [x21, #8]
  40bb04:	str	x8, [x0, #8]
  40bb08:	str	x0, [x21, #8]
  40bb0c:	ldr	x8, [x19, #32]
  40bb10:	add	x8, x8, #0x1
  40bb14:	str	x8, [x19, #32]
  40bb18:	b	40bb40 <__fxstatat@plt+0x8ad0>
  40bb1c:	mov	w0, wzr
  40bb20:	b	40bb44 <__fxstatat@plt+0x8ad4>
  40bb24:	mov	w0, #0xffffffff            	// #-1
  40bb28:	b	40bb44 <__fxstatat@plt+0x8ad4>
  40bb2c:	str	x20, [x21]
  40bb30:	ldp	x9, x8, [x19, #24]
  40bb34:	add	x8, x8, #0x1
  40bb38:	add	x9, x9, #0x1
  40bb3c:	stp	x9, x8, [x19, #24]
  40bb40:	mov	w0, #0x1                   	// #1
  40bb44:	ldp	x20, x19, [sp, #32]
  40bb48:	ldr	x21, [sp, #16]
  40bb4c:	ldp	x29, x30, [sp], #48
  40bb50:	ret
  40bb54:	bl	402c90 <abort@plt>
  40bb58:	stp	x29, x30, [sp, #-64]!
  40bb5c:	str	x23, [sp, #16]
  40bb60:	stp	x22, x21, [sp, #32]
  40bb64:	stp	x20, x19, [sp, #48]
  40bb68:	mov	x29, sp
  40bb6c:	mov	w21, w3
  40bb70:	mov	x23, x2
  40bb74:	mov	x22, x1
  40bb78:	mov	x19, x0
  40bb7c:	bl	40b1b0 <__fxstatat@plt+0x8140>
  40bb80:	str	x0, [x23]
  40bb84:	ldr	x1, [x0]
  40bb88:	cbz	x1, 40bbf0 <__fxstatat@plt+0x8b80>
  40bb8c:	mov	x20, x0
  40bb90:	cmp	x1, x22
  40bb94:	b.eq	40bba8 <__fxstatat@plt+0x8b38>  // b.none
  40bb98:	ldr	x8, [x19, #56]
  40bb9c:	mov	x0, x22
  40bba0:	blr	x8
  40bba4:	tbz	w0, #0, 40bbc4 <__fxstatat@plt+0x8b54>
  40bba8:	ldr	x22, [x20]
  40bbac:	tbz	w21, #0, 40bc1c <__fxstatat@plt+0x8bac>
  40bbb0:	ldr	x1, [x20, #8]
  40bbb4:	cbz	x1, 40bc18 <__fxstatat@plt+0x8ba8>
  40bbb8:	ldr	q0, [x1]
  40bbbc:	str	q0, [x20]
  40bbc0:	b	40bc0c <__fxstatat@plt+0x8b9c>
  40bbc4:	ldr	x8, [x20, #8]!
  40bbc8:	cbz	x8, 40bbf0 <__fxstatat@plt+0x8b80>
  40bbcc:	ldr	x1, [x8]
  40bbd0:	cmp	x1, x22
  40bbd4:	b.eq	40bbf8 <__fxstatat@plt+0x8b88>  // b.none
  40bbd8:	ldr	x8, [x19, #56]
  40bbdc:	mov	x0, x22
  40bbe0:	blr	x8
  40bbe4:	tbnz	w0, #0, 40bbf8 <__fxstatat@plt+0x8b88>
  40bbe8:	ldr	x20, [x20]
  40bbec:	b	40bbc4 <__fxstatat@plt+0x8b54>
  40bbf0:	mov	x22, xzr
  40bbf4:	b	40bc1c <__fxstatat@plt+0x8bac>
  40bbf8:	ldr	x1, [x20]
  40bbfc:	ldr	x22, [x1]
  40bc00:	tbz	w21, #0, 40bc1c <__fxstatat@plt+0x8bac>
  40bc04:	ldr	x8, [x1, #8]
  40bc08:	str	x8, [x20]
  40bc0c:	mov	x0, x19
  40bc10:	bl	40be1c <__fxstatat@plt+0x8dac>
  40bc14:	b	40bc1c <__fxstatat@plt+0x8bac>
  40bc18:	str	xzr, [x20]
  40bc1c:	mov	x0, x22
  40bc20:	ldp	x20, x19, [sp, #48]
  40bc24:	ldp	x22, x21, [sp, #32]
  40bc28:	ldr	x23, [sp, #16]
  40bc2c:	ldp	x29, x30, [sp], #64
  40bc30:	ret
  40bc34:	stp	x29, x30, [sp, #-16]!
  40bc38:	mov	x8, x0
  40bc3c:	ldr	x0, [x0, #72]
  40bc40:	mov	x29, sp
  40bc44:	cbz	x0, 40bc58 <__fxstatat@plt+0x8be8>
  40bc48:	ldr	x9, [x0, #8]
  40bc4c:	str	x9, [x8, #72]
  40bc50:	ldp	x29, x30, [sp], #16
  40bc54:	ret
  40bc58:	mov	w0, #0x10                  	// #16
  40bc5c:	bl	402aa0 <malloc@plt>
  40bc60:	ldp	x29, x30, [sp], #16
  40bc64:	ret
  40bc68:	stp	x29, x30, [sp, #-32]!
  40bc6c:	mov	x29, sp
  40bc70:	add	x2, x29, #0x18
  40bc74:	str	x19, [sp, #16]
  40bc78:	mov	x19, x1
  40bc7c:	bl	40ba08 <__fxstatat@plt+0x8998>
  40bc80:	ldr	x8, [x29, #24]
  40bc84:	cmp	w0, #0x0
  40bc88:	csel	x8, x8, x19, eq  // eq = none
  40bc8c:	ldr	x19, [sp, #16]
  40bc90:	cmn	w0, #0x1
  40bc94:	csel	x0, xzr, x8, eq  // eq = none
  40bc98:	ldp	x29, x30, [sp], #32
  40bc9c:	ret
  40bca0:	stp	x29, x30, [sp, #-48]!
  40bca4:	mov	x29, sp
  40bca8:	add	x2, x29, #0x18
  40bcac:	mov	w3, #0x1                   	// #1
  40bcb0:	str	x21, [sp, #16]
  40bcb4:	stp	x20, x19, [sp, #32]
  40bcb8:	mov	x20, x0
  40bcbc:	bl	40bb58 <__fxstatat@plt+0x8ae8>
  40bcc0:	mov	x19, x0
  40bcc4:	cbz	x0, 40bd74 <__fxstatat@plt+0x8d04>
  40bcc8:	ldr	x8, [x20, #32]
  40bccc:	sub	x8, x8, #0x1
  40bcd0:	str	x8, [x20, #32]
  40bcd4:	ldr	x8, [x29, #24]
  40bcd8:	ldr	x8, [x8]
  40bcdc:	cbnz	x8, 40bd74 <__fxstatat@plt+0x8d04>
  40bce0:	ldp	x10, x8, [x20, #16]
  40bce4:	ldr	x9, [x20, #40]
  40bce8:	sub	x8, x8, #0x1
  40bcec:	str	x8, [x20, #24]
  40bcf0:	ldr	s0, [x9]
  40bcf4:	ucvtf	s2, x10
  40bcf8:	ucvtf	s1, x8
  40bcfc:	fmul	s0, s0, s2
  40bd00:	fcmp	s0, s1
  40bd04:	b.le	40bd74 <__fxstatat@plt+0x8d04>
  40bd08:	mov	x0, x20
  40bd0c:	bl	40b508 <__fxstatat@plt+0x8498>
  40bd10:	ldr	x8, [x20, #40]
  40bd14:	ldp	x10, x9, [x20, #16]
  40bd18:	ldr	s1, [x8]
  40bd1c:	ucvtf	s0, x10
  40bd20:	ucvtf	s2, x9
  40bd24:	fmul	s1, s1, s0
  40bd28:	fcmp	s1, s2
  40bd2c:	b.le	40bd74 <__fxstatat@plt+0x8d04>
  40bd30:	ldr	s1, [x8, #4]
  40bd34:	ldrb	w9, [x8, #16]
  40bd38:	fmul	s0, s1, s0
  40bd3c:	cbnz	w9, 40bd48 <__fxstatat@plt+0x8cd8>
  40bd40:	ldr	s1, [x8, #8]
  40bd44:	fmul	s0, s0, s1
  40bd48:	fcvtzu	x1, s0
  40bd4c:	mov	x0, x20
  40bd50:	bl	40b780 <__fxstatat@plt+0x8710>
  40bd54:	tbnz	w0, #0, 40bd74 <__fxstatat@plt+0x8d04>
  40bd58:	ldr	x0, [x20, #72]
  40bd5c:	cbz	x0, 40bd70 <__fxstatat@plt+0x8d00>
  40bd60:	ldr	x21, [x0, #8]
  40bd64:	bl	402db0 <free@plt>
  40bd68:	mov	x0, x21
  40bd6c:	cbnz	x21, 40bd60 <__fxstatat@plt+0x8cf0>
  40bd70:	str	xzr, [x20, #72]
  40bd74:	mov	x0, x19
  40bd78:	ldp	x20, x19, [sp, #32]
  40bd7c:	ldr	x21, [sp, #16]
  40bd80:	ldp	x29, x30, [sp], #48
  40bd84:	ret
  40bd88:	stp	x29, x30, [sp, #-32]!
  40bd8c:	cmp	x0, #0xa
  40bd90:	mov	w8, #0xa                   	// #10
  40bd94:	csel	x8, x0, x8, hi  // hi = pmore
  40bd98:	str	x19, [sp, #16]
  40bd9c:	orr	x19, x8, #0x1
  40bda0:	mov	x29, sp
  40bda4:	cmn	x19, #0x1
  40bda8:	b.eq	40bdc4 <__fxstatat@plt+0x8d54>  // b.none
  40bdac:	mov	x0, x19
  40bdb0:	bl	40bdd4 <__fxstatat@plt+0x8d64>
  40bdb4:	tbnz	w0, #0, 40bdc4 <__fxstatat@plt+0x8d54>
  40bdb8:	add	x19, x19, #0x2
  40bdbc:	cmn	x19, #0x1
  40bdc0:	b.ne	40bdac <__fxstatat@plt+0x8d3c>  // b.any
  40bdc4:	mov	x0, x19
  40bdc8:	ldr	x19, [sp, #16]
  40bdcc:	ldp	x29, x30, [sp], #32
  40bdd0:	ret
  40bdd4:	mov	w8, #0x3                   	// #3
  40bdd8:	cmp	x0, #0xa
  40bddc:	b.cc	40be08 <__fxstatat@plt+0x8d98>  // b.lo, b.ul, b.last
  40bde0:	mov	w9, #0x9                   	// #9
  40bde4:	mov	w10, #0x10                  	// #16
  40bde8:	udiv	x11, x0, x8
  40bdec:	msub	x11, x11, x8, x0
  40bdf0:	cbz	x11, 40be08 <__fxstatat@plt+0x8d98>
  40bdf4:	add	x9, x10, x9
  40bdf8:	add	x8, x8, #0x2
  40bdfc:	cmp	x9, x0
  40be00:	add	x10, x10, #0x8
  40be04:	b.cc	40bde8 <__fxstatat@plt+0x8d78>  // b.lo, b.ul, b.last
  40be08:	udiv	x9, x0, x8
  40be0c:	msub	x8, x9, x8, x0
  40be10:	cmp	x8, #0x0
  40be14:	cset	w0, ne  // ne = any
  40be18:	ret
  40be1c:	str	xzr, [x1]
  40be20:	ldr	x8, [x0, #72]
  40be24:	str	x8, [x1, #8]
  40be28:	str	x1, [x0, #72]
  40be2c:	ret
  40be30:	stp	x29, x30, [sp, #-32]!
  40be34:	stp	x20, x19, [sp, #16]
  40be38:	mov	x19, x0
  40be3c:	ldr	x0, [x0]
  40be40:	mov	x29, sp
  40be44:	mov	x20, x1
  40be48:	bl	4109e0 <__fxstatat@plt+0xd970>
  40be4c:	ldr	x8, [x19, #8]
  40be50:	eor	x8, x8, x0
  40be54:	udiv	x9, x8, x20
  40be58:	msub	x0, x9, x20, x8
  40be5c:	ldp	x20, x19, [sp, #16]
  40be60:	ldp	x29, x30, [sp], #32
  40be64:	ret
  40be68:	ldr	x8, [x0, #8]
  40be6c:	udiv	x9, x8, x1
  40be70:	msub	x0, x9, x1, x8
  40be74:	ret
  40be78:	stp	x29, x30, [sp, #-16]!
  40be7c:	ldr	x8, [x0, #8]
  40be80:	ldr	x9, [x1, #8]
  40be84:	mov	x29, sp
  40be88:	cmp	x8, x9
  40be8c:	b.ne	40beb0 <__fxstatat@plt+0x8e40>  // b.any
  40be90:	ldr	x8, [x0, #16]
  40be94:	ldr	x9, [x1, #16]
  40be98:	cmp	x8, x9
  40be9c:	b.ne	40beb0 <__fxstatat@plt+0x8e40>  // b.any
  40bea0:	ldr	x0, [x0]
  40bea4:	ldr	x1, [x1]
  40bea8:	bl	40dd80 <__fxstatat@plt+0xad10>
  40beac:	b	40beb4 <__fxstatat@plt+0x8e44>
  40beb0:	mov	w0, wzr
  40beb4:	and	w0, w0, #0x1
  40beb8:	ldp	x29, x30, [sp], #16
  40bebc:	ret
  40bec0:	stp	x29, x30, [sp, #-16]!
  40bec4:	ldr	x8, [x0, #8]
  40bec8:	ldr	x9, [x1, #8]
  40becc:	mov	x29, sp
  40bed0:	cmp	x8, x9
  40bed4:	b.ne	40bf04 <__fxstatat@plt+0x8e94>  // b.any
  40bed8:	ldr	x8, [x0, #16]
  40bedc:	ldr	x9, [x1, #16]
  40bee0:	cmp	x8, x9
  40bee4:	b.ne	40bf04 <__fxstatat@plt+0x8e94>  // b.any
  40bee8:	ldr	x0, [x0]
  40beec:	ldr	x1, [x1]
  40bef0:	bl	402d30 <strcmp@plt>
  40bef4:	cmp	w0, #0x0
  40bef8:	cset	w0, eq  // eq = none
  40befc:	ldp	x29, x30, [sp], #16
  40bf00:	ret
  40bf04:	mov	w0, wzr
  40bf08:	ldp	x29, x30, [sp], #16
  40bf0c:	ret
  40bf10:	stp	x29, x30, [sp, #-32]!
  40bf14:	str	x19, [sp, #16]
  40bf18:	mov	x19, x0
  40bf1c:	ldr	x0, [x0]
  40bf20:	mov	x29, sp
  40bf24:	bl	402db0 <free@plt>
  40bf28:	mov	x0, x19
  40bf2c:	bl	402db0 <free@plt>
  40bf30:	ldr	x19, [sp, #16]
  40bf34:	ldp	x29, x30, [sp], #32
  40bf38:	ret
  40bf3c:	stp	x29, x30, [sp, #-48]!
  40bf40:	mov	w8, #0x4900                	// #18688
  40bf44:	movk	w8, #0x8, lsl #16
  40bf48:	orr	w2, w2, w8
  40bf4c:	stp	x22, x21, [sp, #16]
  40bf50:	stp	x20, x19, [sp, #32]
  40bf54:	mov	x29, sp
  40bf58:	mov	x19, x3
  40bf5c:	bl	410a50 <__fxstatat@plt+0xd9e0>
  40bf60:	tbnz	w0, #31, 40bf7c <__fxstatat@plt+0x8f0c>
  40bf64:	mov	w21, w0
  40bf68:	bl	402c70 <fdopendir@plt>
  40bf6c:	mov	x20, x0
  40bf70:	cbz	x0, 40bf84 <__fxstatat@plt+0x8f14>
  40bf74:	str	w21, [x19]
  40bf78:	b	40bf9c <__fxstatat@plt+0x8f2c>
  40bf7c:	mov	x20, xzr
  40bf80:	b	40bf9c <__fxstatat@plt+0x8f2c>
  40bf84:	bl	402fd0 <__errno_location@plt>
  40bf88:	ldr	w22, [x0]
  40bf8c:	mov	x19, x0
  40bf90:	mov	w0, w21
  40bf94:	bl	402c40 <close@plt>
  40bf98:	str	w22, [x19]
  40bf9c:	mov	x0, x20
  40bfa0:	ldp	x20, x19, [sp, #32]
  40bfa4:	ldp	x22, x21, [sp, #16]
  40bfa8:	ldp	x29, x30, [sp], #48
  40bfac:	ret
  40bfb0:	stp	x29, x30, [sp, #-32]!
  40bfb4:	stp	x20, x19, [sp, #16]
  40bfb8:	mov	x29, sp
  40bfbc:	cbz	x0, 40c03c <__fxstatat@plt+0x8fcc>
  40bfc0:	mov	w1, #0x2f                  	// #47
  40bfc4:	mov	x19, x0
  40bfc8:	bl	402c50 <strrchr@plt>
  40bfcc:	cmp	x0, #0x0
  40bfd0:	csinc	x20, x19, x0, eq  // eq = none
  40bfd4:	sub	x8, x20, x19
  40bfd8:	cmp	x8, #0x7
  40bfdc:	b.lt	40c020 <__fxstatat@plt+0x8fb0>  // b.tstop
  40bfe0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40bfe4:	sub	x0, x20, #0x7
  40bfe8:	add	x1, x1, #0x8d8
  40bfec:	mov	w2, #0x7                   	// #7
  40bff0:	bl	402b10 <strncmp@plt>
  40bff4:	cbnz	w0, 40c020 <__fxstatat@plt+0x8fb0>
  40bff8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40bffc:	add	x1, x1, #0x8e0
  40c000:	mov	w2, #0x3                   	// #3
  40c004:	mov	x0, x20
  40c008:	bl	402b10 <strncmp@plt>
  40c00c:	mov	x19, x20
  40c010:	cbnz	w0, 40c020 <__fxstatat@plt+0x8fb0>
  40c014:	add	x19, x20, #0x3
  40c018:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c01c:	str	x19, [x8, #1208]
  40c020:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c024:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  40c028:	str	x19, [x8, #2408]
  40c02c:	str	x19, [x9, #1160]
  40c030:	ldp	x20, x19, [sp, #16]
  40c034:	ldp	x29, x30, [sp], #32
  40c038:	ret
  40c03c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c040:	ldr	x3, [x8, #1168]
  40c044:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  40c048:	add	x0, x0, #0x8a0
  40c04c:	mov	w1, #0x37                  	// #55
  40c050:	mov	w2, #0x1                   	// #1
  40c054:	bl	402e60 <fwrite@plt>
  40c058:	bl	402c90 <abort@plt>
  40c05c:	sub	sp, sp, #0x40
  40c060:	stp	x20, x19, [sp, #48]
  40c064:	mov	w19, w3
  40c068:	mov	x20, x2
  40c06c:	mov	x3, sp
  40c070:	mov	w2, w4
  40c074:	stp	x29, x30, [sp, #32]
  40c078:	add	x29, sp, #0x20
  40c07c:	bl	4102b4 <__fxstatat@plt+0xd244>
  40c080:	cbz	w0, 40c08c <__fxstatat@plt+0x901c>
  40c084:	mov	w19, #0xfffffffe            	// #-2
  40c088:	b	40c0a8 <__fxstatat@plt+0x9038>
  40c08c:	mov	x0, sp
  40c090:	mov	x1, x20
  40c094:	mov	w2, w19
  40c098:	bl	41038c <__fxstatat@plt+0xd31c>
  40c09c:	mov	w19, w0
  40c0a0:	mov	x0, sp
  40c0a4:	bl	410280 <__fxstatat@plt+0xd210>
  40c0a8:	mov	w0, w19
  40c0ac:	ldp	x20, x19, [sp, #48]
  40c0b0:	ldp	x29, x30, [sp, #32]
  40c0b4:	add	sp, sp, #0x40
  40c0b8:	ret
  40c0bc:	sub	sp, sp, #0x40
  40c0c0:	mov	w8, w1
  40c0c4:	movi	v0.2d, #0x0
  40c0c8:	mov	x1, x0
  40c0cc:	stp	q0, q0, [sp]
  40c0d0:	str	w2, [sp]
  40c0d4:	mov	x0, sp
  40c0d8:	mov	w2, w8
  40c0dc:	stp	x29, x30, [sp, #32]
  40c0e0:	str	x19, [sp, #48]
  40c0e4:	add	x29, sp, #0x20
  40c0e8:	bl	41038c <__fxstatat@plt+0xd31c>
  40c0ec:	mov	w19, w0
  40c0f0:	mov	x0, sp
  40c0f4:	bl	410280 <__fxstatat@plt+0xd210>
  40c0f8:	mov	w0, w19
  40c0fc:	ldr	x19, [sp, #48]
  40c100:	ldp	x29, x30, [sp, #32]
  40c104:	add	sp, sp, #0x40
  40c108:	ret
  40c10c:	stp	x29, x30, [sp, #-48]!
  40c110:	str	x21, [sp, #16]
  40c114:	stp	x20, x19, [sp, #32]
  40c118:	mov	x29, sp
  40c11c:	mov	x19, x0
  40c120:	bl	402fd0 <__errno_location@plt>
  40c124:	ldr	w21, [x0]
  40c128:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c12c:	add	x8, x8, #0x970
  40c130:	cmp	x19, #0x0
  40c134:	mov	x20, x0
  40c138:	csel	x0, x8, x19, eq  // eq = none
  40c13c:	mov	w1, #0x38                  	// #56
  40c140:	bl	40fc4c <__fxstatat@plt+0xcbdc>
  40c144:	str	w21, [x20]
  40c148:	ldp	x20, x19, [sp, #32]
  40c14c:	ldr	x21, [sp, #16]
  40c150:	ldp	x29, x30, [sp], #48
  40c154:	ret
  40c158:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c15c:	add	x8, x8, #0x970
  40c160:	cmp	x0, #0x0
  40c164:	csel	x8, x8, x0, eq  // eq = none
  40c168:	ldr	w0, [x8]
  40c16c:	ret
  40c170:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c174:	add	x8, x8, #0x970
  40c178:	cmp	x0, #0x0
  40c17c:	csel	x8, x8, x0, eq  // eq = none
  40c180:	str	w1, [x8]
  40c184:	ret
  40c188:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c18c:	add	x8, x8, #0x970
  40c190:	cmp	x0, #0x0
  40c194:	ubfx	w9, w1, #5, #3
  40c198:	csel	x8, x8, x0, eq  // eq = none
  40c19c:	add	x8, x8, w9, uxtw #2
  40c1a0:	ldr	w9, [x8, #8]
  40c1a4:	lsr	w10, w9, w1
  40c1a8:	and	w0, w10, #0x1
  40c1ac:	and	w10, w2, #0x1
  40c1b0:	eor	w10, w0, w10
  40c1b4:	lsl	w10, w10, w1
  40c1b8:	eor	w9, w10, w9
  40c1bc:	str	w9, [x8, #8]
  40c1c0:	ret
  40c1c4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c1c8:	add	x8, x8, #0x970
  40c1cc:	cmp	x0, #0x0
  40c1d0:	csel	x8, x8, x0, eq  // eq = none
  40c1d4:	ldr	w0, [x8, #4]
  40c1d8:	str	w1, [x8, #4]
  40c1dc:	ret
  40c1e0:	stp	x29, x30, [sp, #-16]!
  40c1e4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c1e8:	add	x8, x8, #0x970
  40c1ec:	cmp	x0, #0x0
  40c1f0:	csel	x8, x8, x0, eq  // eq = none
  40c1f4:	mov	w9, #0xa                   	// #10
  40c1f8:	mov	x29, sp
  40c1fc:	str	w9, [x8]
  40c200:	cbz	x1, 40c214 <__fxstatat@plt+0x91a4>
  40c204:	cbz	x2, 40c214 <__fxstatat@plt+0x91a4>
  40c208:	stp	x1, x2, [x8, #40]
  40c20c:	ldp	x29, x30, [sp], #16
  40c210:	ret
  40c214:	bl	402c90 <abort@plt>
  40c218:	sub	sp, sp, #0x60
  40c21c:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40c220:	add	x8, x8, #0x970
  40c224:	cmp	x4, #0x0
  40c228:	stp	x29, x30, [sp, #16]
  40c22c:	str	x25, [sp, #32]
  40c230:	stp	x24, x23, [sp, #48]
  40c234:	stp	x22, x21, [sp, #64]
  40c238:	stp	x20, x19, [sp, #80]
  40c23c:	add	x29, sp, #0x10
  40c240:	mov	x19, x3
  40c244:	mov	x20, x2
  40c248:	mov	x21, x1
  40c24c:	mov	x22, x0
  40c250:	csel	x24, x8, x4, eq  // eq = none
  40c254:	bl	402fd0 <__errno_location@plt>
  40c258:	ldp	w4, w5, [x24]
  40c25c:	ldp	x7, x8, [x24, #40]
  40c260:	ldr	w25, [x0]
  40c264:	mov	x23, x0
  40c268:	add	x6, x24, #0x8
  40c26c:	mov	x0, x22
  40c270:	mov	x1, x21
  40c274:	mov	x2, x20
  40c278:	mov	x3, x19
  40c27c:	str	x8, [sp]
  40c280:	bl	40c2a4 <__fxstatat@plt+0x9234>
  40c284:	str	w25, [x23]
  40c288:	ldp	x20, x19, [sp, #80]
  40c28c:	ldp	x22, x21, [sp, #64]
  40c290:	ldp	x24, x23, [sp, #48]
  40c294:	ldr	x25, [sp, #32]
  40c298:	ldp	x29, x30, [sp, #16]
  40c29c:	add	sp, sp, #0x60
  40c2a0:	ret
  40c2a4:	sub	sp, sp, #0x120
  40c2a8:	stp	x29, x30, [sp, #192]
  40c2ac:	add	x29, sp, #0xc0
  40c2b0:	ldr	x8, [x29, #96]
  40c2b4:	stp	x28, x27, [sp, #208]
  40c2b8:	stp	x26, x25, [sp, #224]
  40c2bc:	stp	x24, x23, [sp, #240]
  40c2c0:	stp	x22, x21, [sp, #256]
  40c2c4:	stp	x20, x19, [sp, #272]
  40c2c8:	str	x7, [sp, #80]
  40c2cc:	stur	x6, [x29, #-48]
  40c2d0:	mov	w19, w5
  40c2d4:	mov	w20, w4
  40c2d8:	mov	x23, x3
  40c2dc:	mov	x21, x2
  40c2e0:	mov	x27, x1
  40c2e4:	str	x8, [sp, #96]
  40c2e8:	mov	x24, x0
  40c2ec:	bl	402dd0 <__ctype_get_mb_cur_max@plt>
  40c2f0:	mov	w1, w20
  40c2f4:	mov	x22, xzr
  40c2f8:	mov	w8, wzr
  40c2fc:	mov	w28, wzr
  40c300:	str	w19, [sp, #64]
  40c304:	ubfx	w19, w19, #1, #1
  40c308:	add	x9, x21, #0x1
  40c30c:	mov	w15, #0x1                   	// #1
  40c310:	str	x0, [sp, #56]
  40c314:	stur	xzr, [x29, #-80]
  40c318:	stur	xzr, [x29, #-56]
  40c31c:	str	wzr, [sp, #88]
  40c320:	stur	x9, [x29, #-72]
  40c324:	cmp	w1, #0xa
  40c328:	b.hi	40cefc <__fxstatat@plt+0x9e8c>  // b.pmore
  40c32c:	adrp	x12, 414000 <__fxstatat@plt+0x10f90>
  40c330:	mov	w9, w1
  40c334:	add	x12, x12, #0x8e8
  40c338:	adr	x10, 40c35c <__fxstatat@plt+0x92ec>
  40c33c:	ldrb	w11, [x12, x9]
  40c340:	add	x10, x10, x11, lsl #2
  40c344:	mov	x26, x27
  40c348:	mov	x20, xzr
  40c34c:	mov	w16, wzr
  40c350:	mov	w9, #0x1                   	// #1
  40c354:	mov	w27, w28
  40c358:	br	x10
  40c35c:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  40c360:	add	x0, x0, #0xa44
  40c364:	mov	w20, w1
  40c368:	mov	w22, w15
  40c36c:	bl	40d614 <__fxstatat@plt+0xa5a4>
  40c370:	str	x0, [sp, #80]
  40c374:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  40c378:	add	x0, x0, #0xa46
  40c37c:	mov	w1, w20
  40c380:	bl	40d614 <__fxstatat@plt+0xa5a4>
  40c384:	mov	w15, w22
  40c388:	mov	w1, w20
  40c38c:	str	x0, [sp, #96]
  40c390:	stur	w1, [x29, #-28]
  40c394:	tbnz	w19, #0, 40c3d4 <__fxstatat@plt+0x9364>
  40c398:	ldr	x8, [sp, #80]
  40c39c:	ldrb	w9, [x8]
  40c3a0:	cbz	w9, 40c3d4 <__fxstatat@plt+0x9364>
  40c3a4:	mov	w27, w15
  40c3a8:	mov	x10, xzr
  40c3ac:	add	x8, x8, #0x1
  40c3b0:	b	40c3c4 <__fxstatat@plt+0x9354>
  40c3b4:	ldrb	w9, [x8, x10]
  40c3b8:	add	x20, x10, #0x1
  40c3bc:	mov	x10, x20
  40c3c0:	cbz	w9, 40c3dc <__fxstatat@plt+0x936c>
  40c3c4:	cmp	x10, x26
  40c3c8:	b.cs	40c3b4 <__fxstatat@plt+0x9344>  // b.hs, b.nlast
  40c3cc:	strb	w9, [x24, x10]
  40c3d0:	b	40c3b4 <__fxstatat@plt+0x9344>
  40c3d4:	mov	w27, w15
  40c3d8:	mov	x20, xzr
  40c3dc:	ldr	x25, [sp, #96]
  40c3e0:	mov	x0, x25
  40c3e4:	bl	4028b0 <strlen@plt>
  40c3e8:	ldur	w1, [x29, #-28]
  40c3ec:	mov	x22, x0
  40c3f0:	stur	x25, [x29, #-56]
  40c3f4:	mov	w9, #0x1                   	// #1
  40c3f8:	mov	w16, w19
  40c3fc:	mov	w15, w27
  40c400:	mov	w27, w28
  40c404:	b	40c4b0 <__fxstatat@plt+0x9440>
  40c408:	mov	w19, #0x1                   	// #1
  40c40c:	mov	w1, #0x5                   	// #5
  40c410:	tbz	w19, #0, 40c43c <__fxstatat@plt+0x93cc>
  40c414:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40c418:	mov	x20, xzr
  40c41c:	mov	w22, #0x1                   	// #1
  40c420:	add	x8, x8, #0xad0
  40c424:	stur	x8, [x29, #-56]
  40c428:	b	40c45c <__fxstatat@plt+0x93ec>
  40c42c:	mov	x20, xzr
  40c430:	mov	w16, wzr
  40c434:	mov	w9, w8
  40c438:	b	40c4b0 <__fxstatat@plt+0x9440>
  40c43c:	cbz	x26, 40c448 <__fxstatat@plt+0x93d8>
  40c440:	mov	w8, #0x22                  	// #34
  40c444:	strb	w8, [x24]
  40c448:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40c44c:	add	x8, x8, #0xad0
  40c450:	mov	w20, #0x1                   	// #1
  40c454:	stur	x8, [x29, #-56]
  40c458:	mov	w22, #0x1                   	// #1
  40c45c:	mov	w9, #0x1                   	// #1
  40c460:	b	40c4ac <__fxstatat@plt+0x943c>
  40c464:	mov	w8, #0x1                   	// #1
  40c468:	mov	w19, #0x1                   	// #1
  40c46c:	eor	w9, w19, #0x1
  40c470:	orr	w8, w8, w9
  40c474:	tbz	w19, #0, 40c484 <__fxstatat@plt+0x9414>
  40c478:	mov	x20, xzr
  40c47c:	mov	w1, #0x2                   	// #2
  40c480:	b	40c498 <__fxstatat@plt+0x9428>
  40c484:	cbz	x26, 40c490 <__fxstatat@plt+0x9420>
  40c488:	mov	w9, #0x27                  	// #39
  40c48c:	strb	w9, [x24]
  40c490:	mov	w1, #0x2                   	// #2
  40c494:	mov	w20, #0x1                   	// #1
  40c498:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  40c49c:	add	x9, x9, #0xa46
  40c4a0:	stur	x9, [x29, #-56]
  40c4a4:	mov	w22, #0x1                   	// #1
  40c4a8:	mov	w9, w8
  40c4ac:	mov	w16, w19
  40c4b0:	ldur	x8, [x29, #-48]
  40c4b4:	mov	w14, w9
  40c4b8:	eor	w17, w16, #0x1
  40c4bc:	stur	w17, [x29, #-60]
  40c4c0:	cmp	x8, #0x0
  40c4c4:	cset	w8, eq  // eq = none
  40c4c8:	cmp	x22, #0x0
  40c4cc:	cset	w9, ne  // ne = any
  40c4d0:	cmp	w1, #0x2
  40c4d4:	cset	w10, ne  // ne = any
  40c4d8:	and	w13, w10, w14
  40c4dc:	and	w11, w9, w16
  40c4e0:	orr	w10, w10, w17
  40c4e4:	and	w17, w9, w13
  40c4e8:	orr	w9, w13, w16
  40c4ec:	eor	w9, w9, #0x1
  40c4f0:	cset	w12, eq  // eq = none
  40c4f4:	orr	w8, w8, w9
  40c4f8:	mov	x25, xzr
  40c4fc:	and	w11, w14, w11
  40c500:	stur	w10, [x29, #-84]
  40c504:	and	w10, w12, w16
  40c508:	stur	w8, [x29, #-24]
  40c50c:	eor	w8, w14, #0x1
  40c510:	str	w11, [sp, #72]
  40c514:	str	w10, [sp, #92]
  40c518:	stur	w14, [x29, #-64]
  40c51c:	str	w8, [sp, #76]
  40c520:	stp	w16, w1, [x29, #-32]
  40c524:	stur	w17, [x29, #-36]
  40c528:	b	40c530 <__fxstatat@plt+0x94c0>
  40c52c:	add	x25, x25, #0x1
  40c530:	cmn	x23, #0x1
  40c534:	b.eq	40c548 <__fxstatat@plt+0x94d8>  // b.none
  40c538:	cmp	x25, x23
  40c53c:	cset	w8, eq  // eq = none
  40c540:	tbz	w8, #0, 40c558 <__fxstatat@plt+0x94e8>
  40c544:	b	40cdac <__fxstatat@plt+0x9d3c>
  40c548:	ldrb	w8, [x21, x25]
  40c54c:	cmp	w8, #0x0
  40c550:	cset	w8, eq  // eq = none
  40c554:	tbnz	w8, #0, 40cdac <__fxstatat@plt+0x9d3c>
  40c558:	cbz	w17, 40c594 <__fxstatat@plt+0x9524>
  40c55c:	cmp	x22, #0x2
  40c560:	add	x19, x25, x22
  40c564:	b.cc	40c58c <__fxstatat@plt+0x951c>  // b.lo, b.ul, b.last
  40c568:	cmn	x23, #0x1
  40c56c:	b.ne	40c58c <__fxstatat@plt+0x951c>  // b.any
  40c570:	mov	x0, x21
  40c574:	mov	w23, w15
  40c578:	bl	4028b0 <strlen@plt>
  40c57c:	ldp	w17, w16, [x29, #-36]
  40c580:	ldur	w1, [x29, #-28]
  40c584:	mov	w15, w23
  40c588:	mov	x23, x0
  40c58c:	cmp	x19, x23
  40c590:	b.ls	40c6d0 <__fxstatat@plt+0x9660>  // b.plast
  40c594:	mov	w28, wzr
  40c598:	ldrb	w19, [x21, x25]
  40c59c:	cmp	w19, #0x7e
  40c5a0:	b.hi	40c804 <__fxstatat@plt+0x9794>  // b.pmore
  40c5a4:	adrp	x14, 414000 <__fxstatat@plt+0x10f90>
  40c5a8:	add	x14, x14, #0x8f3
  40c5ac:	adr	x13, 40c5d0 <__fxstatat@plt+0x9560>
  40c5b0:	ldrb	w10, [x14, x19]
  40c5b4:	add	x13, x13, x10, lsl #2
  40c5b8:	mov	w11, wzr
  40c5bc:	mov	w9, wzr
  40c5c0:	mov	w8, #0x1                   	// #1
  40c5c4:	mov	w12, #0x6e                  	// #110
  40c5c8:	mov	w10, #0x61                  	// #97
  40c5cc:	br	x13
  40c5d0:	ldur	w10, [x29, #-24]
  40c5d4:	tbnz	w10, #0, 40c5f4 <__fxstatat@plt+0x9584>
  40c5d8:	ldur	x11, [x29, #-48]
  40c5dc:	ubfx	w10, w19, #5, #3
  40c5e0:	ldr	w10, [x11, w10, uxtw #2]
  40c5e4:	lsr	w10, w10, w19
  40c5e8:	tbz	w10, #0, 40c5f4 <__fxstatat@plt+0x9584>
  40c5ec:	mov	w10, w19
  40c5f0:	b	40c5fc <__fxstatat@plt+0x958c>
  40c5f4:	mov	w10, w19
  40c5f8:	tbz	w28, #0, 40c674 <__fxstatat@plt+0x9604>
  40c5fc:	tbz	w16, #0, 40c608 <__fxstatat@plt+0x9598>
  40c600:	mov	w10, #0x10                  	// #16
  40c604:	b	40c6c0 <__fxstatat@plt+0x9650>
  40c608:	cmp	w1, #0x2
  40c60c:	cset	w9, ne  // ne = any
  40c610:	orr	w9, w9, w27
  40c614:	tbnz	w9, #0, 40c658 <__fxstatat@plt+0x95e8>
  40c618:	cmp	x20, x26
  40c61c:	b.cs	40c628 <__fxstatat@plt+0x95b8>  // b.hs, b.nlast
  40c620:	mov	w9, #0x27                  	// #39
  40c624:	strb	w9, [x24, x20]
  40c628:	add	x9, x20, #0x1
  40c62c:	cmp	x9, x26
  40c630:	b.cs	40c63c <__fxstatat@plt+0x95cc>  // b.hs, b.nlast
  40c634:	mov	w11, #0x24                  	// #36
  40c638:	strb	w11, [x24, x9]
  40c63c:	add	x9, x20, #0x2
  40c640:	cmp	x9, x26
  40c644:	b.cs	40c650 <__fxstatat@plt+0x95e0>  // b.hs, b.nlast
  40c648:	mov	w11, #0x27                  	// #39
  40c64c:	strb	w11, [x24, x9]
  40c650:	add	x20, x20, #0x3
  40c654:	mov	w27, #0x1                   	// #1
  40c658:	cmp	x20, x26
  40c65c:	b.cs	40c668 <__fxstatat@plt+0x95f8>  // b.hs, b.nlast
  40c660:	mov	w9, #0x5c                  	// #92
  40c664:	strb	w9, [x24, x20]
  40c668:	add	x20, x20, #0x1
  40c66c:	mov	w9, #0x1                   	// #1
  40c670:	mov	w19, w10
  40c674:	tbnz	w9, #0, 40c6a8 <__fxstatat@plt+0x9638>
  40c678:	tbz	w27, #0, 40c6a8 <__fxstatat@plt+0x9638>
  40c67c:	cmp	x20, x26
  40c680:	b.cs	40c68c <__fxstatat@plt+0x961c>  // b.hs, b.nlast
  40c684:	mov	w9, #0x27                  	// #39
  40c688:	strb	w9, [x24, x20]
  40c68c:	add	x9, x20, #0x1
  40c690:	cmp	x9, x26
  40c694:	b.cs	40c6a0 <__fxstatat@plt+0x9630>  // b.hs, b.nlast
  40c698:	mov	w10, #0x27                  	// #39
  40c69c:	strb	w10, [x24, x9]
  40c6a0:	mov	w27, wzr
  40c6a4:	add	x20, x20, #0x2
  40c6a8:	cmp	x20, x26
  40c6ac:	b.cs	40c6b4 <__fxstatat@plt+0x9644>  // b.hs, b.nlast
  40c6b0:	strb	w19, [x24, x20]
  40c6b4:	mov	w10, wzr
  40c6b8:	add	x20, x20, #0x1
  40c6bc:	and	w15, w15, w8
  40c6c0:	cbz	w10, 40c52c <__fxstatat@plt+0x94bc>
  40c6c4:	cmp	w10, #0xf
  40c6c8:	b.eq	40c52c <__fxstatat@plt+0x94bc>  // b.none
  40c6cc:	b	40ce30 <__fxstatat@plt+0x9dc0>
  40c6d0:	ldur	x1, [x29, #-56]
  40c6d4:	add	x0, x21, x25
  40c6d8:	mov	x2, x22
  40c6dc:	mov	w19, w15
  40c6e0:	bl	402bc0 <bcmp@plt>
  40c6e4:	ldur	w9, [x29, #-60]
  40c6e8:	cmp	w0, #0x0
  40c6ec:	cset	w8, ne  // ne = any
  40c6f0:	cset	w28, eq  // eq = none
  40c6f4:	orr	w8, w8, w9
  40c6f8:	tbz	w8, #0, 40c70c <__fxstatat@plt+0x969c>
  40c6fc:	ldp	w16, w1, [x29, #-32]
  40c700:	ldur	w17, [x29, #-36]
  40c704:	mov	w15, w19
  40c708:	b	40c598 <__fxstatat@plt+0x9528>
  40c70c:	ldp	w16, w1, [x29, #-32]
  40c710:	ldur	w17, [x29, #-36]
  40c714:	mov	w10, #0x10                  	// #16
  40c718:	mov	w15, w19
  40c71c:	b	40c6c0 <__fxstatat@plt+0x9650>
  40c720:	cmp	x23, #0x1
  40c724:	b.eq	40c748 <__fxstatat@plt+0x96d8>  // b.none
  40c728:	cmn	x23, #0x1
  40c72c:	b.ne	40c74c <__fxstatat@plt+0x96dc>  // b.any
  40c730:	ldrb	w8, [x21, #1]
  40c734:	cbz	w8, 40c748 <__fxstatat@plt+0x96d8>
  40c738:	mov	w9, wzr
  40c73c:	mov	w8, wzr
  40c740:	mov	x23, #0xffffffffffffffff    	// #-1
  40c744:	b	40c5d0 <__fxstatat@plt+0x9560>
  40c748:	cbz	x25, 40c758 <__fxstatat@plt+0x96e8>
  40c74c:	mov	w9, wzr
  40c750:	mov	w8, wzr
  40c754:	b	40c5d0 <__fxstatat@plt+0x9560>
  40c758:	mov	w11, #0x1                   	// #1
  40c75c:	cmp	w1, #0x2
  40c760:	b.ne	40c768 <__fxstatat@plt+0x96f8>  // b.any
  40c764:	tbnz	w16, #0, 40c600 <__fxstatat@plt+0x9590>
  40c768:	mov	w9, wzr
  40c76c:	mov	w8, w11
  40c770:	b	40c5d0 <__fxstatat@plt+0x9560>
  40c774:	cmp	w1, #0x2
  40c778:	b.ne	40c834 <__fxstatat@plt+0x97c4>  // b.any
  40c77c:	tbnz	w16, #0, 40c600 <__fxstatat@plt+0x9590>
  40c780:	b	40c840 <__fxstatat@plt+0x97d0>
  40c784:	mov	w10, #0x66                  	// #102
  40c788:	b	40c858 <__fxstatat@plt+0x97e8>
  40c78c:	mov	w12, #0x74                  	// #116
  40c790:	b	40c84c <__fxstatat@plt+0x97dc>
  40c794:	mov	w10, #0x62                  	// #98
  40c798:	b	40c858 <__fxstatat@plt+0x97e8>
  40c79c:	mov	w12, #0x72                  	// #114
  40c7a0:	b	40c84c <__fxstatat@plt+0x97dc>
  40c7a4:	ldur	w8, [x29, #-64]
  40c7a8:	tbz	w8, #0, 40c86c <__fxstatat@plt+0x97fc>
  40c7ac:	tbnz	w16, #0, 40c600 <__fxstatat@plt+0x9590>
  40c7b0:	cmp	w1, #0x2
  40c7b4:	cset	w8, ne  // ne = any
  40c7b8:	orr	w8, w8, w27
  40c7bc:	tbz	w8, #0, 40cccc <__fxstatat@plt+0x9c5c>
  40c7c0:	mov	x9, x20
  40c7c4:	b	40cd0c <__fxstatat@plt+0x9c9c>
  40c7c8:	cmp	w1, #0x5
  40c7cc:	b.eq	40c9e8 <__fxstatat@plt+0x9978>  // b.none
  40c7d0:	cmp	w1, #0x2
  40c7d4:	b.ne	40c74c <__fxstatat@plt+0x96dc>  // b.any
  40c7d8:	tbz	w16, #0, 40c74c <__fxstatat@plt+0x96dc>
  40c7dc:	b	40c600 <__fxstatat@plt+0x9590>
  40c7e0:	mov	w10, #0x76                  	// #118
  40c7e4:	b	40c858 <__fxstatat@plt+0x97e8>
  40c7e8:	cmp	w1, #0x2
  40c7ec:	b.ne	40c87c <__fxstatat@plt+0x980c>  // b.any
  40c7f0:	tbz	w16, #0, 40cacc <__fxstatat@plt+0x9a5c>
  40c7f4:	mov	w8, #0x1                   	// #1
  40c7f8:	mov	w10, #0x10                  	// #16
  40c7fc:	str	w8, [sp, #88]
  40c800:	b	40c6c0 <__fxstatat@plt+0x9650>
  40c804:	ldr	x8, [sp, #56]
  40c808:	str	w15, [sp, #52]
  40c80c:	str	x24, [sp, #40]
  40c810:	cmp	x8, #0x1
  40c814:	b.ne	40c884 <__fxstatat@plt+0x9814>  // b.any
  40c818:	bl	402d40 <__ctype_b_loc@plt>
  40c81c:	ldr	x8, [x0]
  40c820:	ldur	w1, [x29, #-28]
  40c824:	mov	w24, #0x1                   	// #1
  40c828:	ldrh	w8, [x8, x19, lsl #1]
  40c82c:	ubfx	w10, w8, #14, #1
  40c830:	b	40cb4c <__fxstatat@plt+0x9adc>
  40c834:	ldr	w8, [sp, #72]
  40c838:	mov	w12, w19
  40c83c:	tbz	w8, #0, 40c84c <__fxstatat@plt+0x97dc>
  40c840:	mov	w9, wzr
  40c844:	mov	w8, wzr
  40c848:	b	40c674 <__fxstatat@plt+0x9604>
  40c84c:	ldur	w8, [x29, #-84]
  40c850:	mov	w10, w12
  40c854:	tbz	w8, #0, 40c600 <__fxstatat@plt+0x9590>
  40c858:	ldur	w11, [x29, #-64]
  40c85c:	mov	w9, wzr
  40c860:	mov	w8, wzr
  40c864:	tbz	w11, #0, 40c5d0 <__fxstatat@plt+0x9560>
  40c868:	b	40c5fc <__fxstatat@plt+0x958c>
  40c86c:	ldr	w8, [sp, #64]
  40c870:	tbz	w8, #0, 40c74c <__fxstatat@plt+0x96dc>
  40c874:	mov	w10, #0xf                   	// #15
  40c878:	b	40c6c0 <__fxstatat@plt+0x9650>
  40c87c:	mov	w9, wzr
  40c880:	b	40cb38 <__fxstatat@plt+0x9ac8>
  40c884:	cmn	x23, #0x1
  40c888:	str	x22, [sp, #16]
  40c88c:	stur	xzr, [x29, #-16]
  40c890:	b.ne	40c8a0 <__fxstatat@plt+0x9830>  // b.any
  40c894:	mov	x0, x21
  40c898:	bl	4028b0 <strlen@plt>
  40c89c:	mov	x23, x0
  40c8a0:	sub	x8, x23, x25
  40c8a4:	str	x8, [sp, #8]
  40c8a8:	add	x8, x21, x25
  40c8ac:	str	x8, [sp, #32]
  40c8b0:	ldur	x8, [x29, #-72]
  40c8b4:	mov	x24, xzr
  40c8b8:	add	x8, x8, x25
  40c8bc:	str	x8, [sp, #24]
  40c8c0:	mov	w8, #0x1                   	// #1
  40c8c4:	str	w8, [sp, #68]
  40c8c8:	add	x8, x24, x25
  40c8cc:	add	x1, x21, x8
  40c8d0:	sub	x2, x23, x8
  40c8d4:	sub	x0, x29, #0x14
  40c8d8:	sub	x3, x29, #0x10
  40c8dc:	mov	w22, w27
  40c8e0:	bl	410100 <__fxstatat@plt+0xd090>
  40c8e4:	cbz	x0, 40c93c <__fxstatat@plt+0x98cc>
  40c8e8:	mov	x27, x0
  40c8ec:	cmn	x0, #0x1
  40c8f0:	b.eq	40c938 <__fxstatat@plt+0x98c8>  // b.none
  40c8f4:	cmn	x27, #0x2
  40c8f8:	b.ne	40c944 <__fxstatat@plt+0x98d4>  // b.any
  40c8fc:	add	x8, x24, x25
  40c900:	cmp	x8, x23
  40c904:	mov	w27, w22
  40c908:	b.cs	40c92c <__fxstatat@plt+0x98bc>  // b.hs, b.nlast
  40c90c:	ldr	x9, [sp, #32]
  40c910:	ldrb	w8, [x9, x24]
  40c914:	cbz	w8, 40c92c <__fxstatat@plt+0x98bc>
  40c918:	add	x24, x24, #0x1
  40c91c:	add	x8, x25, x24
  40c920:	cmp	x8, x23
  40c924:	b.cc	40c910 <__fxstatat@plt+0x98a0>  // b.lo, b.ul, b.last
  40c928:	ldr	x24, [sp, #8]
  40c92c:	str	wzr, [sp, #68]
  40c930:	mov	w10, #0x34                  	// #52
  40c934:	b	40c9d4 <__fxstatat@plt+0x9964>
  40c938:	str	wzr, [sp, #68]
  40c93c:	mov	w10, #0x34                  	// #52
  40c940:	b	40c9d0 <__fxstatat@plt+0x9960>
  40c944:	ldr	w8, [sp, #92]
  40c948:	cbz	w8, 40c9ac <__fxstatat@plt+0x993c>
  40c94c:	cmp	x27, #0x2
  40c950:	b.cc	40c9a4 <__fxstatat@plt+0x9934>  // b.lo, b.ul, b.last
  40c954:	ldr	x9, [sp, #24]
  40c958:	sub	x8, x27, #0x1
  40c95c:	add	x9, x9, x24
  40c960:	b	40c970 <__fxstatat@plt+0x9900>
  40c964:	subs	x8, x8, #0x1
  40c968:	add	x9, x9, #0x1
  40c96c:	b.eq	40c9a4 <__fxstatat@plt+0x9934>  // b.none
  40c970:	ldrb	w10, [x9]
  40c974:	sub	w10, w10, #0x5b
  40c978:	cmp	w10, #0x21
  40c97c:	b.hi	40c964 <__fxstatat@plt+0x98f4>  // b.pmore
  40c980:	mov	w11, #0x1                   	// #1
  40c984:	lsl	x10, x11, x10
  40c988:	mov	x11, #0x2b                  	// #43
  40c98c:	movk	x11, #0x2, lsl #32
  40c990:	tst	x10, x11
  40c994:	b.eq	40c964 <__fxstatat@plt+0x98f4>  // b.none
  40c998:	mov	w10, #0x10                  	// #16
  40c99c:	cbnz	w10, 40c9d0 <__fxstatat@plt+0x9960>
  40c9a0:	b	40c9ac <__fxstatat@plt+0x993c>
  40c9a4:	mov	w10, wzr
  40c9a8:	cbnz	w10, 40c9d0 <__fxstatat@plt+0x9960>
  40c9ac:	ldur	w0, [x29, #-20]
  40c9b0:	bl	402f90 <iswprint@plt>
  40c9b4:	ldr	w9, [sp, #68]
  40c9b8:	cmp	w0, #0x0
  40c9bc:	cset	w8, ne  // ne = any
  40c9c0:	mov	w10, wzr
  40c9c4:	and	w9, w9, w8
  40c9c8:	add	x24, x27, x24
  40c9cc:	str	w9, [sp, #68]
  40c9d0:	mov	w27, w22
  40c9d4:	cbnz	w10, 40ca9c <__fxstatat@plt+0x9a2c>
  40c9d8:	sub	x0, x29, #0x10
  40c9dc:	bl	402cb0 <mbsinit@plt>
  40c9e0:	cbz	w0, 40c8c8 <__fxstatat@plt+0x9858>
  40c9e4:	b	40caa4 <__fxstatat@plt+0x9a34>
  40c9e8:	ldr	w8, [sp, #64]
  40c9ec:	tbz	w8, #2, 40c74c <__fxstatat@plt+0x96dc>
  40c9f0:	add	x10, x25, #0x2
  40c9f4:	cmp	x10, x23
  40c9f8:	b.cs	40c74c <__fxstatat@plt+0x96dc>  // b.hs, b.nlast
  40c9fc:	add	x8, x25, x21
  40ca00:	ldrb	w8, [x8, #1]
  40ca04:	cmp	w8, #0x3f
  40ca08:	b.ne	40c74c <__fxstatat@plt+0x96dc>  // b.any
  40ca0c:	ldrb	w11, [x21, x10]
  40ca10:	mov	w9, wzr
  40ca14:	cmp	w11, #0x3e
  40ca18:	b.hi	40cda4 <__fxstatat@plt+0x9d34>  // b.pmore
  40ca1c:	mov	w8, #0x1                   	// #1
  40ca20:	mov	x12, #0xa38200000000        	// #179778741075968
  40ca24:	lsl	x8, x8, x11
  40ca28:	movk	x12, #0x7000, lsl #48
  40ca2c:	tst	x8, x12
  40ca30:	b.eq	40cda4 <__fxstatat@plt+0x9d34>  // b.none
  40ca34:	tbnz	w16, #0, 40c600 <__fxstatat@plt+0x9590>
  40ca38:	cmp	x20, x26
  40ca3c:	b.cs	40ca48 <__fxstatat@plt+0x99d8>  // b.hs, b.nlast
  40ca40:	mov	w8, #0x3f                  	// #63
  40ca44:	strb	w8, [x24, x20]
  40ca48:	add	x8, x20, #0x1
  40ca4c:	cmp	x8, x26
  40ca50:	b.cs	40ca5c <__fxstatat@plt+0x99ec>  // b.hs, b.nlast
  40ca54:	mov	w9, #0x22                  	// #34
  40ca58:	strb	w9, [x24, x8]
  40ca5c:	add	x8, x20, #0x2
  40ca60:	cmp	x8, x26
  40ca64:	b.cs	40ca70 <__fxstatat@plt+0x9a00>  // b.hs, b.nlast
  40ca68:	mov	w9, #0x22                  	// #34
  40ca6c:	strb	w9, [x24, x8]
  40ca70:	add	x8, x20, #0x3
  40ca74:	cmp	x8, x26
  40ca78:	b.cs	40ca84 <__fxstatat@plt+0x9a14>  // b.hs, b.nlast
  40ca7c:	mov	w9, #0x3f                  	// #63
  40ca80:	strb	w9, [x24, x8]
  40ca84:	mov	w9, wzr
  40ca88:	mov	w8, wzr
  40ca8c:	add	x20, x20, #0x4
  40ca90:	mov	x25, x10
  40ca94:	mov	w19, w11
  40ca98:	b	40c5d0 <__fxstatat@plt+0x9560>
  40ca9c:	cmp	w10, #0x34
  40caa0:	b.ne	40caa8 <__fxstatat@plt+0x9a38>  // b.any
  40caa4:	mov	w10, wzr
  40caa8:	ldp	w16, w1, [x29, #-32]
  40caac:	ldr	w15, [sp, #52]
  40cab0:	ldr	x22, [sp, #16]
  40cab4:	ldur	w17, [x29, #-36]
  40cab8:	cbz	w10, 40cb48 <__fxstatat@plt+0x9ad8>
  40cabc:	ldr	x24, [sp, #40]
  40cac0:	mov	w11, wzr
  40cac4:	mov	w8, wzr
  40cac8:	b	40cd88 <__fxstatat@plt+0x9d18>
  40cacc:	ldur	x10, [x29, #-80]
  40cad0:	cmp	x26, #0x0
  40cad4:	cset	w8, eq  // eq = none
  40cad8:	cmp	x10, #0x0
  40cadc:	cset	w9, ne  // ne = any
  40cae0:	orr	w8, w9, w8
  40cae4:	cmp	w8, #0x0
  40cae8:	csel	x10, x10, x26, ne  // ne = any
  40caec:	csel	x26, x26, xzr, ne  // ne = any
  40caf0:	cmp	x20, x26
  40caf4:	stur	x10, [x29, #-80]
  40caf8:	b.cs	40cb04 <__fxstatat@plt+0x9a94>  // b.hs, b.nlast
  40cafc:	mov	w8, #0x27                  	// #39
  40cb00:	strb	w8, [x24, x20]
  40cb04:	add	x8, x20, #0x1
  40cb08:	cmp	x8, x26
  40cb0c:	b.cs	40cb18 <__fxstatat@plt+0x9aa8>  // b.hs, b.nlast
  40cb10:	mov	w9, #0x5c                  	// #92
  40cb14:	strb	w9, [x24, x8]
  40cb18:	add	x8, x20, #0x2
  40cb1c:	cmp	x8, x26
  40cb20:	b.cs	40cb2c <__fxstatat@plt+0x9abc>  // b.hs, b.nlast
  40cb24:	mov	w9, #0x27                  	// #39
  40cb28:	strb	w9, [x24, x8]
  40cb2c:	mov	w27, wzr
  40cb30:	mov	w9, wzr
  40cb34:	add	x20, x20, #0x3
  40cb38:	mov	w8, #0x1                   	// #1
  40cb3c:	str	w8, [sp, #88]
  40cb40:	mov	w8, #0x1                   	// #1
  40cb44:	b	40c5d0 <__fxstatat@plt+0x9560>
  40cb48:	ldr	w10, [sp, #68]
  40cb4c:	ldr	w9, [sp, #76]
  40cb50:	and	w8, w10, #0x1
  40cb54:	cmp	x24, #0x1
  40cb58:	orr	w9, w10, w9
  40cb5c:	b.hi	40cb7c <__fxstatat@plt+0x9b0c>  // b.pmore
  40cb60:	tbz	w9, #0, 40cb7c <__fxstatat@plt+0x9b0c>
  40cb64:	ldr	x24, [sp, #40]
  40cb68:	ldr	w15, [sp, #52]
  40cb6c:	ldp	w17, w16, [x29, #-36]
  40cb70:	mov	w11, wzr
  40cb74:	mov	w10, wzr
  40cb78:	b	40cd88 <__fxstatat@plt+0x9d18>
  40cb7c:	add	x10, x24, x25
  40cb80:	ldr	x24, [sp, #40]
  40cb84:	ldr	w15, [sp, #52]
  40cb88:	ldp	w17, w16, [x29, #-36]
  40cb8c:	mov	w11, wzr
  40cb90:	b	40cba4 <__fxstatat@plt+0x9b34>
  40cb94:	ldur	x13, [x29, #-72]
  40cb98:	add	x20, x20, #0x1
  40cb9c:	ldrb	w19, [x13, x25]
  40cba0:	mov	x25, x12
  40cba4:	tbz	w9, #0, 40cbc8 <__fxstatat@plt+0x9b58>
  40cba8:	tbz	w28, #0, 40cc70 <__fxstatat@plt+0x9c00>
  40cbac:	cmp	x20, x26
  40cbb0:	b.cs	40cbbc <__fxstatat@plt+0x9b4c>  // b.hs, b.nlast
  40cbb4:	mov	w12, #0x5c                  	// #92
  40cbb8:	strb	w12, [x24, x20]
  40cbbc:	mov	w28, wzr
  40cbc0:	add	x20, x20, #0x1
  40cbc4:	b	40cc70 <__fxstatat@plt+0x9c00>
  40cbc8:	tbnz	w16, #0, 40cd84 <__fxstatat@plt+0x9d14>
  40cbcc:	cmp	w1, #0x2
  40cbd0:	cset	w11, ne  // ne = any
  40cbd4:	orr	w11, w11, w27
  40cbd8:	tbnz	w11, #0, 40cc1c <__fxstatat@plt+0x9bac>
  40cbdc:	cmp	x20, x26
  40cbe0:	b.cs	40cbec <__fxstatat@plt+0x9b7c>  // b.hs, b.nlast
  40cbe4:	mov	w11, #0x27                  	// #39
  40cbe8:	strb	w11, [x24, x20]
  40cbec:	add	x11, x20, #0x1
  40cbf0:	cmp	x11, x26
  40cbf4:	b.cs	40cc00 <__fxstatat@plt+0x9b90>  // b.hs, b.nlast
  40cbf8:	mov	w12, #0x24                  	// #36
  40cbfc:	strb	w12, [x24, x11]
  40cc00:	add	x11, x20, #0x2
  40cc04:	cmp	x11, x26
  40cc08:	b.cs	40cc14 <__fxstatat@plt+0x9ba4>  // b.hs, b.nlast
  40cc0c:	mov	w12, #0x27                  	// #39
  40cc10:	strb	w12, [x24, x11]
  40cc14:	add	x20, x20, #0x3
  40cc18:	mov	w27, #0x1                   	// #1
  40cc1c:	cmp	x20, x26
  40cc20:	b.cs	40cc2c <__fxstatat@plt+0x9bbc>  // b.hs, b.nlast
  40cc24:	mov	w11, #0x5c                  	// #92
  40cc28:	strb	w11, [x24, x20]
  40cc2c:	add	x11, x20, #0x1
  40cc30:	cmp	x11, x26
  40cc34:	b.cs	40cc44 <__fxstatat@plt+0x9bd4>  // b.hs, b.nlast
  40cc38:	mov	w12, #0x30                  	// #48
  40cc3c:	bfxil	w12, w19, #6, #2
  40cc40:	strb	w12, [x24, x11]
  40cc44:	add	x11, x20, #0x2
  40cc48:	cmp	x11, x26
  40cc4c:	b.cs	40cc5c <__fxstatat@plt+0x9bec>  // b.hs, b.nlast
  40cc50:	mov	w12, #0x30                  	// #48
  40cc54:	bfxil	w12, w19, #3, #3
  40cc58:	strb	w12, [x24, x11]
  40cc5c:	mov	w12, #0x30                  	// #48
  40cc60:	bfxil	w12, w19, #0, #3
  40cc64:	add	x20, x20, #0x3
  40cc68:	mov	w11, #0x1                   	// #1
  40cc6c:	mov	w19, w12
  40cc70:	add	x12, x25, #0x1
  40cc74:	cmp	x10, x12
  40cc78:	b.ls	40ccc4 <__fxstatat@plt+0x9c54>  // b.plast
  40cc7c:	and	w13, w11, #0x1
  40cc80:	orn	w13, w13, w27
  40cc84:	tbnz	w13, #0, 40ccb4 <__fxstatat@plt+0x9c44>
  40cc88:	cmp	x20, x26
  40cc8c:	b.cs	40cc98 <__fxstatat@plt+0x9c28>  // b.hs, b.nlast
  40cc90:	mov	w13, #0x27                  	// #39
  40cc94:	strb	w13, [x24, x20]
  40cc98:	add	x13, x20, #0x1
  40cc9c:	cmp	x13, x26
  40cca0:	b.cs	40ccac <__fxstatat@plt+0x9c3c>  // b.hs, b.nlast
  40cca4:	mov	w14, #0x27                  	// #39
  40cca8:	strb	w14, [x24, x13]
  40ccac:	mov	w27, wzr
  40ccb0:	add	x20, x20, #0x2
  40ccb4:	cmp	x20, x26
  40ccb8:	b.cs	40cb94 <__fxstatat@plt+0x9b24>  // b.hs, b.nlast
  40ccbc:	strb	w19, [x24, x20]
  40ccc0:	b	40cb94 <__fxstatat@plt+0x9b24>
  40ccc4:	mov	w10, #0x2c                  	// #44
  40ccc8:	b	40cd88 <__fxstatat@plt+0x9d18>
  40cccc:	cmp	x20, x26
  40ccd0:	b.cs	40ccdc <__fxstatat@plt+0x9c6c>  // b.hs, b.nlast
  40ccd4:	mov	w8, #0x27                  	// #39
  40ccd8:	strb	w8, [x24, x20]
  40ccdc:	add	x8, x20, #0x1
  40cce0:	cmp	x8, x26
  40cce4:	b.cs	40ccf0 <__fxstatat@plt+0x9c80>  // b.hs, b.nlast
  40cce8:	mov	w9, #0x24                  	// #36
  40ccec:	strb	w9, [x24, x8]
  40ccf0:	add	x8, x20, #0x2
  40ccf4:	cmp	x8, x26
  40ccf8:	b.cs	40cd04 <__fxstatat@plt+0x9c94>  // b.hs, b.nlast
  40ccfc:	mov	w9, #0x27                  	// #39
  40cd00:	strb	w9, [x24, x8]
  40cd04:	add	x9, x20, #0x3
  40cd08:	mov	w27, #0x1                   	// #1
  40cd0c:	cmp	x9, x26
  40cd10:	b.cs	40cd1c <__fxstatat@plt+0x9cac>  // b.hs, b.nlast
  40cd14:	mov	w8, #0x5c                  	// #92
  40cd18:	strb	w8, [x24, x9]
  40cd1c:	cmp	w1, #0x2
  40cd20:	add	x20, x9, #0x1
  40cd24:	b.eq	40cd74 <__fxstatat@plt+0x9d04>  // b.none
  40cd28:	add	x8, x25, #0x1
  40cd2c:	cmp	x8, x23
  40cd30:	b.cs	40cd74 <__fxstatat@plt+0x9d04>  // b.hs, b.nlast
  40cd34:	ldrb	w8, [x21, x8]
  40cd38:	sub	w8, w8, #0x30
  40cd3c:	cmp	w8, #0x9
  40cd40:	b.hi	40cd74 <__fxstatat@plt+0x9d04>  // b.pmore
  40cd44:	cmp	x20, x26
  40cd48:	b.cs	40cd54 <__fxstatat@plt+0x9ce4>  // b.hs, b.nlast
  40cd4c:	mov	w8, #0x30                  	// #48
  40cd50:	strb	w8, [x24, x20]
  40cd54:	add	x8, x9, #0x2
  40cd58:	cmp	x8, x26
  40cd5c:	b.cs	40cd68 <__fxstatat@plt+0x9cf8>  // b.hs, b.nlast
  40cd60:	mov	w10, #0x30                  	// #48
  40cd64:	strb	w10, [x24, x8]
  40cd68:	mov	w8, wzr
  40cd6c:	add	x20, x9, #0x3
  40cd70:	b	40cd78 <__fxstatat@plt+0x9d08>
  40cd74:	mov	w8, wzr
  40cd78:	mov	w9, #0x1                   	// #1
  40cd7c:	mov	w19, #0x30                  	// #48
  40cd80:	b	40c5d0 <__fxstatat@plt+0x9560>
  40cd84:	mov	w10, #0x10                  	// #16
  40cd88:	cmp	w8, #0x0
  40cd8c:	cset	w8, ne  // ne = any
  40cd90:	cmp	w10, #0x2c
  40cd94:	and	w9, w11, #0x1
  40cd98:	b.eq	40c674 <__fxstatat@plt+0x9604>  // b.none
  40cd9c:	cbz	w10, 40c5d0 <__fxstatat@plt+0x9560>
  40cda0:	b	40c6c0 <__fxstatat@plt+0x9650>
  40cda4:	mov	w8, w9
  40cda8:	b	40c5d0 <__fxstatat@plt+0x9560>
  40cdac:	cmp	x20, #0x0
  40cdb0:	cset	w8, eq  // eq = none
  40cdb4:	cmp	w1, #0x2
  40cdb8:	cset	w9, eq  // eq = none
  40cdbc:	and	w8, w9, w8
  40cdc0:	and	w8, w16, w8
  40cdc4:	tbnz	w8, #0, 40ce38 <__fxstatat@plt+0x9dc8>
  40cdc8:	ldur	w9, [x29, #-64]
  40cdcc:	cmp	w1, #0x2
  40cdd0:	cset	w8, ne  // ne = any
  40cdd4:	orr	w8, w16, w8
  40cdd8:	tbnz	w8, #0, 40ce0c <__fxstatat@plt+0x9d9c>
  40cddc:	ldr	w8, [sp, #88]
  40cde0:	eor	w8, w8, #0x1
  40cde4:	tbnz	w8, #0, 40ce0c <__fxstatat@plt+0x9d9c>
  40cde8:	tbnz	w15, #0, 40ced8 <__fxstatat@plt+0x9e68>
  40cdec:	ldur	x8, [x29, #-80]
  40cdf0:	cbz	x8, 40ce0c <__fxstatat@plt+0x9d9c>
  40cdf4:	mov	w28, w27
  40cdf8:	ldur	x27, [x29, #-80]
  40cdfc:	mov	w1, #0x2                   	// #2
  40ce00:	mov	w8, w9
  40ce04:	mov	w19, w16
  40ce08:	cbz	x26, 40c324 <__fxstatat@plt+0x92b4>
  40ce0c:	ldur	x10, [x29, #-56]
  40ce10:	cmp	x10, #0x0
  40ce14:	cset	w8, eq  // eq = none
  40ce18:	orr	w8, w8, w16
  40ce1c:	tbnz	w8, #0, 40cec8 <__fxstatat@plt+0x9e58>
  40ce20:	ldrb	w9, [x10]
  40ce24:	cbz	w9, 40cec8 <__fxstatat@plt+0x9e58>
  40ce28:	add	x8, x10, #0x1
  40ce2c:	b	40ce94 <__fxstatat@plt+0x9e24>
  40ce30:	cmp	w10, #0x10
  40ce34:	b.ne	40cea4 <__fxstatat@plt+0x9e34>  // b.any
  40ce38:	ldur	w8, [x29, #-64]
  40ce3c:	mov	w9, #0x4                   	// #4
  40ce40:	mov	x0, x24
  40ce44:	mov	x2, x21
  40ce48:	tst	w8, #0x1
  40ce4c:	mov	w8, #0x2                   	// #2
  40ce50:	csel	w8, w9, w8, ne  // ne = any
  40ce54:	cmp	w1, #0x2
  40ce58:	csel	w4, w8, w1, eq  // eq = none
  40ce5c:	ldr	w8, [sp, #64]
  40ce60:	mov	x1, x26
  40ce64:	mov	x3, x23
  40ce68:	mov	x6, xzr
  40ce6c:	and	w5, w8, #0xfffffffd
  40ce70:	ldr	x8, [sp, #96]
  40ce74:	str	x8, [sp]
  40ce78:	ldr	x7, [sp, #80]
  40ce7c:	bl	40c2a4 <__fxstatat@plt+0x9234>
  40ce80:	mov	x20, x0
  40ce84:	b	40cea4 <__fxstatat@plt+0x9e34>
  40ce88:	ldrb	w9, [x8], #1
  40ce8c:	add	x20, x20, #0x1
  40ce90:	cbz	w9, 40cec8 <__fxstatat@plt+0x9e58>
  40ce94:	cmp	x20, x26
  40ce98:	b.cs	40ce88 <__fxstatat@plt+0x9e18>  // b.hs, b.nlast
  40ce9c:	strb	w9, [x24, x20]
  40cea0:	b	40ce88 <__fxstatat@plt+0x9e18>
  40cea4:	mov	x0, x20
  40cea8:	ldp	x20, x19, [sp, #272]
  40ceac:	ldp	x22, x21, [sp, #256]
  40ceb0:	ldp	x24, x23, [sp, #240]
  40ceb4:	ldp	x26, x25, [sp, #224]
  40ceb8:	ldp	x28, x27, [sp, #208]
  40cebc:	ldp	x29, x30, [sp, #192]
  40cec0:	add	sp, sp, #0x120
  40cec4:	ret
  40cec8:	cmp	x20, x26
  40cecc:	b.cs	40cea4 <__fxstatat@plt+0x9e34>  // b.hs, b.nlast
  40ced0:	strb	wzr, [x24, x20]
  40ced4:	b	40cea4 <__fxstatat@plt+0x9e34>
  40ced8:	ldr	x8, [sp, #96]
  40cedc:	ldur	x1, [x29, #-80]
  40cee0:	ldr	w5, [sp, #64]
  40cee4:	ldur	x6, [x29, #-48]
  40cee8:	mov	w4, #0x5                   	// #5
  40ceec:	mov	x0, x24
  40cef0:	mov	x2, x21
  40cef4:	mov	x3, x23
  40cef8:	b	40ce74 <__fxstatat@plt+0x9e04>
  40cefc:	bl	402c90 <abort@plt>
  40cf00:	stp	x29, x30, [sp, #-16]!
  40cf04:	mov	x3, x2
  40cf08:	mov	x2, xzr
  40cf0c:	mov	x29, sp
  40cf10:	bl	40cf1c <__fxstatat@plt+0x9eac>
  40cf14:	ldp	x29, x30, [sp], #16
  40cf18:	ret
  40cf1c:	sub	sp, sp, #0x70
  40cf20:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40cf24:	add	x8, x8, #0x970
  40cf28:	cmp	x3, #0x0
  40cf2c:	stp	x29, x30, [sp, #16]
  40cf30:	stp	x28, x27, [sp, #32]
  40cf34:	stp	x26, x25, [sp, #48]
  40cf38:	stp	x24, x23, [sp, #64]
  40cf3c:	stp	x22, x21, [sp, #80]
  40cf40:	stp	x20, x19, [sp, #96]
  40cf44:	add	x29, sp, #0x10
  40cf48:	mov	x19, x2
  40cf4c:	mov	x22, x1
  40cf50:	mov	x23, x0
  40cf54:	csel	x21, x8, x3, eq  // eq = none
  40cf58:	bl	402fd0 <__errno_location@plt>
  40cf5c:	ldp	w4, w8, [x21]
  40cf60:	cmp	x19, #0x0
  40cf64:	ldp	x7, x9, [x21, #40]
  40cf68:	ldr	w28, [x0]
  40cf6c:	cset	w10, eq  // eq = none
  40cf70:	orr	w25, w8, w10
  40cf74:	add	x26, x21, #0x8
  40cf78:	mov	x24, x0
  40cf7c:	mov	x0, xzr
  40cf80:	mov	x1, xzr
  40cf84:	mov	x2, x23
  40cf88:	mov	x3, x22
  40cf8c:	mov	w5, w25
  40cf90:	mov	x6, x26
  40cf94:	str	x9, [sp]
  40cf98:	bl	40c2a4 <__fxstatat@plt+0x9234>
  40cf9c:	add	x27, x0, #0x1
  40cfa0:	mov	x20, x0
  40cfa4:	mov	x0, x27
  40cfa8:	bl	40fbc0 <__fxstatat@plt+0xcb50>
  40cfac:	ldr	w4, [x21]
  40cfb0:	ldp	x7, x8, [x21, #40]
  40cfb4:	mov	x1, x27
  40cfb8:	mov	x2, x23
  40cfbc:	mov	x3, x22
  40cfc0:	mov	w5, w25
  40cfc4:	mov	x6, x26
  40cfc8:	mov	x21, x0
  40cfcc:	str	x8, [sp]
  40cfd0:	bl	40c2a4 <__fxstatat@plt+0x9234>
  40cfd4:	str	w28, [x24]
  40cfd8:	cbz	x19, 40cfe0 <__fxstatat@plt+0x9f70>
  40cfdc:	str	x20, [x19]
  40cfe0:	mov	x0, x21
  40cfe4:	ldp	x20, x19, [sp, #96]
  40cfe8:	ldp	x22, x21, [sp, #80]
  40cfec:	ldp	x24, x23, [sp, #64]
  40cff0:	ldp	x26, x25, [sp, #48]
  40cff4:	ldp	x28, x27, [sp, #32]
  40cff8:	ldp	x29, x30, [sp, #16]
  40cffc:	add	sp, sp, #0x70
  40d000:	ret
  40d004:	stp	x29, x30, [sp, #-64]!
  40d008:	stp	x20, x19, [sp, #48]
  40d00c:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  40d010:	stp	x22, x21, [sp, #32]
  40d014:	ldr	w8, [x20, #1080]
  40d018:	adrp	x21, 426000 <__fxstatat@plt+0x22f90>
  40d01c:	ldr	x19, [x21, #1072]
  40d020:	str	x23, [sp, #16]
  40d024:	cmp	w8, #0x2
  40d028:	mov	x29, sp
  40d02c:	b.lt	40d050 <__fxstatat@plt+0x9fe0>  // b.tstop
  40d030:	add	x22, x19, #0x18
  40d034:	mov	w23, #0x1                   	// #1
  40d038:	ldr	x0, [x22], #16
  40d03c:	bl	402db0 <free@plt>
  40d040:	ldrsw	x8, [x20, #1080]
  40d044:	add	x23, x23, #0x1
  40d048:	cmp	x23, x8
  40d04c:	b.lt	40d038 <__fxstatat@plt+0x9fc8>  // b.tstop
  40d050:	ldr	x0, [x19, #8]
  40d054:	adrp	x23, 426000 <__fxstatat@plt+0x22f90>
  40d058:	add	x23, x23, #0x9a8
  40d05c:	adrp	x22, 426000 <__fxstatat@plt+0x22f90>
  40d060:	cmp	x0, x23
  40d064:	add	x22, x22, #0x440
  40d068:	b.eq	40d078 <__fxstatat@plt+0xa008>  // b.none
  40d06c:	bl	402db0 <free@plt>
  40d070:	mov	w8, #0x100                 	// #256
  40d074:	stp	x8, x23, [x22]
  40d078:	cmp	x19, x22
  40d07c:	b.eq	40d08c <__fxstatat@plt+0xa01c>  // b.none
  40d080:	mov	x0, x19
  40d084:	bl	402db0 <free@plt>
  40d088:	str	x22, [x21, #1072]
  40d08c:	mov	w8, #0x1                   	// #1
  40d090:	str	w8, [x20, #1080]
  40d094:	ldp	x20, x19, [sp, #48]
  40d098:	ldp	x22, x21, [sp, #32]
  40d09c:	ldr	x23, [sp, #16]
  40d0a0:	ldp	x29, x30, [sp], #64
  40d0a4:	ret
  40d0a8:	stp	x29, x30, [sp, #-16]!
  40d0ac:	adrp	x3, 426000 <__fxstatat@plt+0x22f90>
  40d0b0:	add	x3, x3, #0x970
  40d0b4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d0b8:	mov	x29, sp
  40d0bc:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d0c0:	ldp	x29, x30, [sp], #16
  40d0c4:	ret
  40d0c8:	sub	sp, sp, #0x80
  40d0cc:	stp	x29, x30, [sp, #32]
  40d0d0:	add	x29, sp, #0x20
  40d0d4:	stp	x28, x27, [sp, #48]
  40d0d8:	stp	x26, x25, [sp, #64]
  40d0dc:	stp	x24, x23, [sp, #80]
  40d0e0:	stp	x22, x21, [sp, #96]
  40d0e4:	stp	x20, x19, [sp, #112]
  40d0e8:	mov	x22, x3
  40d0ec:	stur	x2, [x29, #-8]
  40d0f0:	mov	x21, x1
  40d0f4:	mov	w23, w0
  40d0f8:	bl	402fd0 <__errno_location@plt>
  40d0fc:	tbnz	w23, #31, 40d24c <__fxstatat@plt+0xa1dc>
  40d100:	adrp	x25, 426000 <__fxstatat@plt+0x22f90>
  40d104:	ldr	w8, [x25, #1080]
  40d108:	adrp	x28, 426000 <__fxstatat@plt+0x22f90>
  40d10c:	ldr	w20, [x0]
  40d110:	ldr	x27, [x28, #1072]
  40d114:	mov	x19, x0
  40d118:	cmp	w8, w23
  40d11c:	b.gt	40d188 <__fxstatat@plt+0xa118>
  40d120:	mov	w8, #0x7fffffff            	// #2147483647
  40d124:	cmp	w23, w8
  40d128:	stur	w20, [x29, #-12]
  40d12c:	b.eq	40d250 <__fxstatat@plt+0xa1e0>  // b.none
  40d130:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  40d134:	add	x20, x20, #0x440
  40d138:	add	w26, w23, #0x1
  40d13c:	cmp	x27, x20
  40d140:	csel	x0, xzr, x27, eq  // eq = none
  40d144:	sbfiz	x1, x26, #4, #32
  40d148:	bl	40fb10 <__fxstatat@plt+0xcaa0>
  40d14c:	mov	x24, x0
  40d150:	cmp	x27, x20
  40d154:	str	x0, [x28, #1072]
  40d158:	b.ne	40d164 <__fxstatat@plt+0xa0f4>  // b.any
  40d15c:	ldr	q0, [x20]
  40d160:	str	q0, [x24]
  40d164:	ldrsw	x8, [x25, #1080]
  40d168:	mov	w1, wzr
  40d16c:	add	x0, x24, x8, lsl #4
  40d170:	sub	w8, w26, w8
  40d174:	sbfiz	x2, x8, #4, #32
  40d178:	bl	402b60 <memset@plt>
  40d17c:	ldur	w20, [x29, #-12]
  40d180:	mov	x27, x24
  40d184:	str	w26, [x25, #1080]
  40d188:	add	x28, x27, w23, sxtw #4
  40d18c:	mov	x27, x28
  40d190:	ldr	x26, [x28]
  40d194:	ldr	x23, [x27, #8]!
  40d198:	ldp	w4, w8, [x22]
  40d19c:	ldp	x7, x9, [x22, #40]
  40d1a0:	ldur	x3, [x29, #-8]
  40d1a4:	add	x24, x22, #0x8
  40d1a8:	orr	w25, w8, #0x1
  40d1ac:	mov	x0, x23
  40d1b0:	mov	x1, x26
  40d1b4:	mov	x2, x21
  40d1b8:	mov	w5, w25
  40d1bc:	mov	x6, x24
  40d1c0:	str	x9, [sp]
  40d1c4:	bl	40c2a4 <__fxstatat@plt+0x9234>
  40d1c8:	cmp	x26, x0
  40d1cc:	b.hi	40d224 <__fxstatat@plt+0xa1b4>  // b.pmore
  40d1d0:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40d1d4:	add	x8, x8, #0x9a8
  40d1d8:	add	x26, x0, #0x1
  40d1dc:	cmp	x23, x8
  40d1e0:	str	x26, [x28]
  40d1e4:	b.eq	40d1f0 <__fxstatat@plt+0xa180>  // b.none
  40d1e8:	mov	x0, x23
  40d1ec:	bl	402db0 <free@plt>
  40d1f0:	mov	x0, x26
  40d1f4:	bl	40fbc0 <__fxstatat@plt+0xcb50>
  40d1f8:	str	x0, [x27]
  40d1fc:	ldr	w4, [x22]
  40d200:	ldp	x7, x8, [x22, #40]
  40d204:	ldur	x3, [x29, #-8]
  40d208:	mov	x1, x26
  40d20c:	mov	x2, x21
  40d210:	mov	w5, w25
  40d214:	mov	x6, x24
  40d218:	mov	x23, x0
  40d21c:	str	x8, [sp]
  40d220:	bl	40c2a4 <__fxstatat@plt+0x9234>
  40d224:	str	w20, [x19]
  40d228:	mov	x0, x23
  40d22c:	ldp	x20, x19, [sp, #112]
  40d230:	ldp	x22, x21, [sp, #96]
  40d234:	ldp	x24, x23, [sp, #80]
  40d238:	ldp	x26, x25, [sp, #64]
  40d23c:	ldp	x28, x27, [sp, #48]
  40d240:	ldp	x29, x30, [sp, #32]
  40d244:	add	sp, sp, #0x80
  40d248:	ret
  40d24c:	bl	402c90 <abort@plt>
  40d250:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40d254:	stp	x29, x30, [sp, #-16]!
  40d258:	adrp	x3, 426000 <__fxstatat@plt+0x22f90>
  40d25c:	add	x3, x3, #0x970
  40d260:	mov	x29, sp
  40d264:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d268:	ldp	x29, x30, [sp], #16
  40d26c:	ret
  40d270:	stp	x29, x30, [sp, #-16]!
  40d274:	mov	x1, x0
  40d278:	mov	w0, wzr
  40d27c:	mov	x29, sp
  40d280:	bl	40d0a8 <__fxstatat@plt+0xa038>
  40d284:	ldp	x29, x30, [sp], #16
  40d288:	ret
  40d28c:	stp	x29, x30, [sp, #-16]!
  40d290:	mov	x2, x1
  40d294:	mov	x1, x0
  40d298:	mov	w0, wzr
  40d29c:	mov	x29, sp
  40d2a0:	bl	40d254 <__fxstatat@plt+0xa1e4>
  40d2a4:	ldp	x29, x30, [sp], #16
  40d2a8:	ret
  40d2ac:	sub	sp, sp, #0x60
  40d2b0:	stp	x20, x19, [sp, #80]
  40d2b4:	mov	w20, w0
  40d2b8:	add	x8, sp, #0x8
  40d2bc:	mov	w0, w1
  40d2c0:	stp	x29, x30, [sp, #64]
  40d2c4:	add	x29, sp, #0x40
  40d2c8:	mov	x19, x2
  40d2cc:	bl	40d2f4 <__fxstatat@plt+0xa284>
  40d2d0:	add	x3, sp, #0x8
  40d2d4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d2d8:	mov	w0, w20
  40d2dc:	mov	x1, x19
  40d2e0:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d2e4:	ldp	x20, x19, [sp, #80]
  40d2e8:	ldp	x29, x30, [sp, #64]
  40d2ec:	add	sp, sp, #0x60
  40d2f0:	ret
  40d2f4:	stp	x29, x30, [sp, #-16]!
  40d2f8:	movi	v0.2d, #0x0
  40d2fc:	cmp	w0, #0xa
  40d300:	mov	x29, sp
  40d304:	str	xzr, [x8, #48]
  40d308:	stp	q0, q0, [x8, #16]
  40d30c:	str	q0, [x8]
  40d310:	b.eq	40d320 <__fxstatat@plt+0xa2b0>  // b.none
  40d314:	str	w0, [x8]
  40d318:	ldp	x29, x30, [sp], #16
  40d31c:	ret
  40d320:	bl	402c90 <abort@plt>
  40d324:	sub	sp, sp, #0x70
  40d328:	str	x21, [sp, #80]
  40d32c:	mov	w21, w0
  40d330:	add	x8, sp, #0x8
  40d334:	mov	w0, w1
  40d338:	stp	x29, x30, [sp, #64]
  40d33c:	stp	x20, x19, [sp, #96]
  40d340:	add	x29, sp, #0x40
  40d344:	mov	x19, x3
  40d348:	mov	x20, x2
  40d34c:	bl	40d2f4 <__fxstatat@plt+0xa284>
  40d350:	add	x3, sp, #0x8
  40d354:	mov	w0, w21
  40d358:	mov	x1, x20
  40d35c:	mov	x2, x19
  40d360:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d364:	ldp	x20, x19, [sp, #96]
  40d368:	ldr	x21, [sp, #80]
  40d36c:	ldp	x29, x30, [sp, #64]
  40d370:	add	sp, sp, #0x70
  40d374:	ret
  40d378:	stp	x29, x30, [sp, #-16]!
  40d37c:	mov	x2, x1
  40d380:	mov	w1, w0
  40d384:	mov	w0, wzr
  40d388:	mov	x29, sp
  40d38c:	bl	40d2ac <__fxstatat@plt+0xa23c>
  40d390:	ldp	x29, x30, [sp], #16
  40d394:	ret
  40d398:	stp	x29, x30, [sp, #-16]!
  40d39c:	mov	x3, x2
  40d3a0:	mov	x2, x1
  40d3a4:	mov	w1, w0
  40d3a8:	mov	w0, wzr
  40d3ac:	mov	x29, sp
  40d3b0:	bl	40d324 <__fxstatat@plt+0xa2b4>
  40d3b4:	ldp	x29, x30, [sp], #16
  40d3b8:	ret
  40d3bc:	sub	sp, sp, #0x60
  40d3c0:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  40d3c4:	add	x9, x9, #0x970
  40d3c8:	ldp	q0, q1, [x9]
  40d3cc:	ldr	q2, [x9, #32]
  40d3d0:	ldr	x9, [x9, #48]
  40d3d4:	mov	w8, w2
  40d3d8:	stp	x20, x19, [sp, #80]
  40d3dc:	mov	x19, x1
  40d3e0:	mov	x20, x0
  40d3e4:	mov	x0, sp
  40d3e8:	mov	w2, #0x1                   	// #1
  40d3ec:	mov	w1, w8
  40d3f0:	stp	x29, x30, [sp, #64]
  40d3f4:	add	x29, sp, #0x40
  40d3f8:	stp	q0, q1, [sp]
  40d3fc:	str	q2, [sp, #32]
  40d400:	str	x9, [sp, #48]
  40d404:	bl	40c188 <__fxstatat@plt+0x9118>
  40d408:	mov	x3, sp
  40d40c:	mov	w0, wzr
  40d410:	mov	x1, x20
  40d414:	mov	x2, x19
  40d418:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d41c:	ldp	x20, x19, [sp, #80]
  40d420:	ldp	x29, x30, [sp, #64]
  40d424:	add	sp, sp, #0x60
  40d428:	ret
  40d42c:	stp	x29, x30, [sp, #-16]!
  40d430:	mov	w2, w1
  40d434:	mov	x1, #0xffffffffffffffff    	// #-1
  40d438:	mov	x29, sp
  40d43c:	bl	40d3bc <__fxstatat@plt+0xa34c>
  40d440:	ldp	x29, x30, [sp], #16
  40d444:	ret
  40d448:	stp	x29, x30, [sp, #-16]!
  40d44c:	mov	w1, #0x3a                  	// #58
  40d450:	mov	x29, sp
  40d454:	bl	40d42c <__fxstatat@plt+0xa3bc>
  40d458:	ldp	x29, x30, [sp], #16
  40d45c:	ret
  40d460:	stp	x29, x30, [sp, #-16]!
  40d464:	mov	w2, #0x3a                  	// #58
  40d468:	mov	x29, sp
  40d46c:	bl	40d3bc <__fxstatat@plt+0xa34c>
  40d470:	ldp	x29, x30, [sp], #16
  40d474:	ret
  40d478:	sub	sp, sp, #0x60
  40d47c:	stp	x20, x19, [sp, #80]
  40d480:	mov	w20, w0
  40d484:	add	x8, sp, #0x8
  40d488:	mov	w0, w1
  40d48c:	stp	x29, x30, [sp, #64]
  40d490:	add	x29, sp, #0x40
  40d494:	mov	x19, x2
  40d498:	bl	40d2f4 <__fxstatat@plt+0xa284>
  40d49c:	add	x0, sp, #0x8
  40d4a0:	mov	w1, #0x3a                  	// #58
  40d4a4:	mov	w2, #0x1                   	// #1
  40d4a8:	bl	40c188 <__fxstatat@plt+0x9118>
  40d4ac:	add	x3, sp, #0x8
  40d4b0:	mov	x2, #0xffffffffffffffff    	// #-1
  40d4b4:	mov	w0, w20
  40d4b8:	mov	x1, x19
  40d4bc:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d4c0:	ldp	x20, x19, [sp, #80]
  40d4c4:	ldp	x29, x30, [sp, #64]
  40d4c8:	add	sp, sp, #0x60
  40d4cc:	ret
  40d4d0:	stp	x29, x30, [sp, #-16]!
  40d4d4:	mov	x4, #0xffffffffffffffff    	// #-1
  40d4d8:	mov	x29, sp
  40d4dc:	bl	40d4e8 <__fxstatat@plt+0xa478>
  40d4e0:	ldp	x29, x30, [sp], #16
  40d4e4:	ret
  40d4e8:	sub	sp, sp, #0x70
  40d4ec:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40d4f0:	add	x8, x8, #0x970
  40d4f4:	ldp	q0, q1, [x8]
  40d4f8:	ldr	q2, [x8, #32]
  40d4fc:	ldr	x8, [x8, #48]
  40d500:	str	x21, [sp, #80]
  40d504:	mov	w21, w0
  40d508:	mov	x0, sp
  40d50c:	stp	x29, x30, [sp, #64]
  40d510:	stp	x20, x19, [sp, #96]
  40d514:	add	x29, sp, #0x40
  40d518:	mov	x19, x4
  40d51c:	mov	x20, x3
  40d520:	stp	q0, q1, [sp]
  40d524:	str	q2, [sp, #32]
  40d528:	str	x8, [sp, #48]
  40d52c:	bl	40c1e0 <__fxstatat@plt+0x9170>
  40d530:	mov	x3, sp
  40d534:	mov	w0, w21
  40d538:	mov	x1, x20
  40d53c:	mov	x2, x19
  40d540:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d544:	ldp	x20, x19, [sp, #96]
  40d548:	ldr	x21, [sp, #80]
  40d54c:	ldp	x29, x30, [sp, #64]
  40d550:	add	sp, sp, #0x70
  40d554:	ret
  40d558:	stp	x29, x30, [sp, #-16]!
  40d55c:	mov	x3, x2
  40d560:	mov	x2, x1
  40d564:	mov	x1, x0
  40d568:	mov	w0, wzr
  40d56c:	mov	x29, sp
  40d570:	bl	40d4d0 <__fxstatat@plt+0xa460>
  40d574:	ldp	x29, x30, [sp], #16
  40d578:	ret
  40d57c:	stp	x29, x30, [sp, #-16]!
  40d580:	mov	x4, x3
  40d584:	mov	x3, x2
  40d588:	mov	x2, x1
  40d58c:	mov	x1, x0
  40d590:	mov	w0, wzr
  40d594:	mov	x29, sp
  40d598:	bl	40d4e8 <__fxstatat@plt+0xa478>
  40d59c:	ldp	x29, x30, [sp], #16
  40d5a0:	ret
  40d5a4:	stp	x29, x30, [sp, #-16]!
  40d5a8:	adrp	x3, 426000 <__fxstatat@plt+0x22f90>
  40d5ac:	add	x3, x3, #0x450
  40d5b0:	mov	x29, sp
  40d5b4:	bl	40d0c8 <__fxstatat@plt+0xa058>
  40d5b8:	ldp	x29, x30, [sp], #16
  40d5bc:	ret
  40d5c0:	stp	x29, x30, [sp, #-16]!
  40d5c4:	mov	x2, x1
  40d5c8:	mov	x1, x0
  40d5cc:	mov	w0, wzr
  40d5d0:	mov	x29, sp
  40d5d4:	bl	40d5a4 <__fxstatat@plt+0xa534>
  40d5d8:	ldp	x29, x30, [sp], #16
  40d5dc:	ret
  40d5e0:	stp	x29, x30, [sp, #-16]!
  40d5e4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d5e8:	mov	x29, sp
  40d5ec:	bl	40d5a4 <__fxstatat@plt+0xa534>
  40d5f0:	ldp	x29, x30, [sp], #16
  40d5f4:	ret
  40d5f8:	stp	x29, x30, [sp, #-16]!
  40d5fc:	mov	x1, x0
  40d600:	mov	w0, wzr
  40d604:	mov	x29, sp
  40d608:	bl	40d5e0 <__fxstatat@plt+0xa570>
  40d60c:	ldp	x29, x30, [sp], #16
  40d610:	ret
  40d614:	stp	x29, x30, [sp, #-48]!
  40d618:	stp	x20, x19, [sp, #32]
  40d61c:	mov	x20, x0
  40d620:	mov	w19, w1
  40d624:	mov	w2, #0x5                   	// #5
  40d628:	mov	x0, xzr
  40d62c:	mov	x1, x20
  40d630:	str	x21, [sp, #16]
  40d634:	mov	x29, sp
  40d638:	bl	402f30 <dcgettext@plt>
  40d63c:	cmp	x0, x20
  40d640:	b.ne	40d6cc <__fxstatat@plt+0xa65c>  // b.any
  40d644:	bl	410a14 <__fxstatat@plt+0xd9a4>
  40d648:	mov	w1, #0x55                  	// #85
  40d64c:	mov	w2, #0x54                  	// #84
  40d650:	mov	w3, #0x46                  	// #70
  40d654:	mov	w4, #0x2d                  	// #45
  40d658:	mov	w5, #0x38                  	// #56
  40d65c:	mov	w6, wzr
  40d660:	mov	w7, wzr
  40d664:	mov	x21, x0
  40d668:	bl	40d6f8 <__fxstatat@plt+0xa688>
  40d66c:	cbz	w0, 40d688 <__fxstatat@plt+0xa618>
  40d670:	ldrb	w8, [x20]
  40d674:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  40d678:	adrp	x10, 414000 <__fxstatat@plt+0x10f90>
  40d67c:	add	x9, x9, #0xa4c
  40d680:	add	x10, x10, #0xa48
  40d684:	b	40d6c4 <__fxstatat@plt+0xa654>
  40d688:	mov	w1, #0x47                  	// #71
  40d68c:	mov	w2, #0x42                  	// #66
  40d690:	mov	w3, #0x31                  	// #49
  40d694:	mov	w4, #0x38                  	// #56
  40d698:	mov	w5, #0x30                  	// #48
  40d69c:	mov	w6, #0x33                  	// #51
  40d6a0:	mov	w7, #0x30                  	// #48
  40d6a4:	mov	x0, x21
  40d6a8:	bl	40d6f8 <__fxstatat@plt+0xa688>
  40d6ac:	cbz	w0, 40d6dc <__fxstatat@plt+0xa66c>
  40d6b0:	ldrb	w8, [x20]
  40d6b4:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  40d6b8:	adrp	x10, 414000 <__fxstatat@plt+0x10f90>
  40d6bc:	add	x9, x9, #0xa54
  40d6c0:	add	x10, x10, #0xa50
  40d6c4:	cmp	w8, #0x60
  40d6c8:	csel	x0, x10, x9, eq  // eq = none
  40d6cc:	ldp	x20, x19, [sp, #32]
  40d6d0:	ldr	x21, [sp, #16]
  40d6d4:	ldp	x29, x30, [sp], #48
  40d6d8:	ret
  40d6dc:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40d6e0:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  40d6e4:	add	x8, x8, #0xa46
  40d6e8:	add	x9, x9, #0xad0
  40d6ec:	cmp	w19, #0x9
  40d6f0:	csel	x0, x9, x8, eq  // eq = none
  40d6f4:	b	40d6cc <__fxstatat@plt+0xa65c>
  40d6f8:	stp	x29, x30, [sp, #-80]!
  40d6fc:	stp	x26, x25, [sp, #16]
  40d700:	mov	x25, x0
  40d704:	and	w0, w1, #0xff
  40d708:	stp	x24, x23, [sp, #32]
  40d70c:	stp	x22, x21, [sp, #48]
  40d710:	stp	x20, x19, [sp, #64]
  40d714:	mov	x29, sp
  40d718:	mov	w19, w7
  40d71c:	mov	w20, w6
  40d720:	mov	w21, w5
  40d724:	mov	w22, w4
  40d728:	mov	w23, w3
  40d72c:	mov	w24, w2
  40d730:	mov	w26, w1
  40d734:	bl	4107e4 <__fxstatat@plt+0xd774>
  40d738:	ldrb	w8, [x25]
  40d73c:	tbz	w0, #0, 40d754 <__fxstatat@plt+0xa6e4>
  40d740:	and	w8, w8, #0xffffffdf
  40d744:	cmp	w8, w26, uxtb
  40d748:	b.eq	40d75c <__fxstatat@plt+0xa6ec>  // b.none
  40d74c:	mov	w0, wzr
  40d750:	b	40d78c <__fxstatat@plt+0xa71c>
  40d754:	cmp	w8, w26, uxtb
  40d758:	b.ne	40d74c <__fxstatat@plt+0xa6dc>  // b.any
  40d75c:	tst	w26, #0xff
  40d760:	b.eq	40d788 <__fxstatat@plt+0xa718>  // b.none
  40d764:	mov	x0, x25
  40d768:	mov	w1, w24
  40d76c:	mov	w2, w23
  40d770:	mov	w3, w22
  40d774:	mov	w4, w21
  40d778:	mov	w5, w20
  40d77c:	mov	w6, w19
  40d780:	bl	40d7a4 <__fxstatat@plt+0xa734>
  40d784:	b	40d78c <__fxstatat@plt+0xa71c>
  40d788:	mov	w0, #0x1                   	// #1
  40d78c:	ldp	x20, x19, [sp, #64]
  40d790:	ldp	x22, x21, [sp, #48]
  40d794:	ldp	x24, x23, [sp, #32]
  40d798:	ldp	x26, x25, [sp, #16]
  40d79c:	ldp	x29, x30, [sp], #80
  40d7a0:	ret
  40d7a4:	stp	x29, x30, [sp, #-80]!
  40d7a8:	stp	x24, x23, [sp, #32]
  40d7ac:	mov	x24, x0
  40d7b0:	and	w0, w1, #0xff
  40d7b4:	str	x25, [sp, #16]
  40d7b8:	stp	x22, x21, [sp, #48]
  40d7bc:	stp	x20, x19, [sp, #64]
  40d7c0:	mov	x29, sp
  40d7c4:	mov	w19, w6
  40d7c8:	mov	w20, w5
  40d7cc:	mov	w21, w4
  40d7d0:	mov	w22, w3
  40d7d4:	mov	w23, w2
  40d7d8:	mov	w25, w1
  40d7dc:	bl	4107e4 <__fxstatat@plt+0xd774>
  40d7e0:	ldrb	w8, [x24, #1]
  40d7e4:	tbz	w0, #0, 40d7fc <__fxstatat@plt+0xa78c>
  40d7e8:	and	w8, w8, #0xffffffdf
  40d7ec:	cmp	w8, w25, uxtb
  40d7f0:	b.eq	40d804 <__fxstatat@plt+0xa794>  // b.none
  40d7f4:	mov	w0, wzr
  40d7f8:	b	40d830 <__fxstatat@plt+0xa7c0>
  40d7fc:	cmp	w8, w25, uxtb
  40d800:	b.ne	40d7f4 <__fxstatat@plt+0xa784>  // b.any
  40d804:	tst	w25, #0xff
  40d808:	b.eq	40d82c <__fxstatat@plt+0xa7bc>  // b.none
  40d80c:	mov	x0, x24
  40d810:	mov	w1, w23
  40d814:	mov	w2, w22
  40d818:	mov	w3, w21
  40d81c:	mov	w4, w20
  40d820:	mov	w5, w19
  40d824:	bl	40d848 <__fxstatat@plt+0xa7d8>
  40d828:	b	40d830 <__fxstatat@plt+0xa7c0>
  40d82c:	mov	w0, #0x1                   	// #1
  40d830:	ldp	x20, x19, [sp, #64]
  40d834:	ldp	x22, x21, [sp, #48]
  40d838:	ldp	x24, x23, [sp, #32]
  40d83c:	ldr	x25, [sp, #16]
  40d840:	ldp	x29, x30, [sp], #80
  40d844:	ret
  40d848:	stp	x29, x30, [sp, #-64]!
  40d84c:	stp	x24, x23, [sp, #16]
  40d850:	mov	x23, x0
  40d854:	and	w0, w1, #0xff
  40d858:	stp	x22, x21, [sp, #32]
  40d85c:	stp	x20, x19, [sp, #48]
  40d860:	mov	x29, sp
  40d864:	mov	w19, w5
  40d868:	mov	w20, w4
  40d86c:	mov	w21, w3
  40d870:	mov	w22, w2
  40d874:	mov	w24, w1
  40d878:	bl	4107e4 <__fxstatat@plt+0xd774>
  40d87c:	ldrb	w8, [x23, #2]
  40d880:	tbz	w0, #0, 40d898 <__fxstatat@plt+0xa828>
  40d884:	and	w8, w8, #0xffffffdf
  40d888:	cmp	w8, w24, uxtb
  40d88c:	b.eq	40d8a0 <__fxstatat@plt+0xa830>  // b.none
  40d890:	mov	w0, wzr
  40d894:	b	40d8c8 <__fxstatat@plt+0xa858>
  40d898:	cmp	w8, w24, uxtb
  40d89c:	b.ne	40d890 <__fxstatat@plt+0xa820>  // b.any
  40d8a0:	tst	w24, #0xff
  40d8a4:	b.eq	40d8c4 <__fxstatat@plt+0xa854>  // b.none
  40d8a8:	mov	x0, x23
  40d8ac:	mov	w1, w22
  40d8b0:	mov	w2, w21
  40d8b4:	mov	w3, w20
  40d8b8:	mov	w4, w19
  40d8bc:	bl	40d8dc <__fxstatat@plt+0xa86c>
  40d8c0:	b	40d8c8 <__fxstatat@plt+0xa858>
  40d8c4:	mov	w0, #0x1                   	// #1
  40d8c8:	ldp	x20, x19, [sp, #48]
  40d8cc:	ldp	x22, x21, [sp, #32]
  40d8d0:	ldp	x24, x23, [sp, #16]
  40d8d4:	ldp	x29, x30, [sp], #64
  40d8d8:	ret
  40d8dc:	stp	x29, x30, [sp, #-64]!
  40d8e0:	stp	x22, x21, [sp, #32]
  40d8e4:	mov	x22, x0
  40d8e8:	and	w0, w1, #0xff
  40d8ec:	str	x23, [sp, #16]
  40d8f0:	stp	x20, x19, [sp, #48]
  40d8f4:	mov	x29, sp
  40d8f8:	mov	w19, w4
  40d8fc:	mov	w20, w3
  40d900:	mov	w21, w2
  40d904:	mov	w23, w1
  40d908:	bl	4107e4 <__fxstatat@plt+0xd774>
  40d90c:	ldrb	w8, [x22, #3]
  40d910:	tbz	w0, #0, 40d928 <__fxstatat@plt+0xa8b8>
  40d914:	and	w8, w8, #0xffffffdf
  40d918:	cmp	w8, w23, uxtb
  40d91c:	b.eq	40d930 <__fxstatat@plt+0xa8c0>  // b.none
  40d920:	mov	w0, wzr
  40d924:	b	40d954 <__fxstatat@plt+0xa8e4>
  40d928:	cmp	w8, w23, uxtb
  40d92c:	b.ne	40d920 <__fxstatat@plt+0xa8b0>  // b.any
  40d930:	tst	w23, #0xff
  40d934:	b.eq	40d950 <__fxstatat@plt+0xa8e0>  // b.none
  40d938:	mov	x0, x22
  40d93c:	mov	w1, w21
  40d940:	mov	w2, w20
  40d944:	mov	w3, w19
  40d948:	bl	40d968 <__fxstatat@plt+0xa8f8>
  40d94c:	b	40d954 <__fxstatat@plt+0xa8e4>
  40d950:	mov	w0, #0x1                   	// #1
  40d954:	ldp	x20, x19, [sp, #48]
  40d958:	ldp	x22, x21, [sp, #32]
  40d95c:	ldr	x23, [sp, #16]
  40d960:	ldp	x29, x30, [sp], #64
  40d964:	ret
  40d968:	stp	x29, x30, [sp, #-48]!
  40d96c:	stp	x22, x21, [sp, #16]
  40d970:	mov	x21, x0
  40d974:	and	w0, w1, #0xff
  40d978:	stp	x20, x19, [sp, #32]
  40d97c:	mov	x29, sp
  40d980:	mov	w19, w3
  40d984:	mov	w20, w2
  40d988:	mov	w22, w1
  40d98c:	bl	4107e4 <__fxstatat@plt+0xd774>
  40d990:	ldrb	w8, [x21, #4]
  40d994:	tbz	w0, #0, 40d9ac <__fxstatat@plt+0xa93c>
  40d998:	and	w8, w8, #0xffffffdf
  40d99c:	cmp	w8, w22, uxtb
  40d9a0:	b.eq	40d9b4 <__fxstatat@plt+0xa944>  // b.none
  40d9a4:	mov	w0, wzr
  40d9a8:	b	40d9d4 <__fxstatat@plt+0xa964>
  40d9ac:	cmp	w8, w22, uxtb
  40d9b0:	b.ne	40d9a4 <__fxstatat@plt+0xa934>  // b.any
  40d9b4:	tst	w22, #0xff
  40d9b8:	b.eq	40d9d0 <__fxstatat@plt+0xa960>  // b.none
  40d9bc:	mov	x0, x21
  40d9c0:	mov	w1, w20
  40d9c4:	mov	w2, w19
  40d9c8:	bl	40d9e4 <__fxstatat@plt+0xa974>
  40d9cc:	b	40d9d4 <__fxstatat@plt+0xa964>
  40d9d0:	mov	w0, #0x1                   	// #1
  40d9d4:	ldp	x20, x19, [sp, #32]
  40d9d8:	ldp	x22, x21, [sp, #16]
  40d9dc:	ldp	x29, x30, [sp], #48
  40d9e0:	ret
  40d9e4:	stp	x29, x30, [sp, #-48]!
  40d9e8:	stp	x20, x19, [sp, #32]
  40d9ec:	mov	x20, x0
  40d9f0:	and	w0, w1, #0xff
  40d9f4:	str	x21, [sp, #16]
  40d9f8:	mov	x29, sp
  40d9fc:	mov	w19, w2
  40da00:	mov	w21, w1
  40da04:	bl	4107e4 <__fxstatat@plt+0xd774>
  40da08:	ldrb	w8, [x20, #5]
  40da0c:	tbz	w0, #0, 40da24 <__fxstatat@plt+0xa9b4>
  40da10:	and	w8, w8, #0xffffffdf
  40da14:	cmp	w8, w21, uxtb
  40da18:	b.eq	40da2c <__fxstatat@plt+0xa9bc>  // b.none
  40da1c:	mov	w0, wzr
  40da20:	b	40da48 <__fxstatat@plt+0xa9d8>
  40da24:	cmp	w8, w21, uxtb
  40da28:	b.ne	40da1c <__fxstatat@plt+0xa9ac>  // b.any
  40da2c:	tst	w21, #0xff
  40da30:	b.eq	40da44 <__fxstatat@plt+0xa9d4>  // b.none
  40da34:	mov	x0, x20
  40da38:	mov	w1, w19
  40da3c:	bl	40da58 <__fxstatat@plt+0xa9e8>
  40da40:	b	40da48 <__fxstatat@plt+0xa9d8>
  40da44:	mov	w0, #0x1                   	// #1
  40da48:	ldp	x20, x19, [sp, #32]
  40da4c:	ldr	x21, [sp, #16]
  40da50:	ldp	x29, x30, [sp], #48
  40da54:	ret
  40da58:	stp	x29, x30, [sp, #-32]!
  40da5c:	stp	x20, x19, [sp, #16]
  40da60:	mov	x19, x0
  40da64:	and	w0, w1, #0xff
  40da68:	mov	x29, sp
  40da6c:	mov	w20, w1
  40da70:	bl	4107e4 <__fxstatat@plt+0xd774>
  40da74:	ldrb	w8, [x19, #6]
  40da78:	tbz	w0, #0, 40da90 <__fxstatat@plt+0xaa20>
  40da7c:	and	w8, w8, #0xffffffdf
  40da80:	cmp	w8, w20, uxtb
  40da84:	b.eq	40da98 <__fxstatat@plt+0xaa28>  // b.none
  40da88:	mov	w0, wzr
  40da8c:	b	40dab0 <__fxstatat@plt+0xaa40>
  40da90:	cmp	w8, w20, uxtb
  40da94:	b.ne	40da88 <__fxstatat@plt+0xaa18>  // b.any
  40da98:	tst	w20, #0xff
  40da9c:	b.eq	40daac <__fxstatat@plt+0xaa3c>  // b.none
  40daa0:	mov	x0, x19
  40daa4:	bl	40dabc <__fxstatat@plt+0xaa4c>
  40daa8:	b	40dab0 <__fxstatat@plt+0xaa40>
  40daac:	mov	w0, #0x1                   	// #1
  40dab0:	ldp	x20, x19, [sp, #16]
  40dab4:	ldp	x29, x30, [sp], #32
  40dab8:	ret
  40dabc:	stp	x29, x30, [sp, #-32]!
  40dac0:	str	x19, [sp, #16]
  40dac4:	mov	x19, x0
  40dac8:	mov	w0, wzr
  40dacc:	mov	x29, sp
  40dad0:	bl	4107e4 <__fxstatat@plt+0xd774>
  40dad4:	ldrb	w8, [x19, #7]
  40dad8:	tbz	w0, #0, 40daec <__fxstatat@plt+0xaa7c>
  40dadc:	tst	w8, #0xffffffdf
  40dae0:	b.eq	40daf0 <__fxstatat@plt+0xaa80>  // b.none
  40dae4:	mov	w0, wzr
  40dae8:	b	40daf4 <__fxstatat@plt+0xaa84>
  40daec:	cbnz	w8, 40dae4 <__fxstatat@plt+0xaa74>
  40daf0:	mov	w0, #0x1                   	// #1
  40daf4:	ldr	x19, [sp, #16]
  40daf8:	ldp	x29, x30, [sp], #32
  40dafc:	ret
  40db00:	sub	sp, sp, #0x150
  40db04:	stp	x29, x30, [sp, #256]
  40db08:	stp	x28, x25, [sp, #272]
  40db0c:	stp	x24, x23, [sp, #288]
  40db10:	stp	x22, x21, [sp, #304]
  40db14:	stp	x20, x19, [sp, #320]
  40db18:	add	x29, sp, #0x100
  40db1c:	mov	w25, w4
  40db20:	mov	x19, x3
  40db24:	mov	w20, w2
  40db28:	mov	x21, x1
  40db2c:	mov	w22, w0
  40db30:	bl	402dc0 <renameat2@plt>
  40db34:	mov	w24, w0
  40db38:	bl	402fd0 <__errno_location@plt>
  40db3c:	tbz	w24, #31, 40dc88 <__fxstatat@plt+0xac18>
  40db40:	ldr	w8, [x0]
  40db44:	mov	x23, x0
  40db48:	cmp	w8, #0x16
  40db4c:	b.eq	40db60 <__fxstatat@plt+0xaaf0>  // b.none
  40db50:	cmp	w8, #0x5f
  40db54:	b.eq	40db60 <__fxstatat@plt+0xaaf0>  // b.none
  40db58:	cmp	w8, #0x26
  40db5c:	b.ne	40dc88 <__fxstatat@plt+0xac18>  // b.any
  40db60:	cbz	w25, 40dbb0 <__fxstatat@plt+0xab40>
  40db64:	cmp	w25, #0x1
  40db68:	b.ne	40db9c <__fxstatat@plt+0xab2c>  // b.any
  40db6c:	mov	x2, sp
  40db70:	mov	w0, w20
  40db74:	mov	x1, x19
  40db78:	bl	40e4a8 <__fxstatat@plt+0xb438>
  40db7c:	cbz	w0, 40db94 <__fxstatat@plt+0xab24>
  40db80:	ldr	w8, [x23]
  40db84:	cmp	w8, #0x2
  40db88:	b.eq	40dbac <__fxstatat@plt+0xab3c>  // b.none
  40db8c:	cmp	w8, #0x4b
  40db90:	b.ne	40dba4 <__fxstatat@plt+0xab34>  // b.any
  40db94:	mov	w0, #0x11                  	// #17
  40db98:	b	40dba0 <__fxstatat@plt+0xab30>
  40db9c:	mov	w0, #0x5f                  	// #95
  40dba0:	bl	40dcb8 <__fxstatat@plt+0xac48>
  40dba4:	mov	w24, #0xffffffff            	// #-1
  40dba8:	b	40dc88 <__fxstatat@plt+0xac18>
  40dbac:	mov	w25, #0x1                   	// #1
  40dbb0:	mov	x0, x21
  40dbb4:	bl	4028b0 <strlen@plt>
  40dbb8:	mov	x24, x0
  40dbbc:	mov	x0, x19
  40dbc0:	bl	4028b0 <strlen@plt>
  40dbc4:	cbz	x24, 40dc70 <__fxstatat@plt+0xac00>
  40dbc8:	cbz	x0, 40dc70 <__fxstatat@plt+0xac00>
  40dbcc:	add	x8, x24, x21
  40dbd0:	ldurb	w8, [x8, #-1]
  40dbd4:	cmp	w8, #0x2f
  40dbd8:	b.eq	40dbec <__fxstatat@plt+0xab7c>  // b.none
  40dbdc:	add	x8, x0, x19
  40dbe0:	ldurb	w8, [x8, #-1]
  40dbe4:	cmp	w8, #0x2f
  40dbe8:	b.ne	40dc70 <__fxstatat@plt+0xac00>  // b.any
  40dbec:	add	x2, sp, #0x80
  40dbf0:	mov	w0, w22
  40dbf4:	mov	x1, x21
  40dbf8:	bl	40e4a8 <__fxstatat@plt+0xb438>
  40dbfc:	cbnz	w0, 40dba4 <__fxstatat@plt+0xab34>
  40dc00:	cbz	w25, 40dc1c <__fxstatat@plt+0xabac>
  40dc04:	ldr	w8, [sp, #144]
  40dc08:	and	w8, w8, #0xf000
  40dc0c:	cmp	w8, #0x4, lsl #12
  40dc10:	b.eq	40dc70 <__fxstatat@plt+0xac00>  // b.none
  40dc14:	mov	w0, #0x2                   	// #2
  40dc18:	b	40dba0 <__fxstatat@plt+0xab30>
  40dc1c:	mov	x2, sp
  40dc20:	mov	w0, w20
  40dc24:	mov	x1, x19
  40dc28:	bl	40e4a8 <__fxstatat@plt+0xb438>
  40dc2c:	cbz	w0, 40dc50 <__fxstatat@plt+0xabe0>
  40dc30:	ldr	w8, [x23]
  40dc34:	cmp	w8, #0x2
  40dc38:	b.ne	40dba4 <__fxstatat@plt+0xab34>  // b.any
  40dc3c:	ldr	w8, [sp, #144]
  40dc40:	and	w8, w8, #0xf000
  40dc44:	cmp	w8, #0x4, lsl #12
  40dc48:	b.ne	40dba4 <__fxstatat@plt+0xab34>  // b.any
  40dc4c:	b	40dc70 <__fxstatat@plt+0xac00>
  40dc50:	ldr	w8, [sp, #16]
  40dc54:	and	w8, w8, #0xf000
  40dc58:	cmp	w8, #0x4, lsl #12
  40dc5c:	b.ne	40dca8 <__fxstatat@plt+0xac38>  // b.any
  40dc60:	ldr	w8, [sp, #144]
  40dc64:	and	w8, w8, #0xf000
  40dc68:	cmp	w8, #0x4, lsl #12
  40dc6c:	b.ne	40dcb0 <__fxstatat@plt+0xac40>  // b.any
  40dc70:	mov	w0, w22
  40dc74:	mov	x1, x21
  40dc78:	mov	w2, w20
  40dc7c:	mov	x3, x19
  40dc80:	bl	402e00 <renameat@plt>
  40dc84:	mov	w24, w0
  40dc88:	mov	w0, w24
  40dc8c:	ldp	x20, x19, [sp, #320]
  40dc90:	ldp	x22, x21, [sp, #304]
  40dc94:	ldp	x24, x23, [sp, #288]
  40dc98:	ldp	x28, x25, [sp, #272]
  40dc9c:	ldp	x29, x30, [sp, #256]
  40dca0:	add	sp, sp, #0x150
  40dca4:	ret
  40dca8:	mov	w0, #0x14                  	// #20
  40dcac:	b	40dba0 <__fxstatat@plt+0xab30>
  40dcb0:	mov	w0, #0x15                  	// #21
  40dcb4:	b	40dba0 <__fxstatat@plt+0xab30>
  40dcb8:	stp	x29, x30, [sp, #-32]!
  40dcbc:	str	x19, [sp, #16]
  40dcc0:	mov	x29, sp
  40dcc4:	mov	w19, w0
  40dcc8:	bl	402fd0 <__errno_location@plt>
  40dccc:	str	w19, [x0]
  40dcd0:	ldr	x19, [sp, #16]
  40dcd4:	ldp	x29, x30, [sp], #32
  40dcd8:	ret
  40dcdc:	stp	x29, x30, [sp, #-64]!
  40dce0:	stp	x24, x23, [sp, #16]
  40dce4:	stp	x22, x21, [sp, #32]
  40dce8:	stp	x20, x19, [sp, #48]
  40dcec:	mov	x19, x2
  40dcf0:	mov	x20, x1
  40dcf4:	mov	w21, w0
  40dcf8:	mov	w24, #0x7ff00000            	// #2146435072
  40dcfc:	mov	x29, sp
  40dd00:	b	40dd10 <__fxstatat@plt+0xaca0>
  40dd04:	mov	w8, #0x1                   	// #1
  40dd08:	mov	x22, x23
  40dd0c:	cbnz	w8, 40dd68 <__fxstatat@plt+0xacf8>
  40dd10:	mov	w0, w21
  40dd14:	mov	x1, x20
  40dd18:	mov	x2, x19
  40dd1c:	bl	402c80 <write@plt>
  40dd20:	mov	x23, x0
  40dd24:	tbz	x0, #63, 40dd04 <__fxstatat@plt+0xac94>
  40dd28:	bl	402fd0 <__errno_location@plt>
  40dd2c:	ldr	w8, [x0]
  40dd30:	cmp	w8, #0x4
  40dd34:	b.ne	40dd40 <__fxstatat@plt+0xacd0>  // b.any
  40dd38:	mov	w8, wzr
  40dd3c:	b	40dd0c <__fxstatat@plt+0xac9c>
  40dd40:	cmp	w8, #0x16
  40dd44:	cset	w8, eq  // eq = none
  40dd48:	cmp	x19, x24
  40dd4c:	cset	w9, hi  // hi = pmore
  40dd50:	and	w10, w9, w8
  40dd54:	tst	w9, w8
  40dd58:	csel	x19, x24, x19, ne  // ne = any
  40dd5c:	csel	x22, x22, x23, ne  // ne = any
  40dd60:	eor	w8, w10, #0x1
  40dd64:	b	40dd0c <__fxstatat@plt+0xac9c>
  40dd68:	mov	x0, x22
  40dd6c:	ldp	x20, x19, [sp, #48]
  40dd70:	ldp	x22, x21, [sp, #32]
  40dd74:	ldp	x24, x23, [sp, #16]
  40dd78:	ldp	x29, x30, [sp], #64
  40dd7c:	ret
  40dd80:	stp	x29, x30, [sp, #-16]!
  40dd84:	mov	x3, x1
  40dd88:	mov	x1, x0
  40dd8c:	mov	w0, #0xffffff9c            	// #-100
  40dd90:	mov	w2, #0xffffff9c            	// #-100
  40dd94:	mov	x29, sp
  40dd98:	bl	40dda8 <__fxstatat@plt+0xad38>
  40dd9c:	and	w0, w0, #0x1
  40dda0:	ldp	x29, x30, [sp], #16
  40dda4:	ret
  40dda8:	sub	sp, sp, #0x150
  40ddac:	stp	x22, x21, [sp, #304]
  40ddb0:	mov	w21, w0
  40ddb4:	mov	x0, x1
  40ddb8:	stp	x29, x30, [sp, #256]
  40ddbc:	stp	x28, x25, [sp, #272]
  40ddc0:	stp	x24, x23, [sp, #288]
  40ddc4:	stp	x20, x19, [sp, #320]
  40ddc8:	add	x29, sp, #0x100
  40ddcc:	mov	x20, x3
  40ddd0:	mov	w19, w2
  40ddd4:	mov	x22, x1
  40ddd8:	bl	40aa0c <__fxstatat@plt+0x799c>
  40dddc:	mov	x23, x0
  40dde0:	mov	x0, x20
  40dde4:	bl	40aa0c <__fxstatat@plt+0x799c>
  40dde8:	mov	x24, x0
  40ddec:	mov	x0, x23
  40ddf0:	bl	40aa58 <__fxstatat@plt+0x79e8>
  40ddf4:	mov	x25, x0
  40ddf8:	mov	x0, x24
  40ddfc:	bl	40aa58 <__fxstatat@plt+0x79e8>
  40de00:	cmp	x25, x0
  40de04:	b.ne	40de1c <__fxstatat@plt+0xadac>  // b.any
  40de08:	mov	x2, x0
  40de0c:	mov	x0, x23
  40de10:	mov	x1, x24
  40de14:	bl	402bc0 <bcmp@plt>
  40de18:	cbz	w0, 40de40 <__fxstatat@plt+0xadd0>
  40de1c:	mov	w19, wzr
  40de20:	mov	w0, w19
  40de24:	ldp	x20, x19, [sp, #320]
  40de28:	ldp	x22, x21, [sp, #304]
  40de2c:	ldp	x24, x23, [sp, #288]
  40de30:	ldp	x28, x25, [sp, #272]
  40de34:	ldp	x29, x30, [sp, #256]
  40de38:	add	sp, sp, #0x150
  40de3c:	ret
  40de40:	mov	x0, x22
  40de44:	bl	40a92c <__fxstatat@plt+0x78bc>
  40de48:	mov	x22, x0
  40de4c:	add	x2, sp, #0x80
  40de50:	mov	w3, #0x100                 	// #256
  40de54:	mov	w0, w21
  40de58:	mov	x1, x22
  40de5c:	bl	411d70 <__fxstatat@plt+0xed00>
  40de60:	cbz	w0, 40de80 <__fxstatat@plt+0xae10>
  40de64:	bl	402fd0 <__errno_location@plt>
  40de68:	ldr	w1, [x0]
  40de6c:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40de70:	add	x2, x2, #0x134
  40de74:	mov	w0, #0x1                   	// #1
  40de78:	mov	x3, x22
  40de7c:	bl	4028e0 <error@plt>
  40de80:	mov	x0, x22
  40de84:	bl	402db0 <free@plt>
  40de88:	mov	x0, x20
  40de8c:	bl	40a92c <__fxstatat@plt+0x78bc>
  40de90:	mov	x20, x0
  40de94:	mov	x2, sp
  40de98:	mov	w3, #0x100                 	// #256
  40de9c:	mov	w0, w19
  40dea0:	mov	x1, x20
  40dea4:	bl	411d70 <__fxstatat@plt+0xed00>
  40dea8:	cbz	w0, 40dec8 <__fxstatat@plt+0xae58>
  40deac:	bl	402fd0 <__errno_location@plt>
  40deb0:	ldr	w1, [x0]
  40deb4:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40deb8:	add	x2, x2, #0x134
  40debc:	mov	w0, #0x1                   	// #1
  40dec0:	mov	x3, x20
  40dec4:	bl	4028e0 <error@plt>
  40dec8:	ldp	x11, x8, [sp]
  40decc:	ldp	x10, x9, [sp, #128]
  40ded0:	mov	x0, x20
  40ded4:	cmp	x9, x8
  40ded8:	cset	w8, eq  // eq = none
  40dedc:	cmp	x10, x11
  40dee0:	cset	w9, eq  // eq = none
  40dee4:	and	w19, w8, w9
  40dee8:	bl	402db0 <free@plt>
  40deec:	b	40de20 <__fxstatat@plt+0xadb0>
  40def0:	sub	sp, sp, #0x90
  40def4:	stp	x29, x30, [sp, #48]
  40def8:	stp	x28, x27, [sp, #64]
  40defc:	stp	x26, x25, [sp, #80]
  40df00:	stp	x24, x23, [sp, #96]
  40df04:	stp	x22, x21, [sp, #112]
  40df08:	stp	x20, x19, [sp, #128]
  40df0c:	add	x29, sp, #0x30
  40df10:	cbz	x0, 40e090 <__fxstatat@plt+0xb020>
  40df14:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40df18:	add	x8, x8, #0xa58
  40df1c:	ldr	x8, [x8, w1, uxtw #3]
  40df20:	mov	x24, x0
  40df24:	mov	w22, w1
  40df28:	str	x8, [sp, #8]
  40df2c:	bl	402fd0 <__errno_location@plt>
  40df30:	mov	x23, x0
  40df34:	mov	x28, xzr
  40df38:	mov	x21, xzr
  40df3c:	mov	x19, xzr
  40df40:	sub	x22, x22, #0x1
  40df44:	str	xzr, [sp, #16]
  40df48:	stur	xzr, [x29, #-16]
  40df4c:	str	xzr, [sp, #24]
  40df50:	b	40df5c <__fxstatat@plt+0xaeec>
  40df54:	mov	w8, wzr
  40df58:	tbz	w8, #0, 40e06c <__fxstatat@plt+0xaffc>
  40df5c:	mov	x0, x24
  40df60:	str	wzr, [x23]
  40df64:	bl	402bd0 <readdir@plt>
  40df68:	cbz	x0, 40df54 <__fxstatat@plt+0xaee4>
  40df6c:	mov	x26, x0
  40df70:	ldrb	w8, [x26, #19]!
  40df74:	mov	x27, x0
  40df78:	cmp	w8, #0x2e
  40df7c:	b.ne	40df94 <__fxstatat@plt+0xaf24>  // b.any
  40df80:	ldrb	w8, [x27, #20]
  40df84:	cmp	w8, #0x2e
  40df88:	mov	w8, #0x1                   	// #1
  40df8c:	cinc	x8, x8, eq  // eq = none
  40df90:	b	40df98 <__fxstatat@plt+0xaf28>
  40df94:	mov	x8, xzr
  40df98:	add	x8, x27, x8
  40df9c:	ldrb	w8, [x8, #19]
  40dfa0:	cbz	w8, 40e064 <__fxstatat@plt+0xaff4>
  40dfa4:	mov	x0, x26
  40dfa8:	bl	4028b0 <strlen@plt>
  40dfac:	cmp	x22, #0x1
  40dfb0:	add	x25, x0, #0x1
  40dfb4:	b.hi	40dfec <__fxstatat@plt+0xaf7c>  // b.pmore
  40dfb8:	ldr	x8, [sp, #16]
  40dfbc:	mov	x20, x22
  40dfc0:	cmp	x8, x21
  40dfc4:	b.ne	40e038 <__fxstatat@plt+0xafc8>  // b.any
  40dfc8:	ldur	x0, [x29, #-16]
  40dfcc:	sub	x1, x29, #0x8
  40dfd0:	mov	w2, #0x10                  	// #16
  40dfd4:	stur	x8, [x29, #-8]
  40dfd8:	bl	40fb54 <__fxstatat@plt+0xcae4>
  40dfdc:	ldur	x8, [x29, #-8]
  40dfe0:	mov	x22, x0
  40dfe4:	str	x8, [sp, #16]
  40dfe8:	b	40e03c <__fxstatat@plt+0xafcc>
  40dfec:	ldr	x8, [sp, #24]
  40dff0:	sub	x8, x8, x28
  40dff4:	cmp	x8, x25
  40dff8:	b.hi	40e024 <__fxstatat@plt+0xafb4>  // b.pmore
  40dffc:	adds	x8, x25, x28
  40e000:	stur	x8, [x29, #-8]
  40e004:	b.cs	40e154 <__fxstatat@plt+0xb0e4>  // b.hs, b.nlast
  40e008:	sub	x1, x29, #0x8
  40e00c:	mov	w2, #0x1                   	// #1
  40e010:	mov	x0, x19
  40e014:	bl	40fb54 <__fxstatat@plt+0xcae4>
  40e018:	ldur	x8, [x29, #-8]
  40e01c:	mov	x19, x0
  40e020:	str	x8, [sp, #24]
  40e024:	add	x0, x19, x28
  40e028:	mov	x1, x26
  40e02c:	mov	x2, x25
  40e030:	bl	402890 <memcpy@plt>
  40e034:	b	40e060 <__fxstatat@plt+0xaff0>
  40e038:	ldur	x22, [x29, #-16]
  40e03c:	mov	x0, x26
  40e040:	bl	40fc90 <__fxstatat@plt+0xcc20>
  40e044:	add	x8, x22, x21, lsl #4
  40e048:	str	x0, [x8]
  40e04c:	ldr	x9, [x27]
  40e050:	stur	x22, [x29, #-16]
  40e054:	add	x21, x21, #0x1
  40e058:	mov	x22, x20
  40e05c:	str	x9, [x8, #8]
  40e060:	add	x28, x25, x28
  40e064:	mov	w8, #0x1                   	// #1
  40e068:	tbnz	w8, #0, 40df5c <__fxstatat@plt+0xaeec>
  40e06c:	ldr	w20, [x23]
  40e070:	cbz	w20, 40e098 <__fxstatat@plt+0xb028>
  40e074:	ldur	x0, [x29, #-16]
  40e078:	bl	402db0 <free@plt>
  40e07c:	mov	x0, x19
  40e080:	bl	402db0 <free@plt>
  40e084:	mov	x19, xzr
  40e088:	str	w20, [x23]
  40e08c:	b	40e130 <__fxstatat@plt+0xb0c0>
  40e090:	mov	x19, xzr
  40e094:	b	40e130 <__fxstatat@plt+0xb0c0>
  40e098:	cmp	x22, #0x1
  40e09c:	b.hi	40e110 <__fxstatat@plt+0xb0a0>  // b.pmore
  40e0a0:	ldur	x23, [x29, #-16]
  40e0a4:	cbz	x21, 40e0bc <__fxstatat@plt+0xb04c>
  40e0a8:	ldr	x3, [sp, #8]
  40e0ac:	mov	w2, #0x10                  	// #16
  40e0b0:	mov	x0, x23
  40e0b4:	mov	x1, x21
  40e0b8:	bl	4029b0 <qsort@plt>
  40e0bc:	add	x0, x28, #0x1
  40e0c0:	bl	40fab8 <__fxstatat@plt+0xca48>
  40e0c4:	mov	x19, x0
  40e0c8:	mov	x28, xzr
  40e0cc:	cbz	x21, 40e104 <__fxstatat@plt+0xb094>
  40e0d0:	mov	x20, x23
  40e0d4:	ldr	x1, [x20]
  40e0d8:	add	x22, x19, x28
  40e0dc:	mov	x0, x22
  40e0e0:	bl	402a20 <stpcpy@plt>
  40e0e4:	ldr	x8, [x20], #16
  40e0e8:	sub	x9, x28, x22
  40e0ec:	add	x9, x9, x0
  40e0f0:	add	x28, x9, #0x1
  40e0f4:	mov	x0, x8
  40e0f8:	bl	402db0 <free@plt>
  40e0fc:	subs	x21, x21, #0x1
  40e100:	b.ne	40e0d4 <__fxstatat@plt+0xb064>  // b.any
  40e104:	mov	x0, x23
  40e108:	bl	402db0 <free@plt>
  40e10c:	b	40e12c <__fxstatat@plt+0xb0bc>
  40e110:	ldr	x8, [sp, #24]
  40e114:	cmp	x28, x8
  40e118:	b.ne	40e12c <__fxstatat@plt+0xb0bc>  // b.any
  40e11c:	add	x1, x28, #0x1
  40e120:	mov	x0, x19
  40e124:	bl	40fb10 <__fxstatat@plt+0xcaa0>
  40e128:	mov	x19, x0
  40e12c:	strb	wzr, [x19, x28]
  40e130:	mov	x0, x19
  40e134:	ldp	x20, x19, [sp, #128]
  40e138:	ldp	x22, x21, [sp, #112]
  40e13c:	ldp	x24, x23, [sp, #96]
  40e140:	ldp	x26, x25, [sp, #80]
  40e144:	ldp	x28, x27, [sp, #64]
  40e148:	ldp	x29, x30, [sp, #48]
  40e14c:	add	sp, sp, #0x90
  40e150:	ret
  40e154:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40e158:	stp	x29, x30, [sp, #-48]!
  40e15c:	str	x21, [sp, #16]
  40e160:	stp	x20, x19, [sp, #32]
  40e164:	mov	x29, sp
  40e168:	mov	w19, w1
  40e16c:	bl	4108b4 <__fxstatat@plt+0xd844>
  40e170:	cbz	x0, 40e1b0 <__fxstatat@plt+0xb140>
  40e174:	mov	w1, w19
  40e178:	mov	x20, x0
  40e17c:	bl	40def0 <__fxstatat@plt+0xae80>
  40e180:	mov	x19, x0
  40e184:	mov	x0, x20
  40e188:	bl	402c30 <closedir@plt>
  40e18c:	cbz	w0, 40e1b4 <__fxstatat@plt+0xb144>
  40e190:	bl	402fd0 <__errno_location@plt>
  40e194:	ldr	w21, [x0]
  40e198:	mov	x20, x0
  40e19c:	mov	x0, x19
  40e1a0:	bl	402db0 <free@plt>
  40e1a4:	mov	x19, xzr
  40e1a8:	str	w21, [x20]
  40e1ac:	b	40e1b4 <__fxstatat@plt+0xb144>
  40e1b0:	mov	x19, xzr
  40e1b4:	mov	x0, x19
  40e1b8:	ldp	x20, x19, [sp, #32]
  40e1bc:	ldr	x21, [sp, #16]
  40e1c0:	ldp	x29, x30, [sp], #48
  40e1c4:	ret
  40e1c8:	stp	x29, x30, [sp, #-16]!
  40e1cc:	ldr	x0, [x0]
  40e1d0:	ldr	x1, [x1]
  40e1d4:	mov	x29, sp
  40e1d8:	bl	402d30 <strcmp@plt>
  40e1dc:	ldp	x29, x30, [sp], #16
  40e1e0:	ret
  40e1e4:	ldr	x8, [x0, #8]
  40e1e8:	ldr	x9, [x1, #8]
  40e1ec:	cmp	x8, x9
  40e1f0:	cset	w8, hi  // hi = pmore
  40e1f4:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40e1f8:	ret
  40e1fc:	stp	x29, x30, [sp, #-16]!
  40e200:	mov	x29, sp
  40e204:	bl	402fd0 <__errno_location@plt>
  40e208:	mov	x8, x0
  40e20c:	mov	w9, #0x5f                  	// #95
  40e210:	mov	w0, #0xffffffff            	// #-1
  40e214:	str	w9, [x8]
  40e218:	ldp	x29, x30, [sp], #16
  40e21c:	ret
  40e220:	ret
  40e224:	stp	x29, x30, [sp, #-16]!
  40e228:	mov	x29, sp
  40e22c:	bl	402fd0 <__errno_location@plt>
  40e230:	mov	x8, x0
  40e234:	mov	w9, #0x5f                  	// #95
  40e238:	mov	w0, #0xffffffff            	// #-1
  40e23c:	str	w9, [x8]
  40e240:	ldp	x29, x30, [sp], #16
  40e244:	ret
  40e248:	stp	x29, x30, [sp, #-16]!
  40e24c:	mov	x29, sp
  40e250:	bl	402fd0 <__errno_location@plt>
  40e254:	mov	x8, x0
  40e258:	mov	w9, #0x5f                  	// #95
  40e25c:	mov	w0, #0xffffffff            	// #-1
  40e260:	str	w9, [x8]
  40e264:	ldp	x29, x30, [sp], #16
  40e268:	ret
  40e26c:	stp	x29, x30, [sp, #-16]!
  40e270:	mov	x29, sp
  40e274:	bl	402fd0 <__errno_location@plt>
  40e278:	mov	x8, x0
  40e27c:	mov	w9, #0x5f                  	// #95
  40e280:	mov	w0, #0xffffffff            	// #-1
  40e284:	str	w9, [x8]
  40e288:	ldp	x29, x30, [sp], #16
  40e28c:	ret
  40e290:	stp	x29, x30, [sp, #-16]!
  40e294:	mov	x29, sp
  40e298:	bl	402fd0 <__errno_location@plt>
  40e29c:	mov	x8, x0
  40e2a0:	mov	w9, #0x5f                  	// #95
  40e2a4:	mov	w0, #0xffffffff            	// #-1
  40e2a8:	str	w9, [x8]
  40e2ac:	ldp	x29, x30, [sp], #16
  40e2b0:	ret
  40e2b4:	stp	x29, x30, [sp, #-16]!
  40e2b8:	mov	x29, sp
  40e2bc:	bl	402fd0 <__errno_location@plt>
  40e2c0:	mov	x8, x0
  40e2c4:	mov	w9, #0x5f                  	// #95
  40e2c8:	mov	w0, #0xffffffff            	// #-1
  40e2cc:	str	w9, [x8]
  40e2d0:	ldp	x29, x30, [sp], #16
  40e2d4:	ret
  40e2d8:	stp	x29, x30, [sp, #-16]!
  40e2dc:	mov	x29, sp
  40e2e0:	bl	402fd0 <__errno_location@plt>
  40e2e4:	mov	x8, x0
  40e2e8:	mov	w9, #0x5f                  	// #95
  40e2ec:	mov	w0, #0xffffffff            	// #-1
  40e2f0:	str	w9, [x8]
  40e2f4:	ldp	x29, x30, [sp], #16
  40e2f8:	ret
  40e2fc:	stp	x29, x30, [sp, #-16]!
  40e300:	mov	x29, sp
  40e304:	bl	402fd0 <__errno_location@plt>
  40e308:	mov	x8, x0
  40e30c:	mov	w9, #0x5f                  	// #95
  40e310:	mov	w0, #0xffffffff            	// #-1
  40e314:	str	w9, [x8]
  40e318:	ldp	x29, x30, [sp], #16
  40e31c:	ret
  40e320:	stp	x29, x30, [sp, #-16]!
  40e324:	mov	x29, sp
  40e328:	bl	402fd0 <__errno_location@plt>
  40e32c:	mov	x8, x0
  40e330:	mov	w9, #0x5f                  	// #95
  40e334:	mov	w0, #0xffffffff            	// #-1
  40e338:	str	w9, [x8]
  40e33c:	ldp	x29, x30, [sp], #16
  40e340:	ret
  40e344:	stp	x29, x30, [sp, #-16]!
  40e348:	mov	x29, sp
  40e34c:	bl	402fd0 <__errno_location@plt>
  40e350:	mov	x8, x0
  40e354:	mov	w9, #0x5f                  	// #95
  40e358:	mov	w0, #0xffffffff            	// #-1
  40e35c:	str	w9, [x8]
  40e360:	ldp	x29, x30, [sp], #16
  40e364:	ret
  40e368:	stp	x29, x30, [sp, #-16]!
  40e36c:	mov	x29, sp
  40e370:	bl	402fd0 <__errno_location@plt>
  40e374:	mov	x8, x0
  40e378:	mov	w9, #0x5f                  	// #95
  40e37c:	mov	w0, #0xffffffff            	// #-1
  40e380:	str	w9, [x8]
  40e384:	ldp	x29, x30, [sp], #16
  40e388:	ret
  40e38c:	stp	x29, x30, [sp, #-16]!
  40e390:	mov	x29, sp
  40e394:	bl	402fd0 <__errno_location@plt>
  40e398:	mov	x8, x0
  40e39c:	mov	w9, #0x5f                  	// #95
  40e3a0:	mov	w0, #0xffffffff            	// #-1
  40e3a4:	str	w9, [x8]
  40e3a8:	ldp	x29, x30, [sp], #16
  40e3ac:	ret
  40e3b0:	stp	x29, x30, [sp, #-16]!
  40e3b4:	mov	x29, sp
  40e3b8:	bl	402fd0 <__errno_location@plt>
  40e3bc:	mov	x8, x0
  40e3c0:	mov	w9, #0x5f                  	// #95
  40e3c4:	mov	w0, #0xffffffff            	// #-1
  40e3c8:	str	w9, [x8]
  40e3cc:	ldp	x29, x30, [sp], #16
  40e3d0:	ret
  40e3d4:	stp	x29, x30, [sp, #-16]!
  40e3d8:	mov	x29, sp
  40e3dc:	bl	402fd0 <__errno_location@plt>
  40e3e0:	mov	x8, x0
  40e3e4:	mov	w9, #0x5f                  	// #95
  40e3e8:	mov	w0, #0xffffffff            	// #-1
  40e3ec:	str	w9, [x8]
  40e3f0:	ldp	x29, x30, [sp], #16
  40e3f4:	ret
  40e3f8:	stp	x29, x30, [sp, #-16]!
  40e3fc:	mov	x29, sp
  40e400:	bl	402fd0 <__errno_location@plt>
  40e404:	mov	w8, #0x5f                  	// #95
  40e408:	str	w8, [x0]
  40e40c:	mov	w0, wzr
  40e410:	ldp	x29, x30, [sp], #16
  40e414:	ret
  40e418:	stp	x29, x30, [sp, #-16]!
  40e41c:	mov	x29, sp
  40e420:	bl	402fd0 <__errno_location@plt>
  40e424:	mov	x8, x0
  40e428:	mov	w9, #0x5f                  	// #95
  40e42c:	mov	w0, #0xffffffff            	// #-1
  40e430:	str	w9, [x8]
  40e434:	ldp	x29, x30, [sp], #16
  40e438:	ret
  40e43c:	ldr	x0, [x0, #80]
  40e440:	ret
  40e444:	ldr	x0, [x0, #112]
  40e448:	ret
  40e44c:	ldr	x0, [x0, #96]
  40e450:	ret
  40e454:	mov	x0, xzr
  40e458:	ret
  40e45c:	ldp	x8, x1, [x0, #72]
  40e460:	mov	x0, x8
  40e464:	ret
  40e468:	ldp	x8, x1, [x0, #104]
  40e46c:	mov	x0, x8
  40e470:	ret
  40e474:	ldp	x8, x1, [x0, #88]
  40e478:	mov	x0, x8
  40e47c:	ret
  40e480:	mov	x0, #0xffffffffffffffff    	// #-1
  40e484:	mov	x1, #0xffffffffffffffff    	// #-1
  40e488:	ret
  40e48c:	ret
  40e490:	stp	x29, x30, [sp, #-16]!
  40e494:	mov	w3, wzr
  40e498:	mov	x29, sp
  40e49c:	bl	411d70 <__fxstatat@plt+0xed00>
  40e4a0:	ldp	x29, x30, [sp], #16
  40e4a4:	ret
  40e4a8:	stp	x29, x30, [sp, #-16]!
  40e4ac:	mov	w3, #0x100                 	// #256
  40e4b0:	mov	x29, sp
  40e4b4:	bl	411d70 <__fxstatat@plt+0xed00>
  40e4b8:	ldp	x29, x30, [sp], #16
  40e4bc:	ret
  40e4c0:	sub	sp, sp, #0x70
  40e4c4:	stp	x29, x30, [sp, #16]
  40e4c8:	stp	x28, x27, [sp, #32]
  40e4cc:	stp	x26, x25, [sp, #48]
  40e4d0:	stp	x24, x23, [sp, #64]
  40e4d4:	stp	x22, x21, [sp, #80]
  40e4d8:	stp	x20, x19, [sp, #96]
  40e4dc:	add	x29, sp, #0x10
  40e4e0:	mov	x20, x4
  40e4e4:	mov	x21, x3
  40e4e8:	mov	x22, x2
  40e4ec:	mov	w24, w1
  40e4f0:	mov	x23, x0
  40e4f4:	bl	402fd0 <__errno_location@plt>
  40e4f8:	ldr	w8, [x0]
  40e4fc:	mov	x19, x0
  40e500:	mov	x0, x23
  40e504:	stur	w8, [x29, #-4]
  40e508:	bl	4028b0 <strlen@plt>
  40e50c:	sxtw	x26, w24
  40e510:	add	x8, x26, x20
  40e514:	subs	x8, x0, x8
  40e518:	b.cc	40e5ec <__fxstatat@plt+0xb57c>  // b.lo, b.ul, b.last
  40e51c:	mov	x25, x0
  40e520:	add	x0, x23, x8
  40e524:	mov	x1, x20
  40e528:	bl	40e634 <__fxstatat@plt+0xb5c4>
  40e52c:	tbz	w0, #0, 40e5ec <__fxstatat@plt+0xb57c>
  40e530:	mov	x0, xzr
  40e534:	mov	x1, x20
  40e538:	bl	410b20 <__fxstatat@plt+0xdab0>
  40e53c:	cbz	x0, 40e61c <__fxstatat@plt+0xb5ac>
  40e540:	neg	x8, x20
  40e544:	str	x8, [sp]
  40e548:	sub	x8, x25, x26
  40e54c:	adrp	x26, 414000 <__fxstatat@plt+0x10f90>
  40e550:	mov	x24, x0
  40e554:	mov	w27, wzr
  40e558:	add	x28, x23, x8
  40e55c:	add	x26, x26, #0xa70
  40e560:	cbz	x20, 40e584 <__fxstatat@plt+0xb514>
  40e564:	ldr	x25, [sp]
  40e568:	mov	w1, #0x3d                  	// #61
  40e56c:	mov	x0, x24
  40e570:	bl	410b44 <__fxstatat@plt+0xdad4>
  40e574:	ldrb	w8, [x26, x0]
  40e578:	strb	w8, [x28, x25]
  40e57c:	adds	x25, x25, #0x1
  40e580:	b.cc	40e568 <__fxstatat@plt+0xb4f8>  // b.lo, b.ul, b.last
  40e584:	mov	x0, x23
  40e588:	mov	x1, x22
  40e58c:	blr	x21
  40e590:	mov	w25, w0
  40e594:	tbnz	w0, #31, 40e5ac <__fxstatat@plt+0xb53c>
  40e598:	ldur	w8, [x29, #-4]
  40e59c:	str	w8, [x19]
  40e5a0:	mov	w8, #0x8                   	// #8
  40e5a4:	cbz	w8, 40e5c4 <__fxstatat@plt+0xb554>
  40e5a8:	b	40e624 <__fxstatat@plt+0xb5b4>
  40e5ac:	ldr	w8, [x19]
  40e5b0:	cmp	w8, #0x11
  40e5b4:	cset	w8, ne  // ne = any
  40e5b8:	csinv	w25, w25, wzr, eq  // eq = none
  40e5bc:	lsl	w8, w8, #3
  40e5c0:	cbnz	w8, 40e624 <__fxstatat@plt+0xb5b4>
  40e5c4:	mov	w8, #0xa2f8                	// #41720
  40e5c8:	add	w27, w27, #0x1
  40e5cc:	movk	w8, #0x3, lsl #16
  40e5d0:	cmp	w27, w8
  40e5d4:	b.ne	40e560 <__fxstatat@plt+0xb4f0>  // b.any
  40e5d8:	mov	x0, x24
  40e5dc:	bl	410c8c <__fxstatat@plt+0xdc1c>
  40e5e0:	mov	w25, #0xffffffff            	// #-1
  40e5e4:	mov	w20, #0x11                  	// #17
  40e5e8:	b	40e5f4 <__fxstatat@plt+0xb584>
  40e5ec:	mov	w25, #0xffffffff            	// #-1
  40e5f0:	mov	w20, #0x16                  	// #22
  40e5f4:	str	w20, [x19]
  40e5f8:	mov	w0, w25
  40e5fc:	ldp	x20, x19, [sp, #96]
  40e600:	ldp	x22, x21, [sp, #80]
  40e604:	ldp	x24, x23, [sp, #64]
  40e608:	ldp	x26, x25, [sp, #48]
  40e60c:	ldp	x28, x27, [sp, #32]
  40e610:	ldp	x29, x30, [sp, #16]
  40e614:	add	sp, sp, #0x70
  40e618:	ret
  40e61c:	mov	w25, #0xffffffff            	// #-1
  40e620:	b	40e5f8 <__fxstatat@plt+0xb588>
  40e624:	ldr	w20, [x19]
  40e628:	mov	x0, x24
  40e62c:	bl	410c8c <__fxstatat@plt+0xdc1c>
  40e630:	b	40e5f4 <__fxstatat@plt+0xb584>
  40e634:	stp	x29, x30, [sp, #-32]!
  40e638:	str	x19, [sp, #16]
  40e63c:	mov	x19, x1
  40e640:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40e644:	add	x1, x1, #0x744
  40e648:	mov	x29, sp
  40e64c:	bl	402e20 <strspn@plt>
  40e650:	cmp	x0, x19
  40e654:	ldr	x19, [sp, #16]
  40e658:	cset	w0, cs  // cs = hs, nlast
  40e65c:	ldp	x29, x30, [sp], #32
  40e660:	ret
  40e664:	sub	sp, sp, #0x20
  40e668:	stp	x29, x30, [sp, #16]
  40e66c:	add	x29, sp, #0x10
  40e670:	cmp	w3, #0x3
  40e674:	stur	w2, [x29, #-4]
  40e678:	b.cs	40e69c <__fxstatat@plt+0xb62c>  // b.hs, b.nlast
  40e67c:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40e680:	add	x8, x8, #0xb18
  40e684:	ldr	x3, [x8, w3, sxtw #3]
  40e688:	sub	x2, x29, #0x4
  40e68c:	bl	40e4c0 <__fxstatat@plt+0xb450>
  40e690:	ldp	x29, x30, [sp, #16]
  40e694:	add	sp, sp, #0x20
  40e698:	ret
  40e69c:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  40e6a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40e6a4:	adrp	x3, 414000 <__fxstatat@plt+0x10f90>
  40e6a8:	add	x0, x0, #0xaaf
  40e6ac:	add	x1, x1, #0xad2
  40e6b0:	add	x3, x3, #0xae1
  40e6b4:	mov	w2, #0x147                 	// #327
  40e6b8:	bl	402fc0 <__assert_fail@plt>
  40e6bc:	stp	x29, x30, [sp, #-16]!
  40e6c0:	ldr	w8, [x1]
  40e6c4:	mov	w9, #0xc2                  	// #194
  40e6c8:	mov	w2, #0x180                 	// #384
  40e6cc:	mov	x29, sp
  40e6d0:	and	w8, w8, #0xfffffffc
  40e6d4:	orr	w1, w8, w9
  40e6d8:	bl	402ad0 <open@plt>
  40e6dc:	ldp	x29, x30, [sp], #16
  40e6e0:	ret
  40e6e4:	stp	x29, x30, [sp, #-16]!
  40e6e8:	mov	w1, #0x1c0                 	// #448
  40e6ec:	mov	x29, sp
  40e6f0:	bl	403020 <mkdir@plt>
  40e6f4:	ldp	x29, x30, [sp], #16
  40e6f8:	ret
  40e6fc:	sub	sp, sp, #0x90
  40e700:	mov	x1, sp
  40e704:	stp	x29, x30, [sp, #128]
  40e708:	add	x29, sp, #0x80
  40e70c:	bl	411d60 <__fxstatat@plt+0xecf0>
  40e710:	cbz	w0, 40e724 <__fxstatat@plt+0xb6b4>
  40e714:	bl	402fd0 <__errno_location@plt>
  40e718:	ldr	w8, [x0]
  40e71c:	cmp	w8, #0x4b
  40e720:	b.ne	40e730 <__fxstatat@plt+0xb6c0>  // b.any
  40e724:	bl	402fd0 <__errno_location@plt>
  40e728:	mov	w8, #0x11                  	// #17
  40e72c:	str	w8, [x0]
  40e730:	bl	402fd0 <__errno_location@plt>
  40e734:	ldr	w8, [x0]
  40e738:	ldp	x29, x30, [sp, #128]
  40e73c:	cmp	w8, #0x2
  40e740:	csetm	w0, ne  // ne = any
  40e744:	add	sp, sp, #0x90
  40e748:	ret
  40e74c:	stp	x29, x30, [sp, #-16]!
  40e750:	mov	w4, #0x6                   	// #6
  40e754:	mov	x29, sp
  40e758:	bl	40e664 <__fxstatat@plt+0xb5f4>
  40e75c:	ldp	x29, x30, [sp], #16
  40e760:	ret
  40e764:	stp	x29, x30, [sp, #-16]!
  40e768:	mov	w4, #0x6                   	// #6
  40e76c:	mov	x29, sp
  40e770:	bl	40e4c0 <__fxstatat@plt+0xb450>
  40e774:	ldp	x29, x30, [sp], #16
  40e778:	ret
  40e77c:	stp	x29, x30, [sp, #-48]!
  40e780:	stp	x20, x19, [sp, #32]
  40e784:	mov	w19, w0
  40e788:	cmp	w0, #0x2
  40e78c:	stp	x22, x21, [sp, #16]
  40e790:	mov	x29, sp
  40e794:	b.hi	40e7c0 <__fxstatat@plt+0xb750>  // b.pmore
  40e798:	mov	w0, w19
  40e79c:	bl	4117bc <__fxstatat@plt+0xe74c>
  40e7a0:	mov	w20, w0
  40e7a4:	bl	402fd0 <__errno_location@plt>
  40e7a8:	ldr	w22, [x0]
  40e7ac:	mov	x21, x0
  40e7b0:	mov	w0, w19
  40e7b4:	bl	402c40 <close@plt>
  40e7b8:	mov	w19, w20
  40e7bc:	str	w22, [x21]
  40e7c0:	mov	w0, w19
  40e7c4:	ldp	x20, x19, [sp, #32]
  40e7c8:	ldp	x22, x21, [sp, #16]
  40e7cc:	ldp	x29, x30, [sp], #48
  40e7d0:	ret
  40e7d4:	stp	x29, x30, [sp, #-16]!
  40e7d8:	mov	w4, w3
  40e7dc:	mov	x3, x2
  40e7e0:	mov	x2, x1
  40e7e4:	mov	x1, x0
  40e7e8:	mov	w0, #0xffffff9c            	// #-100
  40e7ec:	mov	x29, sp
  40e7f0:	bl	40e7fc <__fxstatat@plt+0xb78c>
  40e7f4:	ldp	x29, x30, [sp], #16
  40e7f8:	ret
  40e7fc:	sub	sp, sp, #0x130
  40e800:	stp	x29, x30, [sp, #208]
  40e804:	stp	x28, x27, [sp, #224]
  40e808:	stp	x26, x25, [sp, #240]
  40e80c:	stp	x24, x23, [sp, #256]
  40e810:	stp	x22, x21, [sp, #272]
  40e814:	stp	x20, x19, [sp, #288]
  40e818:	ldr	x26, [x2, #88]
  40e81c:	ldr	x27, [x3, #88]
  40e820:	mov	w23, w0
  40e824:	mov	x0, x2
  40e828:	add	x29, sp, #0xd0
  40e82c:	mov	w21, w4
  40e830:	mov	x20, x3
  40e834:	mov	x24, x2
  40e838:	mov	x22, x1
  40e83c:	bl	40e44c <__fxstatat@plt+0xb3dc>
  40e840:	mov	x19, x0
  40e844:	mov	x0, x20
  40e848:	bl	40e44c <__fxstatat@plt+0xb3dc>
  40e84c:	mov	x20, x0
  40e850:	tbz	w21, #0, 40ed20 <__fxstatat@plt+0xbcb0>
  40e854:	cmp	x26, x27
  40e858:	b.ne	40e874 <__fxstatat@plt+0xb804>  // b.any
  40e85c:	cmp	w19, w20
  40e860:	b.ne	40e874 <__fxstatat@plt+0xb804>  // b.any
  40e864:	mov	w24, wzr
  40e868:	mov	w8, #0x1                   	// #1
  40e86c:	cbnz	w8, 40ed48 <__fxstatat@plt+0xbcd8>
  40e870:	b	40ed20 <__fxstatat@plt+0xbcb0>
  40e874:	sub	x8, x27, #0x2
  40e878:	cmp	x26, x8
  40e87c:	b.le	40e928 <__fxstatat@plt+0xb8b8>
  40e880:	sub	x8, x26, #0x2
  40e884:	cmp	x27, x8
  40e888:	b.le	40e938 <__fxstatat@plt+0xb8c8>
  40e88c:	adrp	x25, 426000 <__fxstatat@plt+0x22f90>
  40e890:	ldr	x8, [x25, #2728]
  40e894:	cbnz	x8, 40e8c0 <__fxstatat@plt+0xb850>
  40e898:	adrp	x2, 40e000 <__fxstatat@plt+0xaf90>
  40e89c:	adrp	x3, 40e000 <__fxstatat@plt+0xaf90>
  40e8a0:	adrp	x4, 402000 <mbrtowc@plt-0x880>
  40e8a4:	add	x2, x2, #0xd84
  40e8a8:	add	x3, x3, #0xd94
  40e8ac:	add	x4, x4, #0xdb0
  40e8b0:	mov	w0, #0x10                  	// #16
  40e8b4:	mov	x1, xzr
  40e8b8:	bl	40b3fc <__fxstatat@plt+0x838c>
  40e8bc:	str	x0, [x25, #2728]
  40e8c0:	ldr	x21, [x25, #2728]
  40e8c4:	cbz	x21, 40e948 <__fxstatat@plt+0xb8d8>
  40e8c8:	adrp	x28, 426000 <__fxstatat@plt+0x22f90>
  40e8cc:	ldr	x8, [x28, #2736]
  40e8d0:	cbnz	x8, 40e8f8 <__fxstatat@plt+0xb888>
  40e8d4:	mov	w0, #0x10                  	// #16
  40e8d8:	bl	402aa0 <malloc@plt>
  40e8dc:	str	x0, [x28, #2736]
  40e8e0:	cbz	x0, 40e948 <__fxstatat@plt+0xb8d8>
  40e8e4:	ldr	x8, [x28, #2736]
  40e8e8:	mov	w9, #0x9400                	// #37888
  40e8ec:	movk	w9, #0x7735, lsl #16
  40e8f0:	str	w9, [x0, #8]
  40e8f4:	strb	wzr, [x8, #12]
  40e8f8:	ldr	x8, [x24]
  40e8fc:	ldr	x1, [x28, #2736]
  40e900:	mov	x0, x21
  40e904:	str	x8, [x1]
  40e908:	bl	40bc68 <__fxstatat@plt+0x8bf8>
  40e90c:	cbz	x0, 40e948 <__fxstatat@plt+0xb8d8>
  40e910:	ldr	x8, [x28, #2736]
  40e914:	mov	x21, x0
  40e918:	cmp	x8, x0
  40e91c:	b.ne	40e97c <__fxstatat@plt+0xb90c>  // b.any
  40e920:	str	xzr, [x28, #2736]
  40e924:	b	40e97c <__fxstatat@plt+0xb90c>
  40e928:	mov	w24, #0xffffffff            	// #-1
  40e92c:	mov	w8, #0x1                   	// #1
  40e930:	cbnz	w8, 40ed48 <__fxstatat@plt+0xbcd8>
  40e934:	b	40ed20 <__fxstatat@plt+0xbcb0>
  40e938:	mov	w8, #0x1                   	// #1
  40e93c:	mov	w24, #0x1                   	// #1
  40e940:	cbnz	w8, 40ed48 <__fxstatat@plt+0xbcd8>
  40e944:	b	40ed20 <__fxstatat@plt+0xbcb0>
  40e948:	ldr	x0, [x25, #2728]
  40e94c:	cbz	x0, 40ea38 <__fxstatat@plt+0xb9c8>
  40e950:	ldr	x8, [x24]
  40e954:	sub	x1, x29, #0x18
  40e958:	stur	x8, [x29, #-24]
  40e95c:	bl	40b140 <__fxstatat@plt+0x80d0>
  40e960:	mov	x21, x0
  40e964:	cbnz	x21, 40e97c <__fxstatat@plt+0xb90c>
  40e968:	mov	w8, #0x9400                	// #37888
  40e96c:	movk	w8, #0x7735, lsl #16
  40e970:	sub	x21, x29, #0x18
  40e974:	stur	w8, [x29, #-16]
  40e978:	sturb	wzr, [x29, #-12]
  40e97c:	ldrb	w8, [x21, #12]
  40e980:	ldr	w25, [x21, #8]
  40e984:	cbz	w8, 40e9b4 <__fxstatat@plt+0xb944>
  40e988:	mov	w28, w25
  40e98c:	mov	w9, #0x9400                	// #37888
  40e990:	movk	w9, #0x7735, lsl #16
  40e994:	cmp	w28, w9
  40e998:	sdiv	w9, w20, w28
  40e99c:	cset	w10, eq  // eq = none
  40e9a0:	mov	w8, wzr
  40e9a4:	bic	x27, x27, x10
  40e9a8:	mul	w20, w9, w28
  40e9ac:	cbnz	w8, 40ed48 <__fxstatat@plt+0xbcd8>
  40e9b0:	b	40ed20 <__fxstatat@plt+0xbcb0>
  40e9b4:	ldr	x8, [x24, #72]
  40e9b8:	mov	x0, x24
  40e9bc:	str	x8, [sp, #8]
  40e9c0:	ldr	x8, [x24, #104]
  40e9c4:	str	x8, [sp, #16]
  40e9c8:	bl	40e43c <__fxstatat@plt+0xb3cc>
  40e9cc:	mov	x28, x0
  40e9d0:	mov	x0, x24
  40e9d4:	bl	40e444 <__fxstatat@plt+0xb3d4>
  40e9d8:	mov	w8, #0x6667                	// #26215
  40e9dc:	mov	x18, x28
  40e9e0:	movk	w8, #0x6666, lsl #16
  40e9e4:	smull	x10, w18, w8
  40e9e8:	smull	x11, w0, w8
  40e9ec:	lsr	x12, x10, #63
  40e9f0:	asr	x10, x10, #34
  40e9f4:	smull	x8, w19, w8
  40e9f8:	add	w10, w10, w12
  40e9fc:	lsr	x12, x11, #63
  40ea00:	asr	x11, x11, #34
  40ea04:	add	w11, w11, w12
  40ea08:	lsr	x12, x8, #63
  40ea0c:	asr	x8, x8, #34
  40ea10:	mov	w9, #0xa                   	// #10
  40ea14:	add	w8, w8, w12
  40ea18:	msub	w10, w10, w9, w18
  40ea1c:	msub	w8, w8, w9, w19
  40ea20:	msub	w11, w11, w9, w0
  40ea24:	orr	w8, w10, w8
  40ea28:	orr	w8, w8, w11
  40ea2c:	cbz	w8, 40ea44 <__fxstatat@plt+0xb9d4>
  40ea30:	mov	w28, #0x1                   	// #1
  40ea34:	b	40eb20 <__fxstatat@plt+0xbab0>
  40ea38:	mov	x21, xzr
  40ea3c:	cbnz	x21, 40e97c <__fxstatat@plt+0xb90c>
  40ea40:	b	40e968 <__fxstatat@plt+0xb8f8>
  40ea44:	ldr	x14, [sp, #16]
  40ea48:	mov	w8, #0xa                   	// #10
  40ea4c:	cmp	w25, #0xb
  40ea50:	mov	w28, #0xa                   	// #10
  40ea54:	b.lt	40eb20 <__fxstatat@plt+0xbab0>  // b.tstop
  40ea58:	ldr	x9, [sp, #8]
  40ea5c:	mov	w10, #0x6667                	// #26215
  40ea60:	movk	w10, #0x6666, lsl #16
  40ea64:	mov	w12, w18
  40ea68:	orr	x11, x9, x26
  40ea6c:	mov	w9, #0xca00                	// #51712
  40ea70:	movk	w9, #0x3b9a, lsl #16
  40ea74:	mov	w13, w19
  40ea78:	orr	x11, x11, x14
  40ea7c:	mov	w28, #0xa                   	// #10
  40ea80:	smull	x12, w12, w10
  40ea84:	smull	x14, w0, w10
  40ea88:	lsr	x17, x12, #63
  40ea8c:	asr	x12, x12, #34
  40ea90:	smull	x13, w13, w10
  40ea94:	lsr	x16, x14, #63
  40ea98:	asr	x14, x14, #34
  40ea9c:	add	w12, w12, w17
  40eaa0:	lsr	x15, x13, #63
  40eaa4:	asr	x13, x13, #34
  40eaa8:	add	w0, w14, w16
  40eaac:	smull	x14, w12, w10
  40eab0:	add	w13, w13, w15
  40eab4:	smull	x15, w0, w10
  40eab8:	lsr	x17, x14, #63
  40eabc:	asr	x14, x14, #34
  40eac0:	smull	x16, w13, w10
  40eac4:	add	w14, w14, w17
  40eac8:	lsr	x17, x15, #63
  40eacc:	asr	x15, x15, #34
  40ead0:	add	w15, w15, w17
  40ead4:	lsr	x17, x16, #63
  40ead8:	asr	x16, x16, #34
  40eadc:	add	w16, w16, w17
  40eae0:	msub	w14, w14, w8, w12
  40eae4:	msub	w15, w15, w8, w0
  40eae8:	orr	w14, w15, w14
  40eaec:	msub	w15, w16, w8, w13
  40eaf0:	orr	w14, w14, w15
  40eaf4:	cbnz	w14, 40eb20 <__fxstatat@plt+0xbab0>
  40eaf8:	cmp	w28, w9
  40eafc:	b.eq	40eb14 <__fxstatat@plt+0xbaa4>  // b.none
  40eb00:	add	w14, w28, w28, lsl #2
  40eb04:	lsl	w28, w14, #1
  40eb08:	cmp	w28, w25
  40eb0c:	b.lt	40ea80 <__fxstatat@plt+0xba10>  // b.tstop
  40eb10:	b	40eb20 <__fxstatat@plt+0xbab0>
  40eb14:	mvn	w8, w11
  40eb18:	and	w8, w8, #0x1
  40eb1c:	lsl	w28, w28, w8
  40eb20:	cmp	w28, #0x2
  40eb24:	str	w28, [x21, #8]
  40eb28:	b.lt	40ebb8 <__fxstatat@plt+0xbb48>  // b.tstop
  40eb2c:	mov	w8, #0x9400                	// #37888
  40eb30:	movk	w8, #0x7735, lsl #16
  40eb34:	cmp	w28, w8
  40eb38:	cset	w9, eq  // eq = none
  40eb3c:	cmp	x27, x26
  40eb40:	b.lt	40eb54 <__fxstatat@plt+0xbae4>  // b.tstop
  40eb44:	cmp	w20, w19
  40eb48:	b.gt	40ebbc <__fxstatat@plt+0xbb4c>
  40eb4c:	cmp	x26, x27
  40eb50:	b.ne	40ebbc <__fxstatat@plt+0xbb4c>  // b.any
  40eb54:	mov	w8, #0x1                   	// #1
  40eb58:	mov	w24, #0x1                   	// #1
  40eb5c:	cbnz	w8, 40ed14 <__fxstatat@plt+0xbca4>
  40eb60:	ldr	x11, [sp, #8]
  40eb64:	mov	w10, #0x8e39                	// #36409
  40eb68:	sxtw	x8, w18
  40eb6c:	movk	w10, #0x38e3, lsl #16
  40eb70:	stp	x11, x8, [x29, #-56]
  40eb74:	smull	x8, w28, w10
  40eb78:	lsr	x10, x8, #63
  40eb7c:	asr	x8, x8, #33
  40eb80:	add	w8, w8, w10
  40eb84:	add	w8, w8, w19
  40eb88:	orr	x9, x26, x9
  40eb8c:	sxtw	x8, w8
  40eb90:	sub	x2, x29, #0x38
  40eb94:	mov	w3, #0x100                 	// #256
  40eb98:	mov	w0, w23
  40eb9c:	mov	x1, x22
  40eba0:	stp	x9, x8, [x29, #-40]
  40eba4:	bl	402e40 <utimensat@plt>
  40eba8:	cbz	w0, 40ebd4 <__fxstatat@plt+0xbb64>
  40ebac:	mov	w24, #0xfffffffe            	// #-2
  40ebb0:	mov	w8, #0x1                   	// #1
  40ebb4:	b	40ed14 <__fxstatat@plt+0xbca4>
  40ebb8:	b	40ed6c <__fxstatat@plt+0xbcfc>
  40ebbc:	bic	x8, x27, x9
  40ebc0:	cmp	x26, x8
  40ebc4:	b.ge	40ec90 <__fxstatat@plt+0xbc20>  // b.tcont
  40ebc8:	mov	w24, #0xffffffff            	// #-1
  40ebcc:	mov	w8, #0x1                   	// #1
  40ebd0:	b	40eb5c <__fxstatat@plt+0xbaec>
  40ebd4:	add	x2, sp, #0x18
  40ebd8:	mov	w3, #0x100                 	// #256
  40ebdc:	mov	w0, w23
  40ebe0:	mov	x1, x22
  40ebe4:	bl	411d70 <__fxstatat@plt+0xed00>
  40ebe8:	ldr	x8, [sp, #112]
  40ebec:	mov	w25, w0
  40ebf0:	sxtw	x9, w25
  40ebf4:	add	x0, sp, #0x18
  40ebf8:	eor	x8, x8, x26
  40ebfc:	orr	x8, x8, x9
  40ec00:	str	x8, [sp, #16]
  40ec04:	bl	40e44c <__fxstatat@plt+0xb3dc>
  40ec08:	ldr	x10, [sp, #16]
  40ec0c:	sxtw	x8, w19
  40ec10:	eor	x9, x0, x8
  40ec14:	orr	x9, x10, x9
  40ec18:	cbz	x9, 40ec34 <__fxstatat@plt+0xbbc4>
  40ec1c:	sub	x2, x29, #0x38
  40ec20:	mov	w3, #0x100                 	// #256
  40ec24:	mov	w0, w23
  40ec28:	mov	x1, x22
  40ec2c:	stp	x26, x8, [x29, #-40]
  40ec30:	bl	402e40 <utimensat@plt>
  40ec34:	cmp	w25, #0x0
  40ec38:	mov	w9, #0xfffffffe            	// #-2
  40ec3c:	cset	w8, ne  // ne = any
  40ec40:	csel	w24, w24, w9, eq  // eq = none
  40ec44:	cbnz	w25, 40ed14 <__fxstatat@plt+0xbca4>
  40ec48:	ldr	w8, [sp, #112]
  40ec4c:	mov	w23, #0xca00                	// #51712
  40ec50:	add	x0, sp, #0x18
  40ec54:	movk	w23, #0x3b9a, lsl #16
  40ec58:	and	w22, w8, #0x1
  40ec5c:	bl	40e44c <__fxstatat@plt+0xb3dc>
  40ec60:	mov	w8, #0xcccd                	// #52429
  40ec64:	mov	w9, #0x9998                	// #39320
  40ec68:	madd	w11, w22, w23, w0
  40ec6c:	movk	w8, #0xcccc, lsl #16
  40ec70:	movk	w9, #0x1999, lsl #16
  40ec74:	madd	w10, w11, w8, w9
  40ec78:	ror	w10, w10, #1
  40ec7c:	cmp	w10, w9
  40ec80:	b.ls	40ecac <__fxstatat@plt+0xbc3c>  // b.plast
  40ec84:	mov	w8, wzr
  40ec88:	mov	w28, #0x1                   	// #1
  40ec8c:	b	40ed14 <__fxstatat@plt+0xbca4>
  40ec90:	b.ne	40eca4 <__fxstatat@plt+0xbc34>  // b.any
  40ec94:	sdiv	w8, w20, w28
  40ec98:	mul	w8, w8, w28
  40ec9c:	cmp	w8, w19
  40eca0:	b.gt	40ebc8 <__fxstatat@plt+0xbb58>
  40eca4:	mov	w8, wzr
  40eca8:	b	40eb5c <__fxstatat@plt+0xbaec>
  40ecac:	mov	w12, #0xca00                	// #51712
  40ecb0:	mov	w13, #0x6667                	// #26215
  40ecb4:	mov	w14, #0x9999                	// #39321
  40ecb8:	mov	w10, #0x1                   	// #1
  40ecbc:	movk	w12, #0x3b9a, lsl #16
  40ecc0:	movk	w13, #0x6666, lsl #16
  40ecc4:	movk	w14, #0x1999, lsl #16
  40ecc8:	cmp	w10, w12
  40eccc:	b.eq	40ed0c <__fxstatat@plt+0xbc9c>  // b.none
  40ecd0:	add	w10, w10, w10, lsl #2
  40ecd4:	lsl	w10, w10, #1
  40ecd8:	cmp	w10, w28
  40ecdc:	b.eq	40ed00 <__fxstatat@plt+0xbc90>  // b.none
  40ece0:	smull	x11, w11, w13
  40ece4:	lsr	x15, x11, #63
  40ece8:	asr	x11, x11, #34
  40ecec:	add	w11, w11, w15
  40ecf0:	madd	w15, w11, w8, w9
  40ecf4:	ror	w15, w15, #1
  40ecf8:	cmp	w15, w14
  40ecfc:	b.cc	40ecc8 <__fxstatat@plt+0xbc58>  // b.lo, b.ul, b.last
  40ed00:	mov	w8, wzr
  40ed04:	mov	w28, w10
  40ed08:	b	40ed14 <__fxstatat@plt+0xbca4>
  40ed0c:	mov	w8, wzr
  40ed10:	lsl	w28, w10, #1
  40ed14:	cbz	w8, 40ed6c <__fxstatat@plt+0xbcfc>
  40ed18:	cbz	w8, 40e98c <__fxstatat@plt+0xb91c>
  40ed1c:	cbnz	w8, 40ed48 <__fxstatat@plt+0xbcd8>
  40ed20:	cmp	x26, x27
  40ed24:	b.ge	40ed30 <__fxstatat@plt+0xbcc0>  // b.tcont
  40ed28:	mov	w24, #0xffffffff            	// #-1
  40ed2c:	b	40ed48 <__fxstatat@plt+0xbcd8>
  40ed30:	b.le	40ed3c <__fxstatat@plt+0xbccc>
  40ed34:	mov	w24, #0x1                   	// #1
  40ed38:	b	40ed48 <__fxstatat@plt+0xbcd8>
  40ed3c:	cmp	w20, w19
  40ed40:	cset	w8, lt  // lt = tstop
  40ed44:	csinv	w24, w8, wzr, le
  40ed48:	mov	w0, w24
  40ed4c:	ldp	x20, x19, [sp, #288]
  40ed50:	ldp	x22, x21, [sp, #272]
  40ed54:	ldp	x24, x23, [sp, #256]
  40ed58:	ldp	x26, x25, [sp, #240]
  40ed5c:	ldp	x28, x27, [sp, #224]
  40ed60:	ldp	x29, x30, [sp, #208]
  40ed64:	add	sp, sp, #0x130
  40ed68:	ret
  40ed6c:	mov	w8, wzr
  40ed70:	mov	w9, #0x1                   	// #1
  40ed74:	str	w28, [x21, #8]
  40ed78:	strb	w9, [x21, #12]
  40ed7c:	cbnz	w8, 40ed1c <__fxstatat@plt+0xbcac>
  40ed80:	b	40e98c <__fxstatat@plt+0xb91c>
  40ed84:	ldr	x8, [x0]
  40ed88:	udiv	x9, x8, x1
  40ed8c:	msub	x0, x9, x1, x8
  40ed90:	ret
  40ed94:	ldr	x8, [x0]
  40ed98:	ldr	x9, [x1]
  40ed9c:	cmp	x8, x9
  40eda0:	cset	w0, eq  // eq = none
  40eda4:	ret
  40eda8:	stp	x29, x30, [sp, #-16]!
  40edac:	mov	w3, #0x100                 	// #256
  40edb0:	mov	x29, sp
  40edb4:	bl	402e40 <utimensat@plt>
  40edb8:	ldp	x29, x30, [sp], #16
  40edbc:	ret
  40edc0:	sub	sp, sp, #0x140
  40edc4:	stp	x29, x30, [sp, #240]
  40edc8:	add	x29, sp, #0xf0
  40edcc:	cmp	x2, #0x0
  40edd0:	sub	x8, x29, #0x20
  40edd4:	stp	x24, x23, [sp, #272]
  40edd8:	stp	x22, x21, [sp, #288]
  40eddc:	stp	x20, x19, [sp, #304]
  40ede0:	mov	x21, x2
  40ede4:	mov	x20, x1
  40ede8:	mov	w19, w0
  40edec:	csel	x23, xzr, x8, eq  // eq = none
  40edf0:	stp	x28, x25, [sp, #256]
  40edf4:	stur	x23, [x29, #-40]
  40edf8:	cbz	x2, 40ee20 <__fxstatat@plt+0xbdb0>
  40edfc:	ldr	q0, [x21]
  40ee00:	mov	x0, x23
  40ee04:	stur	q0, [x29, #-32]
  40ee08:	ldr	q0, [x21, #16]
  40ee0c:	stur	q0, [x29, #-16]
  40ee10:	bl	40f154 <__fxstatat@plt+0xc0e4>
  40ee14:	mov	w22, w0
  40ee18:	tbz	w22, #31, 40ee28 <__fxstatat@plt+0xbdb8>
  40ee1c:	b	40f0e4 <__fxstatat@plt+0xc074>
  40ee20:	mov	w22, wzr
  40ee24:	tbnz	w22, #31, 40f0e4 <__fxstatat@plt+0xc074>
  40ee28:	tbz	w19, #31, 40ee44 <__fxstatat@plt+0xbdd4>
  40ee2c:	cbnz	x20, 40ee44 <__fxstatat@plt+0xbdd4>
  40ee30:	bl	402fd0 <__errno_location@plt>
  40ee34:	mov	w8, #0x9                   	// #9
  40ee38:	str	w8, [x0]
  40ee3c:	mov	w24, #0xffffffff            	// #-1
  40ee40:	b	40f0e8 <__fxstatat@plt+0xc078>
  40ee44:	adrp	x25, 426000 <__fxstatat@plt+0x22f90>
  40ee48:	ldr	w8, [x25, #2744]
  40ee4c:	tbnz	w8, #31, 40ef70 <__fxstatat@plt+0xbf00>
  40ee50:	cmp	w22, #0x2
  40ee54:	b.ne	40eed8 <__fxstatat@plt+0xbe68>  // b.any
  40ee58:	add	x1, sp, #0x48
  40ee5c:	tbnz	w19, #31, 40ee78 <__fxstatat@plt+0xbe08>
  40ee60:	mov	w0, w19
  40ee64:	bl	411d50 <__fxstatat@plt+0xece0>
  40ee68:	cbz	w0, 40ee84 <__fxstatat@plt+0xbe14>
  40ee6c:	mov	w8, wzr
  40ee70:	mov	w24, #0xffffffff            	// #-1
  40ee74:	b	40ef6c <__fxstatat@plt+0xbefc>
  40ee78:	mov	x0, x20
  40ee7c:	bl	411d40 <__fxstatat@plt+0xecd0>
  40ee80:	cbnz	w0, 40ee6c <__fxstatat@plt+0xbdfc>
  40ee84:	mov	x24, x23
  40ee88:	ldr	x8, [x24, #8]!
  40ee8c:	mov	w9, #0x3ffffffe            	// #1073741822
  40ee90:	cmp	x8, x9
  40ee94:	b.ne	40eea8 <__fxstatat@plt+0xbe38>  // b.any
  40ee98:	add	x0, sp, #0x48
  40ee9c:	bl	40e45c <__fxstatat@plt+0xb3ec>
  40eea0:	mov	x8, xzr
  40eea4:	b	40eec8 <__fxstatat@plt+0xbe58>
  40eea8:	mov	x24, x23
  40eeac:	ldr	x8, [x24, #24]!
  40eeb0:	mov	w9, #0x3ffffffe            	// #1073741822
  40eeb4:	cmp	x8, x9
  40eeb8:	b.ne	40eed4 <__fxstatat@plt+0xbe64>  // b.any
  40eebc:	add	x0, sp, #0x48
  40eec0:	bl	40e474 <__fxstatat@plt+0xb404>
  40eec4:	mov	w8, #0x1                   	// #1
  40eec8:	lsl	x8, x8, #4
  40eecc:	str	x0, [x23, x8]
  40eed0:	str	x1, [x24]
  40eed4:	add	w22, w22, #0x1
  40eed8:	tbnz	w19, #31, 40ef20 <__fxstatat@plt+0xbeb0>
  40eedc:	tbnz	w19, #31, 40ef18 <__fxstatat@plt+0xbea8>
  40eee0:	mov	w0, w19
  40eee4:	mov	x1, x23
  40eee8:	bl	402b00 <futimens@plt>
  40eeec:	mov	w24, w0
  40eef0:	cmp	w0, #0x1
  40eef4:	b.lt	40ef04 <__fxstatat@plt+0xbe94>  // b.tstop
  40eef8:	bl	402fd0 <__errno_location@plt>
  40eefc:	mov	w8, #0x26                  	// #38
  40ef00:	str	w8, [x0]
  40ef04:	cbz	w24, 40ef60 <__fxstatat@plt+0xbef0>
  40ef08:	bl	402fd0 <__errno_location@plt>
  40ef0c:	ldr	w8, [x0]
  40ef10:	cmp	w8, #0x26
  40ef14:	b.ne	40ef60 <__fxstatat@plt+0xbef0>  // b.any
  40ef18:	mov	w8, #0x1                   	// #1
  40ef1c:	b	40ef6c <__fxstatat@plt+0xbefc>
  40ef20:	mov	w0, #0xffffff9c            	// #-100
  40ef24:	mov	x1, x20
  40ef28:	mov	x2, x23
  40ef2c:	mov	w3, wzr
  40ef30:	bl	402e40 <utimensat@plt>
  40ef34:	mov	w24, w0
  40ef38:	cmp	w0, #0x1
  40ef3c:	b.lt	40ef4c <__fxstatat@plt+0xbedc>  // b.tstop
  40ef40:	bl	402fd0 <__errno_location@plt>
  40ef44:	mov	w8, #0x26                  	// #38
  40ef48:	str	w8, [x0]
  40ef4c:	cbz	w24, 40ef60 <__fxstatat@plt+0xbef0>
  40ef50:	bl	402fd0 <__errno_location@plt>
  40ef54:	ldr	w8, [x0]
  40ef58:	cmp	w8, #0x26
  40ef5c:	b.eq	40eedc <__fxstatat@plt+0xbe6c>  // b.none
  40ef60:	mov	w8, wzr
  40ef64:	mov	w9, #0x1                   	// #1
  40ef68:	str	w9, [x25, #2744]
  40ef6c:	cbz	w8, 40f0e8 <__fxstatat@plt+0xc078>
  40ef70:	mov	w8, #0xffffffff            	// #-1
  40ef74:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  40ef78:	str	w8, [x25, #2744]
  40ef7c:	str	w8, [x9, #2748]
  40ef80:	cbz	w22, 40efa0 <__fxstatat@plt+0xbf30>
  40ef84:	cmp	w22, #0x3
  40ef88:	b.ne	40f01c <__fxstatat@plt+0xbfac>  // b.any
  40ef8c:	cbz	x21, 40efa0 <__fxstatat@plt+0xbf30>
  40ef90:	add	x0, sp, #0x48
  40ef94:	sub	x1, x29, #0x28
  40ef98:	bl	40f210 <__fxstatat@plt+0xc1a0>
  40ef9c:	tbnz	w0, #0, 40f14c <__fxstatat@plt+0xc0dc>
  40efa0:	ldur	x8, [x29, #-40]
  40efa4:	cbz	x8, 40f034 <__fxstatat@plt+0xbfc4>
  40efa8:	ldr	x9, [x8]
  40efac:	mov	x10, #0xf7cf                	// #63439
  40efb0:	movk	x10, #0xe353, lsl #16
  40efb4:	movk	x10, #0x9ba5, lsl #32
  40efb8:	str	x9, [sp, #40]
  40efbc:	ldr	x9, [x8, #8]
  40efc0:	movk	x10, #0x20c4, lsl #48
  40efc4:	add	x21, sp, #0x28
  40efc8:	smulh	x9, x9, x10
  40efcc:	asr	x11, x9, #7
  40efd0:	add	x9, x11, x9, lsr #63
  40efd4:	str	x9, [sp, #48]
  40efd8:	ldp	x9, x8, [x8, #16]
  40efdc:	smulh	x8, x8, x10
  40efe0:	str	x9, [sp, #56]
  40efe4:	asr	x9, x8, #7
  40efe8:	add	x8, x9, x8, lsr #63
  40efec:	str	x8, [sp, #64]
  40eff0:	tbnz	w19, #31, 40f03c <__fxstatat@plt+0xbfcc>
  40eff4:	mov	w0, w19
  40eff8:	mov	x1, xzr
  40effc:	mov	x2, x21
  40f000:	bl	402ab0 <futimesat@plt>
  40f004:	cbz	w0, 40f054 <__fxstatat@plt+0xbfe4>
  40f008:	cbz	x20, 40f0e4 <__fxstatat@plt+0xc074>
  40f00c:	mov	x0, x20
  40f010:	mov	x1, x21
  40f014:	bl	402f10 <utimes@plt>
  40f018:	b	40f04c <__fxstatat@plt+0xbfdc>
  40f01c:	add	x1, sp, #0x48
  40f020:	tbnz	w19, #31, 40f0d8 <__fxstatat@plt+0xc068>
  40f024:	mov	w0, w19
  40f028:	bl	411d50 <__fxstatat@plt+0xece0>
  40f02c:	cbnz	w0, 40f0e4 <__fxstatat@plt+0xc074>
  40f030:	b	40ef8c <__fxstatat@plt+0xbf1c>
  40f034:	mov	x21, xzr
  40f038:	tbz	w19, #31, 40eff4 <__fxstatat@plt+0xbf84>
  40f03c:	mov	w0, #0xffffff9c            	// #-100
  40f040:	mov	x1, x20
  40f044:	mov	x2, x21
  40f048:	bl	402ab0 <futimesat@plt>
  40f04c:	mov	w24, w0
  40f050:	b	40f0e8 <__fxstatat@plt+0xc078>
  40f054:	cbz	x21, 40f14c <__fxstatat@plt+0xc0dc>
  40f058:	ldr	x25, [x21, #8]
  40f05c:	ldr	x22, [x21, #24]
  40f060:	mov	w23, #0xa11f                	// #41247
  40f064:	movk	w23, #0x7, lsl #16
  40f068:	cmp	x25, x23
  40f06c:	b.gt	40f078 <__fxstatat@plt+0xc008>
  40f070:	cmp	x22, x23
  40f074:	b.le	40f14c <__fxstatat@plt+0xc0dc>
  40f078:	add	x1, sp, #0x48
  40f07c:	mov	w0, w19
  40f080:	bl	411d50 <__fxstatat@plt+0xece0>
  40f084:	cbnz	w0, 40f14c <__fxstatat@plt+0xc0dc>
  40f088:	ldr	q0, [x21]
  40f08c:	add	x9, x21, #0x10
  40f090:	ldr	x8, [x21]
  40f094:	ldr	x21, [x21, #16]
  40f098:	str	q0, [sp]
  40f09c:	ldr	q0, [x9]
  40f0a0:	ldr	x9, [sp, #144]
  40f0a4:	ldr	x24, [sp, #160]
  40f0a8:	mov	x20, xzr
  40f0ac:	cmp	x25, x23
  40f0b0:	str	q0, [sp, #16]
  40f0b4:	b.le	40f110 <__fxstatat@plt+0xc0a0>
  40f0b8:	sub	x8, x9, x8
  40f0bc:	cmp	x8, #0x1
  40f0c0:	b.ne	40f110 <__fxstatat@plt+0xc0a0>  // b.any
  40f0c4:	add	x0, sp, #0x48
  40f0c8:	bl	40e43c <__fxstatat@plt+0xb3cc>
  40f0cc:	cbz	x0, 40f108 <__fxstatat@plt+0xc098>
  40f0d0:	mov	x20, xzr
  40f0d4:	b	40f110 <__fxstatat@plt+0xc0a0>
  40f0d8:	mov	x0, x20
  40f0dc:	bl	411d40 <__fxstatat@plt+0xecd0>
  40f0e0:	cbz	w0, 40ef8c <__fxstatat@plt+0xbf1c>
  40f0e4:	mov	w24, #0xffffffff            	// #-1
  40f0e8:	mov	w0, w24
  40f0ec:	ldp	x20, x19, [sp, #304]
  40f0f0:	ldp	x22, x21, [sp, #288]
  40f0f4:	ldp	x24, x23, [sp, #272]
  40f0f8:	ldp	x28, x25, [sp, #256]
  40f0fc:	ldp	x29, x30, [sp, #240]
  40f100:	add	sp, sp, #0x140
  40f104:	ret
  40f108:	mov	x20, sp
  40f10c:	str	xzr, [sp, #8]
  40f110:	cmp	x22, x23
  40f114:	b.le	40f138 <__fxstatat@plt+0xc0c8>
  40f118:	sub	x8, x24, x21
  40f11c:	cmp	x8, #0x1
  40f120:	b.ne	40f138 <__fxstatat@plt+0xc0c8>  // b.any
  40f124:	add	x0, sp, #0x48
  40f128:	bl	40e44c <__fxstatat@plt+0xb3dc>
  40f12c:	cbnz	x0, 40f138 <__fxstatat@plt+0xc0c8>
  40f130:	mov	x20, sp
  40f134:	str	xzr, [sp, #24]
  40f138:	cbz	x20, 40f14c <__fxstatat@plt+0xc0dc>
  40f13c:	mov	w0, w19
  40f140:	mov	x1, xzr
  40f144:	mov	x2, x20
  40f148:	bl	402ab0 <futimesat@plt>
  40f14c:	mov	w24, wzr
  40f150:	b	40f0e8 <__fxstatat@plt+0xc078>
  40f154:	stp	x29, x30, [sp, #-16]!
  40f158:	ldr	x10, [x0, #8]
  40f15c:	mov	w9, #0xca00                	// #51712
  40f160:	movk	w9, #0x3b9a, lsl #16
  40f164:	mov	x29, sp
  40f168:	cmp	x10, x9
  40f16c:	and	x11, x10, #0xfffffffffffffffe
  40f170:	b.cc	40f180 <__fxstatat@plt+0xc110>  // b.lo, b.ul, b.last
  40f174:	mov	w8, #0x3ffffffe            	// #1073741822
  40f178:	cmp	x11, x8
  40f17c:	b.ne	40f19c <__fxstatat@plt+0xc12c>  // b.any
  40f180:	ldr	x8, [x0, #24]
  40f184:	cmp	x8, x9
  40f188:	and	x9, x8, #0xfffffffffffffffe
  40f18c:	b.cc	40f1b4 <__fxstatat@plt+0xc144>  // b.lo, b.ul, b.last
  40f190:	mov	w12, #0x3ffffffe            	// #1073741822
  40f194:	cmp	x9, x12
  40f198:	b.eq	40f1b4 <__fxstatat@plt+0xc144>  // b.none
  40f19c:	bl	402fd0 <__errno_location@plt>
  40f1a0:	mov	w8, #0x16                  	// #22
  40f1a4:	str	w8, [x0]
  40f1a8:	mov	w0, #0xffffffff            	// #-1
  40f1ac:	ldp	x29, x30, [sp], #16
  40f1b0:	ret
  40f1b4:	mov	w12, #0x3ffffffe            	// #1073741822
  40f1b8:	cmp	x11, x12
  40f1bc:	b.ne	40f1d8 <__fxstatat@plt+0xc168>  // b.any
  40f1c0:	mov	w11, #0x3ffffffe            	// #1073741822
  40f1c4:	cmp	x10, x11
  40f1c8:	cset	w10, eq  // eq = none
  40f1cc:	mov	w11, #0x1                   	// #1
  40f1d0:	str	xzr, [x0]
  40f1d4:	b	40f1e0 <__fxstatat@plt+0xc170>
  40f1d8:	mov	w11, wzr
  40f1dc:	mov	w10, wzr
  40f1e0:	mov	w12, #0x3ffffffe            	// #1073741822
  40f1e4:	cmp	x9, x12
  40f1e8:	b.ne	40f200 <__fxstatat@plt+0xc190>  // b.any
  40f1ec:	mov	w9, #0x3ffffffe            	// #1073741822
  40f1f0:	cmp	x8, x9
  40f1f4:	cinc	w10, w10, eq  // eq = none
  40f1f8:	mov	w11, #0x1                   	// #1
  40f1fc:	str	xzr, [x0, #16]
  40f200:	cmp	w10, #0x1
  40f204:	cinc	w0, w11, eq  // eq = none
  40f208:	ldp	x29, x30, [sp], #16
  40f20c:	ret
  40f210:	stp	x29, x30, [sp, #-32]!
  40f214:	stp	x20, x19, [sp, #16]
  40f218:	ldr	x19, [x1]
  40f21c:	mov	w9, #0x3fffffff            	// #1073741823
  40f220:	mov	x20, x0
  40f224:	mov	x29, sp
  40f228:	ldr	x8, [x19, #8]
  40f22c:	cmp	x8, x9
  40f230:	b.eq	40f270 <__fxstatat@plt+0xc200>  // b.none
  40f234:	mov	w9, #0x3ffffffe            	// #1073741822
  40f238:	cmp	x8, x9
  40f23c:	b.ne	40f2bc <__fxstatat@plt+0xc24c>  // b.any
  40f240:	ldr	x9, [x19, #24]
  40f244:	mov	w10, #0x3ffffffe            	// #1073741822
  40f248:	cmp	x9, x10
  40f24c:	b.ne	40f258 <__fxstatat@plt+0xc1e8>  // b.any
  40f250:	mov	w0, #0x1                   	// #1
  40f254:	b	40f2fc <__fxstatat@plt+0xc28c>
  40f258:	mov	w9, #0x3ffffffe            	// #1073741822
  40f25c:	cmp	x8, x9
  40f260:	b.eq	40f2a4 <__fxstatat@plt+0xc234>  // b.none
  40f264:	mov	w9, #0x3fffffff            	// #1073741823
  40f268:	cmp	x8, x9
  40f26c:	b.ne	40f2bc <__fxstatat@plt+0xc24c>  // b.any
  40f270:	ldr	x9, [x19, #24]
  40f274:	mov	w10, #0x3fffffff            	// #1073741823
  40f278:	cmp	x9, x10
  40f27c:	b.ne	40f28c <__fxstatat@plt+0xc21c>  // b.any
  40f280:	mov	w0, wzr
  40f284:	str	xzr, [x1]
  40f288:	b	40f2fc <__fxstatat@plt+0xc28c>
  40f28c:	mov	w9, #0x3fffffff            	// #1073741823
  40f290:	cmp	x8, x9
  40f294:	b.eq	40f2b4 <__fxstatat@plt+0xc244>  // b.none
  40f298:	mov	w9, #0x3ffffffe            	// #1073741822
  40f29c:	cmp	x8, x9
  40f2a0:	b.ne	40f2bc <__fxstatat@plt+0xc24c>  // b.any
  40f2a4:	mov	x0, x20
  40f2a8:	bl	40e45c <__fxstatat@plt+0xb3ec>
  40f2ac:	stp	x0, x1, [x19]
  40f2b0:	b	40f2bc <__fxstatat@plt+0xc24c>
  40f2b4:	mov	x0, x19
  40f2b8:	bl	410948 <__fxstatat@plt+0xd8d8>
  40f2bc:	ldr	x8, [x19, #24]
  40f2c0:	mov	w9, #0x3fffffff            	// #1073741823
  40f2c4:	cmp	x8, x9
  40f2c8:	b.eq	40f2f0 <__fxstatat@plt+0xc280>  // b.none
  40f2cc:	mov	w9, #0x3ffffffe            	// #1073741822
  40f2d0:	cmp	x8, x9
  40f2d4:	b.ne	40f2f8 <__fxstatat@plt+0xc288>  // b.any
  40f2d8:	mov	x0, x20
  40f2dc:	bl	40e474 <__fxstatat@plt+0xb404>
  40f2e0:	mov	x8, x0
  40f2e4:	mov	w0, wzr
  40f2e8:	stp	x8, x1, [x19, #16]
  40f2ec:	b	40f2fc <__fxstatat@plt+0xc28c>
  40f2f0:	add	x0, x19, #0x10
  40f2f4:	bl	410948 <__fxstatat@plt+0xd8d8>
  40f2f8:	mov	w0, wzr
  40f2fc:	ldp	x20, x19, [sp, #16]
  40f300:	ldp	x29, x30, [sp], #32
  40f304:	ret
  40f308:	stp	x29, x30, [sp, #-16]!
  40f30c:	mov	x2, x1
  40f310:	mov	x1, x0
  40f314:	mov	w0, #0xffffffff            	// #-1
  40f318:	mov	x29, sp
  40f31c:	bl	40edc0 <__fxstatat@plt+0xbd50>
  40f320:	ldp	x29, x30, [sp], #16
  40f324:	ret
  40f328:	sub	sp, sp, #0xf0
  40f32c:	stp	x29, x30, [sp, #176]
  40f330:	add	x29, sp, #0xb0
  40f334:	sub	x8, x29, #0x20
  40f338:	cmp	x1, #0x0
  40f33c:	stp	x22, x21, [sp, #208]
  40f340:	stp	x20, x19, [sp, #224]
  40f344:	mov	x20, x1
  40f348:	mov	x19, x0
  40f34c:	csel	x22, xzr, x8, eq  // eq = none
  40f350:	stp	x24, x23, [sp, #192]
  40f354:	stur	x22, [x29, #-40]
  40f358:	cbz	x1, 40f380 <__fxstatat@plt+0xc310>
  40f35c:	ldr	q0, [x20]
  40f360:	mov	x0, x22
  40f364:	str	q0, [x8]
  40f368:	ldr	q0, [x20, #16]
  40f36c:	str	q0, [x8, #16]
  40f370:	bl	40f154 <__fxstatat@plt+0xc0e4>
  40f374:	mov	w21, w0
  40f378:	tbz	w21, #31, 40f388 <__fxstatat@plt+0xc318>
  40f37c:	b	40f4d8 <__fxstatat@plt+0xc468>
  40f380:	mov	w21, wzr
  40f384:	tbnz	w21, #31, 40f4d8 <__fxstatat@plt+0xc468>
  40f388:	adrp	x23, 426000 <__fxstatat@plt+0x22f90>
  40f38c:	ldr	w8, [x23, #2748]
  40f390:	tbnz	w8, #31, 40f46c <__fxstatat@plt+0xc3fc>
  40f394:	cmp	w21, #0x2
  40f398:	b.ne	40f40c <__fxstatat@plt+0xc39c>  // b.any
  40f39c:	add	x1, sp, #0x8
  40f3a0:	mov	x0, x19
  40f3a4:	bl	411d60 <__fxstatat@plt+0xecf0>
  40f3a8:	cbz	w0, 40f3b8 <__fxstatat@plt+0xc348>
  40f3ac:	mov	w8, wzr
  40f3b0:	mov	w22, #0xffffffff            	// #-1
  40f3b4:	b	40f468 <__fxstatat@plt+0xc3f8>
  40f3b8:	mov	x24, x22
  40f3bc:	ldr	x8, [x24, #8]!
  40f3c0:	mov	w9, #0x3ffffffe            	// #1073741822
  40f3c4:	cmp	x8, x9
  40f3c8:	b.ne	40f3dc <__fxstatat@plt+0xc36c>  // b.any
  40f3cc:	add	x0, sp, #0x8
  40f3d0:	bl	40e45c <__fxstatat@plt+0xb3ec>
  40f3d4:	mov	x8, xzr
  40f3d8:	b	40f3fc <__fxstatat@plt+0xc38c>
  40f3dc:	mov	x24, x22
  40f3e0:	ldr	x8, [x24, #24]!
  40f3e4:	mov	w9, #0x3ffffffe            	// #1073741822
  40f3e8:	cmp	x8, x9
  40f3ec:	b.ne	40f408 <__fxstatat@plt+0xc398>  // b.any
  40f3f0:	add	x0, sp, #0x8
  40f3f4:	bl	40e474 <__fxstatat@plt+0xb404>
  40f3f8:	mov	w8, #0x1                   	// #1
  40f3fc:	lsl	x8, x8, #4
  40f400:	str	x0, [x22, x8]
  40f404:	str	x1, [x24]
  40f408:	add	w21, w21, #0x1
  40f40c:	mov	w0, #0xffffff9c            	// #-100
  40f410:	mov	w3, #0x100                 	// #256
  40f414:	mov	x1, x19
  40f418:	mov	x2, x22
  40f41c:	bl	402e40 <utimensat@plt>
  40f420:	mov	w22, w0
  40f424:	cmp	w0, #0x1
  40f428:	b.lt	40f438 <__fxstatat@plt+0xc3c8>  // b.tstop
  40f42c:	bl	402fd0 <__errno_location@plt>
  40f430:	mov	w8, #0x26                  	// #38
  40f434:	str	w8, [x0]
  40f438:	cbz	w22, 40f454 <__fxstatat@plt+0xc3e4>
  40f43c:	bl	402fd0 <__errno_location@plt>
  40f440:	ldr	w8, [x0]
  40f444:	cmp	w8, #0x26
  40f448:	b.ne	40f454 <__fxstatat@plt+0xc3e4>  // b.any
  40f44c:	mov	w8, #0x1                   	// #1
  40f450:	b	40f468 <__fxstatat@plt+0xc3f8>
  40f454:	mov	w8, wzr
  40f458:	adrp	x9, 426000 <__fxstatat@plt+0x22f90>
  40f45c:	mov	w10, #0x1                   	// #1
  40f460:	str	w10, [x9, #2744]
  40f464:	str	w10, [x23, #2748]
  40f468:	cbz	w8, 40f4dc <__fxstatat@plt+0xc46c>
  40f46c:	mov	w8, #0xffffffff            	// #-1
  40f470:	str	w8, [x23, #2748]
  40f474:	cbz	w21, 40f4ac <__fxstatat@plt+0xc43c>
  40f478:	cmp	w21, #0x3
  40f47c:	b.eq	40f490 <__fxstatat@plt+0xc420>  // b.none
  40f480:	add	x1, sp, #0x8
  40f484:	mov	x0, x19
  40f488:	bl	411d60 <__fxstatat@plt+0xecf0>
  40f48c:	cbnz	w0, 40f4d8 <__fxstatat@plt+0xc468>
  40f490:	cbz	x20, 40f4bc <__fxstatat@plt+0xc44c>
  40f494:	add	x0, sp, #0x8
  40f498:	sub	x1, x29, #0x28
  40f49c:	bl	40f210 <__fxstatat@plt+0xc1a0>
  40f4a0:	tbz	w0, #0, 40f4bc <__fxstatat@plt+0xc44c>
  40f4a4:	mov	w22, wzr
  40f4a8:	b	40f4dc <__fxstatat@plt+0xc46c>
  40f4ac:	add	x1, sp, #0x8
  40f4b0:	mov	x0, x19
  40f4b4:	bl	411d60 <__fxstatat@plt+0xecf0>
  40f4b8:	cbnz	w0, 40f4d8 <__fxstatat@plt+0xc468>
  40f4bc:	ldr	w8, [sp, #24]
  40f4c0:	and	w8, w8, #0xf000
  40f4c4:	cmp	w8, #0xa, lsl #12
  40f4c8:	b.ne	40f4f8 <__fxstatat@plt+0xc488>  // b.any
  40f4cc:	bl	402fd0 <__errno_location@plt>
  40f4d0:	mov	w8, #0x26                  	// #38
  40f4d4:	str	w8, [x0]
  40f4d8:	mov	w22, #0xffffffff            	// #-1
  40f4dc:	mov	w0, w22
  40f4e0:	ldp	x20, x19, [sp, #224]
  40f4e4:	ldp	x22, x21, [sp, #208]
  40f4e8:	ldp	x24, x23, [sp, #192]
  40f4ec:	ldp	x29, x30, [sp, #176]
  40f4f0:	add	sp, sp, #0xf0
  40f4f4:	ret
  40f4f8:	ldur	x2, [x29, #-40]
  40f4fc:	mov	w0, #0xffffffff            	// #-1
  40f500:	mov	x1, x19
  40f504:	bl	40edc0 <__fxstatat@plt+0xbd50>
  40f508:	mov	w22, w0
  40f50c:	b	40f4dc <__fxstatat@plt+0xc46c>
  40f510:	sub	sp, sp, #0x30
  40f514:	stp	x29, x30, [sp, #32]
  40f518:	ldp	q1, q0, [x3]
  40f51c:	mov	x4, x2
  40f520:	mov	x5, sp
  40f524:	mov	x2, xzr
  40f528:	mov	w3, wzr
  40f52c:	add	x29, sp, #0x20
  40f530:	stp	q1, q0, [sp]
  40f534:	bl	40f544 <__fxstatat@plt+0xc4d4>
  40f538:	ldp	x29, x30, [sp, #32]
  40f53c:	add	sp, sp, #0x30
  40f540:	ret
  40f544:	sub	sp, sp, #0x60
  40f548:	stp	x29, x30, [sp, #32]
  40f54c:	str	x23, [sp, #48]
  40f550:	stp	x22, x21, [sp, #64]
  40f554:	stp	x20, x19, [sp, #80]
  40f558:	ldp	q1, q0, [x5]
  40f55c:	mov	w20, w1
  40f560:	mov	w23, w0
  40f564:	mov	x1, sp
  40f568:	mov	x0, x4
  40f56c:	add	x29, sp, #0x20
  40f570:	mov	w21, w3
  40f574:	mov	x22, x2
  40f578:	stp	q1, q0, [sp]
  40f57c:	bl	40fd00 <__fxstatat@plt+0xcc90>
  40f580:	cbz	x0, 40f5e8 <__fxstatat@plt+0xc578>
  40f584:	mov	x19, x0
  40f588:	cbz	x22, 40f5b0 <__fxstatat@plt+0xc540>
  40f58c:	adrp	x4, 414000 <__fxstatat@plt+0x10f90>
  40f590:	add	x4, x4, #0x134
  40f594:	mov	w0, w23
  40f598:	mov	w1, w20
  40f59c:	mov	x2, x22
  40f5a0:	mov	w3, w21
  40f5a4:	mov	x5, x19
  40f5a8:	bl	403030 <error_at_line@plt>
  40f5ac:	b	40f5c8 <__fxstatat@plt+0xc558>
  40f5b0:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40f5b4:	add	x2, x2, #0x134
  40f5b8:	mov	w0, w23
  40f5bc:	mov	w1, w20
  40f5c0:	mov	x3, x19
  40f5c4:	bl	4028e0 <error@plt>
  40f5c8:	mov	x0, x19
  40f5cc:	bl	402db0 <free@plt>
  40f5d0:	ldp	x20, x19, [sp, #80]
  40f5d4:	ldp	x22, x21, [sp, #64]
  40f5d8:	ldr	x23, [sp, #48]
  40f5dc:	ldp	x29, x30, [sp, #32]
  40f5e0:	add	sp, sp, #0x60
  40f5e4:	ret
  40f5e8:	bl	402fd0 <__errno_location@plt>
  40f5ec:	ldr	w19, [x0]
  40f5f0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f5f4:	add	x1, x1, #0xb30
  40f5f8:	mov	w2, #0x5                   	// #5
  40f5fc:	mov	x0, xzr
  40f600:	bl	402f30 <dcgettext@plt>
  40f604:	mov	x2, x0
  40f608:	mov	w0, wzr
  40f60c:	mov	w1, w19
  40f610:	bl	4028e0 <error@plt>
  40f614:	bl	402c90 <abort@plt>
  40f618:	sub	sp, sp, #0x50
  40f61c:	str	x21, [sp, #48]
  40f620:	stp	x20, x19, [sp, #64]
  40f624:	mov	x21, x5
  40f628:	mov	x20, x4
  40f62c:	mov	x5, x3
  40f630:	mov	x4, x2
  40f634:	mov	x19, x0
  40f638:	stp	x29, x30, [sp, #32]
  40f63c:	add	x29, sp, #0x20
  40f640:	cbz	x1, 40f660 <__fxstatat@plt+0xc5f0>
  40f644:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40f648:	mov	x3, x1
  40f64c:	add	x2, x2, #0xb5a
  40f650:	mov	w1, #0x1                   	// #1
  40f654:	mov	x0, x19
  40f658:	bl	402d20 <__fprintf_chk@plt>
  40f65c:	b	40f67c <__fxstatat@plt+0xc60c>
  40f660:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40f664:	add	x2, x2, #0xb66
  40f668:	mov	w1, #0x1                   	// #1
  40f66c:	mov	x0, x19
  40f670:	mov	x3, x4
  40f674:	mov	x4, x5
  40f678:	bl	402d20 <__fprintf_chk@plt>
  40f67c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f680:	add	x1, x1, #0xb6d
  40f684:	mov	w2, #0x5                   	// #5
  40f688:	mov	x0, xzr
  40f68c:	bl	402f30 <dcgettext@plt>
  40f690:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40f694:	mov	x3, x0
  40f698:	add	x2, x2, #0xe38
  40f69c:	mov	w1, #0x1                   	// #1
  40f6a0:	mov	w4, #0x7e3                 	// #2019
  40f6a4:	mov	x0, x19
  40f6a8:	bl	402d20 <__fprintf_chk@plt>
  40f6ac:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f6b0:	add	x1, x1, #0xb71
  40f6b4:	mov	w2, #0x5                   	// #5
  40f6b8:	mov	x0, xzr
  40f6bc:	bl	402f30 <dcgettext@plt>
  40f6c0:	mov	x1, x19
  40f6c4:	bl	402f40 <fputs_unlocked@plt>
  40f6c8:	cmp	x21, #0x9
  40f6cc:	b.hi	40f714 <__fxstatat@plt+0xc6a4>  // b.pmore
  40f6d0:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  40f6d4:	add	x8, x8, #0xb50
  40f6d8:	adr	x9, 40f6e8 <__fxstatat@plt+0xc678>
  40f6dc:	ldrb	w10, [x8, x21]
  40f6e0:	add	x9, x9, x10, lsl #2
  40f6e4:	br	x9
  40f6e8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f6ec:	add	x1, x1, #0xc3d
  40f6f0:	mov	w2, #0x5                   	// #5
  40f6f4:	mov	x0, xzr
  40f6f8:	bl	402f30 <dcgettext@plt>
  40f6fc:	ldr	x3, [x20]
  40f700:	mov	x2, x0
  40f704:	mov	w1, #0x1                   	// #1
  40f708:	mov	x0, x19
  40f70c:	bl	402d20 <__fprintf_chk@plt>
  40f710:	b	40f8ac <__fxstatat@plt+0xc83c>
  40f714:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f718:	add	x1, x1, #0xd7c
  40f71c:	b	40f840 <__fxstatat@plt+0xc7d0>
  40f720:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f724:	add	x1, x1, #0xc4d
  40f728:	mov	w2, #0x5                   	// #5
  40f72c:	mov	x0, xzr
  40f730:	bl	402f30 <dcgettext@plt>
  40f734:	ldp	x3, x4, [x20]
  40f738:	mov	x2, x0
  40f73c:	mov	w1, #0x1                   	// #1
  40f740:	mov	x0, x19
  40f744:	bl	402d20 <__fprintf_chk@plt>
  40f748:	b	40f8ac <__fxstatat@plt+0xc83c>
  40f74c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f750:	add	x1, x1, #0xc64
  40f754:	mov	w2, #0x5                   	// #5
  40f758:	mov	x0, xzr
  40f75c:	bl	402f30 <dcgettext@plt>
  40f760:	ldp	x3, x4, [x20]
  40f764:	ldr	x5, [x20, #16]
  40f768:	mov	x2, x0
  40f76c:	mov	w1, #0x1                   	// #1
  40f770:	mov	x0, x19
  40f774:	bl	402d20 <__fprintf_chk@plt>
  40f778:	b	40f8ac <__fxstatat@plt+0xc83c>
  40f77c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f780:	add	x1, x1, #0xc80
  40f784:	mov	w2, #0x5                   	// #5
  40f788:	mov	x0, xzr
  40f78c:	bl	402f30 <dcgettext@plt>
  40f790:	ldp	x3, x4, [x20]
  40f794:	ldp	x5, x6, [x20, #16]
  40f798:	mov	x2, x0
  40f79c:	mov	w1, #0x1                   	// #1
  40f7a0:	mov	x0, x19
  40f7a4:	bl	402d20 <__fprintf_chk@plt>
  40f7a8:	b	40f8ac <__fxstatat@plt+0xc83c>
  40f7ac:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f7b0:	add	x1, x1, #0xca0
  40f7b4:	mov	w2, #0x5                   	// #5
  40f7b8:	mov	x0, xzr
  40f7bc:	bl	402f30 <dcgettext@plt>
  40f7c0:	ldp	x3, x4, [x20]
  40f7c4:	ldp	x5, x6, [x20, #16]
  40f7c8:	ldr	x7, [x20, #32]
  40f7cc:	mov	x2, x0
  40f7d0:	mov	w1, #0x1                   	// #1
  40f7d4:	b	40f8a4 <__fxstatat@plt+0xc834>
  40f7d8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f7dc:	add	x1, x1, #0xcc4
  40f7e0:	mov	w2, #0x5                   	// #5
  40f7e4:	mov	x0, xzr
  40f7e8:	bl	402f30 <dcgettext@plt>
  40f7ec:	ldp	x3, x4, [x20]
  40f7f0:	ldp	x5, x6, [x20, #16]
  40f7f4:	ldp	x7, x8, [x20, #32]
  40f7f8:	mov	x2, x0
  40f7fc:	b	40f82c <__fxstatat@plt+0xc7bc>
  40f800:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f804:	add	x1, x1, #0xcec
  40f808:	mov	w2, #0x5                   	// #5
  40f80c:	mov	x0, xzr
  40f810:	bl	402f30 <dcgettext@plt>
  40f814:	ldr	x9, [x20, #48]
  40f818:	ldp	x3, x4, [x20]
  40f81c:	ldp	x5, x6, [x20, #16]
  40f820:	ldp	x7, x8, [x20, #32]
  40f824:	mov	x2, x0
  40f828:	str	x9, [sp, #8]
  40f82c:	mov	w1, #0x1                   	// #1
  40f830:	str	x8, [sp]
  40f834:	b	40f8a4 <__fxstatat@plt+0xc834>
  40f838:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f83c:	add	x1, x1, #0xd48
  40f840:	mov	w2, #0x5                   	// #5
  40f844:	mov	x0, xzr
  40f848:	bl	402f30 <dcgettext@plt>
  40f84c:	ldp	x3, x4, [x20]
  40f850:	ldp	x5, x6, [x20, #16]
  40f854:	ldr	x7, [x20, #32]
  40f858:	ldur	q0, [x20, #40]
  40f85c:	ldp	x8, x9, [x20, #56]
  40f860:	mov	x2, x0
  40f864:	str	x9, [sp, #24]
  40f868:	b	40f898 <__fxstatat@plt+0xc828>
  40f86c:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f870:	add	x1, x1, #0xd18
  40f874:	mov	w2, #0x5                   	// #5
  40f878:	mov	x0, xzr
  40f87c:	bl	402f30 <dcgettext@plt>
  40f880:	ldp	x3, x4, [x20]
  40f884:	ldp	x5, x6, [x20, #16]
  40f888:	ldr	x7, [x20, #32]
  40f88c:	ldur	q0, [x20, #40]
  40f890:	ldr	x8, [x20, #56]
  40f894:	mov	x2, x0
  40f898:	mov	w1, #0x1                   	// #1
  40f89c:	str	x8, [sp, #16]
  40f8a0:	str	q0, [sp]
  40f8a4:	mov	x0, x19
  40f8a8:	bl	402d20 <__fprintf_chk@plt>
  40f8ac:	ldp	x20, x19, [sp, #64]
  40f8b0:	ldr	x21, [sp, #48]
  40f8b4:	ldp	x29, x30, [sp, #32]
  40f8b8:	add	sp, sp, #0x50
  40f8bc:	ret
  40f8c0:	stp	x29, x30, [sp, #-16]!
  40f8c4:	mov	x8, xzr
  40f8c8:	mov	x29, sp
  40f8cc:	ldr	x9, [x4, x8, lsl #3]
  40f8d0:	add	x8, x8, #0x1
  40f8d4:	cbnz	x9, 40f8cc <__fxstatat@plt+0xc85c>
  40f8d8:	sub	x5, x8, #0x1
  40f8dc:	bl	40f618 <__fxstatat@plt+0xc5a8>
  40f8e0:	ldp	x29, x30, [sp], #16
  40f8e4:	ret
  40f8e8:	sub	sp, sp, #0x60
  40f8ec:	mov	x5, xzr
  40f8f0:	mov	x8, sp
  40f8f4:	stp	x29, x30, [sp, #80]
  40f8f8:	add	x29, sp, #0x50
  40f8fc:	ldrsw	x9, [x4, #24]
  40f900:	tbz	w9, #31, 40f914 <__fxstatat@plt+0xc8a4>
  40f904:	add	w10, w9, #0x8
  40f908:	cmp	w10, #0x0
  40f90c:	str	w10, [x4, #24]
  40f910:	b.le	40f93c <__fxstatat@plt+0xc8cc>
  40f914:	ldr	x9, [x4]
  40f918:	add	x10, x9, #0x8
  40f91c:	str	x10, [x4]
  40f920:	ldr	x9, [x9]
  40f924:	str	x9, [x8, x5, lsl #3]
  40f928:	cbz	x9, 40f948 <__fxstatat@plt+0xc8d8>
  40f92c:	add	x5, x5, #0x1
  40f930:	cmp	x5, #0xa
  40f934:	b.ne	40f8fc <__fxstatat@plt+0xc88c>  // b.any
  40f938:	b	40f948 <__fxstatat@plt+0xc8d8>
  40f93c:	ldr	x10, [x4, #8]
  40f940:	add	x9, x10, x9
  40f944:	b	40f920 <__fxstatat@plt+0xc8b0>
  40f948:	mov	x4, sp
  40f94c:	bl	40f618 <__fxstatat@plt+0xc5a8>
  40f950:	ldp	x29, x30, [sp, #80]
  40f954:	add	sp, sp, #0x60
  40f958:	ret
  40f95c:	sub	sp, sp, #0xf0
  40f960:	stp	x29, x30, [sp, #224]
  40f964:	add	x29, sp, #0xe0
  40f968:	mov	x8, #0xffffffffffffffe0    	// #-32
  40f96c:	mov	x9, sp
  40f970:	sub	x10, x29, #0x60
  40f974:	movk	x8, #0xff80, lsl #32
  40f978:	add	x11, x29, #0x10
  40f97c:	add	x9, x9, #0x80
  40f980:	add	x10, x10, #0x20
  40f984:	stp	x9, x8, [x29, #-16]
  40f988:	stp	x11, x10, [x29, #-32]
  40f98c:	stp	x4, x5, [x29, #-96]
  40f990:	stp	x6, x7, [x29, #-80]
  40f994:	stp	q0, q1, [sp]
  40f998:	ldp	q0, q1, [x29, #-32]
  40f99c:	sub	x4, x29, #0x40
  40f9a0:	stp	q2, q3, [sp, #32]
  40f9a4:	stp	q4, q5, [sp, #64]
  40f9a8:	stp	q6, q7, [sp, #96]
  40f9ac:	stp	q0, q1, [x29, #-64]
  40f9b0:	bl	40f8e8 <__fxstatat@plt+0xc878>
  40f9b4:	ldp	x29, x30, [sp, #224]
  40f9b8:	add	sp, sp, #0xf0
  40f9bc:	ret
  40f9c0:	stp	x29, x30, [sp, #-16]!
  40f9c4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f9c8:	add	x1, x1, #0xdb8
  40f9cc:	mov	w2, #0x5                   	// #5
  40f9d0:	mov	x0, xzr
  40f9d4:	mov	x29, sp
  40f9d8:	bl	402f30 <dcgettext@plt>
  40f9dc:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40f9e0:	mov	x1, x0
  40f9e4:	add	x2, x2, #0xdcd
  40f9e8:	mov	w0, #0x1                   	// #1
  40f9ec:	bl	402b40 <__printf_chk@plt>
  40f9f0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40f9f4:	add	x1, x1, #0xde3
  40f9f8:	mov	w2, #0x5                   	// #5
  40f9fc:	mov	x0, xzr
  40fa00:	bl	402f30 <dcgettext@plt>
  40fa04:	adrp	x2, 413000 <__fxstatat@plt+0xff90>
  40fa08:	adrp	x3, 413000 <__fxstatat@plt+0xff90>
  40fa0c:	mov	x1, x0
  40fa10:	add	x2, x2, #0x619
  40fa14:	add	x3, x3, #0x9db
  40fa18:	mov	w0, #0x1                   	// #1
  40fa1c:	bl	402b40 <__printf_chk@plt>
  40fa20:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40fa24:	add	x1, x1, #0xdf7
  40fa28:	mov	w2, #0x5                   	// #5
  40fa2c:	mov	x0, xzr
  40fa30:	bl	402f30 <dcgettext@plt>
  40fa34:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40fa38:	ldr	x1, [x8, #1192]
  40fa3c:	bl	402f40 <fputs_unlocked@plt>
  40fa40:	ldp	x29, x30, [sp], #16
  40fa44:	ret
  40fa48:	stp	x29, x30, [sp, #-32]!
  40fa4c:	stp	x20, x19, [sp, #16]
  40fa50:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  40fa54:	ldrb	w8, [x19, #2752]
  40fa58:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  40fa5c:	mov	x29, sp
  40fa60:	tbnz	w8, #0, 40fa7c <__fxstatat@plt+0xca0c>
  40fa64:	bl	402910 <geteuid@plt>
  40fa68:	cmp	w0, #0x0
  40fa6c:	mov	w8, #0x1                   	// #1
  40fa70:	cset	w9, eq  // eq = none
  40fa74:	strb	w9, [x20, #2756]
  40fa78:	strb	w8, [x19, #2752]
  40fa7c:	ldrb	w0, [x20, #2756]
  40fa80:	ldp	x20, x19, [sp, #16]
  40fa84:	ldp	x29, x30, [sp], #32
  40fa88:	ret
  40fa8c:	stp	x29, x30, [sp, #-16]!
  40fa90:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40fa94:	udiv	x8, x8, x1
  40fa98:	cmp	x8, x0
  40fa9c:	mov	x29, sp
  40faa0:	b.cc	40fab4 <__fxstatat@plt+0xca44>  // b.lo, b.ul, b.last
  40faa4:	mul	x0, x1, x0
  40faa8:	bl	40fab8 <__fxstatat@plt+0xca48>
  40faac:	ldp	x29, x30, [sp], #16
  40fab0:	ret
  40fab4:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40fab8:	stp	x29, x30, [sp, #-32]!
  40fabc:	str	x19, [sp, #16]
  40fac0:	mov	x29, sp
  40fac4:	mov	x19, x0
  40fac8:	bl	402aa0 <malloc@plt>
  40facc:	cbz	x19, 40fad4 <__fxstatat@plt+0xca64>
  40fad0:	cbz	x0, 40fae0 <__fxstatat@plt+0xca70>
  40fad4:	ldr	x19, [sp, #16]
  40fad8:	ldp	x29, x30, [sp], #32
  40fadc:	ret
  40fae0:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40fae4:	stp	x29, x30, [sp, #-16]!
  40fae8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40faec:	udiv	x8, x8, x2
  40faf0:	cmp	x8, x1
  40faf4:	mov	x29, sp
  40faf8:	b.cc	40fb0c <__fxstatat@plt+0xca9c>  // b.lo, b.ul, b.last
  40fafc:	mul	x1, x2, x1
  40fb00:	bl	40fb10 <__fxstatat@plt+0xcaa0>
  40fb04:	ldp	x29, x30, [sp], #16
  40fb08:	ret
  40fb0c:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40fb10:	stp	x29, x30, [sp, #-32]!
  40fb14:	str	x19, [sp, #16]
  40fb18:	mov	x19, x1
  40fb1c:	mov	x29, sp
  40fb20:	cbz	x0, 40fb34 <__fxstatat@plt+0xcac4>
  40fb24:	cbnz	x19, 40fb34 <__fxstatat@plt+0xcac4>
  40fb28:	bl	402db0 <free@plt>
  40fb2c:	mov	x0, xzr
  40fb30:	b	40fb44 <__fxstatat@plt+0xcad4>
  40fb34:	mov	x1, x19
  40fb38:	bl	402be0 <realloc@plt>
  40fb3c:	cbz	x19, 40fb44 <__fxstatat@plt+0xcad4>
  40fb40:	cbz	x0, 40fb50 <__fxstatat@plt+0xcae0>
  40fb44:	ldr	x19, [sp, #16]
  40fb48:	ldp	x29, x30, [sp], #32
  40fb4c:	ret
  40fb50:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40fb54:	stp	x29, x30, [sp, #-16]!
  40fb58:	ldr	x8, [x1]
  40fb5c:	mov	x29, sp
  40fb60:	cbz	x0, 40fb84 <__fxstatat@plt+0xcb14>
  40fb64:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40fb68:	movk	x9, #0x5554
  40fb6c:	udiv	x9, x9, x2
  40fb70:	cmp	x9, x8
  40fb74:	b.ls	40fbbc <__fxstatat@plt+0xcb4c>  // b.plast
  40fb78:	add	x8, x8, x8, lsr #1
  40fb7c:	add	x8, x8, #0x1
  40fb80:	b	40fba8 <__fxstatat@plt+0xcb38>
  40fb84:	cbnz	x8, 40fb98 <__fxstatat@plt+0xcb28>
  40fb88:	mov	w8, #0x80                  	// #128
  40fb8c:	udiv	x8, x8, x2
  40fb90:	cmp	x2, #0x80
  40fb94:	cinc	x8, x8, hi  // hi = pmore
  40fb98:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40fb9c:	udiv	x9, x9, x2
  40fba0:	cmp	x9, x8
  40fba4:	b.cc	40fbbc <__fxstatat@plt+0xcb4c>  // b.lo, b.ul, b.last
  40fba8:	str	x8, [x1]
  40fbac:	mul	x1, x8, x2
  40fbb0:	bl	40fb10 <__fxstatat@plt+0xcaa0>
  40fbb4:	ldp	x29, x30, [sp], #16
  40fbb8:	ret
  40fbbc:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40fbc0:	stp	x29, x30, [sp, #-16]!
  40fbc4:	mov	x29, sp
  40fbc8:	bl	40fab8 <__fxstatat@plt+0xca48>
  40fbcc:	ldp	x29, x30, [sp], #16
  40fbd0:	ret
  40fbd4:	stp	x29, x30, [sp, #-16]!
  40fbd8:	mov	w2, #0x1                   	// #1
  40fbdc:	mov	x29, sp
  40fbe0:	bl	40fb54 <__fxstatat@plt+0xcae4>
  40fbe4:	ldp	x29, x30, [sp], #16
  40fbe8:	ret
  40fbec:	stp	x29, x30, [sp, #-32]!
  40fbf0:	stp	x20, x19, [sp, #16]
  40fbf4:	mov	x29, sp
  40fbf8:	mov	x19, x0
  40fbfc:	bl	40fab8 <__fxstatat@plt+0xca48>
  40fc00:	mov	w1, wzr
  40fc04:	mov	x2, x19
  40fc08:	mov	x20, x0
  40fc0c:	bl	402b60 <memset@plt>
  40fc10:	mov	x0, x20
  40fc14:	ldp	x20, x19, [sp, #16]
  40fc18:	ldp	x29, x30, [sp], #32
  40fc1c:	ret
  40fc20:	stp	x29, x30, [sp, #-16]!
  40fc24:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40fc28:	udiv	x8, x8, x1
  40fc2c:	cmp	x8, x0
  40fc30:	mov	x29, sp
  40fc34:	b.cc	40fc48 <__fxstatat@plt+0xcbd8>  // b.lo, b.ul, b.last
  40fc38:	bl	40ff74 <__fxstatat@plt+0xcf04>
  40fc3c:	cbz	x0, 40fc48 <__fxstatat@plt+0xcbd8>
  40fc40:	ldp	x29, x30, [sp], #16
  40fc44:	ret
  40fc48:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40fc4c:	stp	x29, x30, [sp, #-48]!
  40fc50:	stp	x20, x19, [sp, #32]
  40fc54:	mov	x20, x0
  40fc58:	mov	x0, x1
  40fc5c:	str	x21, [sp, #16]
  40fc60:	mov	x29, sp
  40fc64:	mov	x19, x1
  40fc68:	bl	40fab8 <__fxstatat@plt+0xca48>
  40fc6c:	mov	x1, x20
  40fc70:	mov	x2, x19
  40fc74:	mov	x21, x0
  40fc78:	bl	402890 <memcpy@plt>
  40fc7c:	mov	x0, x21
  40fc80:	ldp	x20, x19, [sp, #32]
  40fc84:	ldr	x21, [sp, #16]
  40fc88:	ldp	x29, x30, [sp], #48
  40fc8c:	ret
  40fc90:	stp	x29, x30, [sp, #-32]!
  40fc94:	str	x19, [sp, #16]
  40fc98:	mov	x29, sp
  40fc9c:	mov	x19, x0
  40fca0:	bl	4028b0 <strlen@plt>
  40fca4:	add	x1, x0, #0x1
  40fca8:	mov	x0, x19
  40fcac:	bl	40fc4c <__fxstatat@plt+0xcbdc>
  40fcb0:	ldr	x19, [sp, #16]
  40fcb4:	ldp	x29, x30, [sp], #32
  40fcb8:	ret
  40fcbc:	stp	x29, x30, [sp, #-32]!
  40fcc0:	str	x19, [sp, #16]
  40fcc4:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40fcc8:	ldr	w19, [x8, #1064]
  40fccc:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  40fcd0:	add	x1, x1, #0xe67
  40fcd4:	mov	w2, #0x5                   	// #5
  40fcd8:	mov	x0, xzr
  40fcdc:	mov	x29, sp
  40fce0:	bl	402f30 <dcgettext@plt>
  40fce4:	adrp	x2, 414000 <__fxstatat@plt+0x10f90>
  40fce8:	mov	x3, x0
  40fcec:	add	x2, x2, #0x134
  40fcf0:	mov	w0, w19
  40fcf4:	mov	w1, wzr
  40fcf8:	bl	4028e0 <error@plt>
  40fcfc:	bl	402c90 <abort@plt>
  40fd00:	sub	sp, sp, #0x50
  40fd04:	stp	x20, x19, [sp, #64]
  40fd08:	mov	x19, x0
  40fd0c:	mov	x20, x1
  40fd10:	mov	x0, xzr
  40fd14:	mov	x8, x19
  40fd18:	stp	x29, x30, [sp, #48]
  40fd1c:	add	x29, sp, #0x30
  40fd20:	ldrb	w9, [x8]
  40fd24:	cmp	w9, #0x25
  40fd28:	b.ne	40fd44 <__fxstatat@plt+0xccd4>  // b.any
  40fd2c:	ldrb	w9, [x8, #1]
  40fd30:	cmp	w9, #0x73
  40fd34:	b.ne	40fd64 <__fxstatat@plt+0xccf4>  // b.any
  40fd38:	add	x0, x0, #0x1
  40fd3c:	add	x8, x8, #0x2
  40fd40:	b	40fd20 <__fxstatat@plt+0xccb0>
  40fd44:	cbnz	w9, 40fd64 <__fxstatat@plt+0xccf4>
  40fd48:	ldp	q1, q0, [x20]
  40fd4c:	add	x1, sp, #0x10
  40fd50:	stp	q1, q0, [sp, #16]
  40fd54:	bl	40fdbc <__fxstatat@plt+0xcd4c>
  40fd58:	mov	w8, wzr
  40fd5c:	cbnz	w8, 40fd6c <__fxstatat@plt+0xccfc>
  40fd60:	b	40fda8 <__fxstatat@plt+0xcd38>
  40fd64:	mov	w8, #0x1                   	// #1
  40fd68:	cbz	w8, 40fda8 <__fxstatat@plt+0xcd38>
  40fd6c:	ldp	q1, q0, [x20]
  40fd70:	add	x0, sp, #0x8
  40fd74:	add	x3, sp, #0x10
  40fd78:	mov	w1, #0x1                   	// #1
  40fd7c:	mov	x2, x19
  40fd80:	stp	q1, q0, [sp, #16]
  40fd84:	bl	402ae0 <__vasprintf_chk@plt>
  40fd88:	tbnz	w0, #31, 40fd94 <__fxstatat@plt+0xcd24>
  40fd8c:	ldr	x0, [sp, #8]
  40fd90:	b	40fda8 <__fxstatat@plt+0xcd38>
  40fd94:	bl	402fd0 <__errno_location@plt>
  40fd98:	ldr	w8, [x0]
  40fd9c:	cmp	w8, #0xc
  40fda0:	b.eq	40fdb8 <__fxstatat@plt+0xcd48>  // b.none
  40fda4:	mov	x0, xzr
  40fda8:	ldp	x20, x19, [sp, #64]
  40fdac:	ldp	x29, x30, [sp, #48]
  40fdb0:	add	sp, sp, #0x50
  40fdb4:	ret
  40fdb8:	bl	40fcbc <__fxstatat@plt+0xcc4c>
  40fdbc:	sub	sp, sp, #0x60
  40fdc0:	stp	x29, x30, [sp, #32]
  40fdc4:	stp	x24, x23, [sp, #48]
  40fdc8:	stp	x22, x21, [sp, #64]
  40fdcc:	stp	x20, x19, [sp, #80]
  40fdd0:	ldp	q1, q0, [x1]
  40fdd4:	mov	x19, x1
  40fdd8:	mov	x20, x0
  40fddc:	mov	x21, xzr
  40fde0:	add	x29, sp, #0x20
  40fde4:	stp	q1, q0, [sp]
  40fde8:	cbz	x0, 40fe44 <__fxstatat@plt+0xcdd4>
  40fdec:	ldr	x22, [sp, #8]
  40fdf0:	mov	x23, x20
  40fdf4:	b	40fe24 <__fxstatat@plt+0xcdb4>
  40fdf8:	ldr	x8, [sp]
  40fdfc:	add	x9, x8, #0x8
  40fe00:	str	x9, [sp]
  40fe04:	ldr	x0, [x8]
  40fe08:	bl	4028b0 <strlen@plt>
  40fe0c:	mov	x1, x0
  40fe10:	mov	x0, x21
  40fe14:	bl	4117d8 <__fxstatat@plt+0xe768>
  40fe18:	subs	x23, x23, #0x1
  40fe1c:	mov	x21, x0
  40fe20:	b.eq	40fe44 <__fxstatat@plt+0xcdd4>  // b.none
  40fe24:	ldrsw	x8, [sp, #24]
  40fe28:	tbz	w8, #31, 40fdf8 <__fxstatat@plt+0xcd88>
  40fe2c:	add	w9, w8, #0x8
  40fe30:	cmp	w9, #0x0
  40fe34:	str	w9, [sp, #24]
  40fe38:	b.gt	40fdf8 <__fxstatat@plt+0xcd88>
  40fe3c:	add	x8, x22, x8
  40fe40:	b	40fe04 <__fxstatat@plt+0xcd94>
  40fe44:	lsr	x8, x21, #31
  40fe48:	cbz	x8, 40fe60 <__fxstatat@plt+0xcdf0>
  40fe4c:	bl	402fd0 <__errno_location@plt>
  40fe50:	mov	w8, #0x4b                  	// #75
  40fe54:	mov	x21, xzr
  40fe58:	str	w8, [x0]
  40fe5c:	b	40fedc <__fxstatat@plt+0xce6c>
  40fe60:	add	x0, x21, #0x1
  40fe64:	bl	40fab8 <__fxstatat@plt+0xca48>
  40fe68:	mov	x21, x0
  40fe6c:	mov	x22, x0
  40fe70:	cbz	x20, 40fed8 <__fxstatat@plt+0xce68>
  40fe74:	mov	x22, x21
  40fe78:	b	40feb4 <__fxstatat@plt+0xce44>
  40fe7c:	ldr	x8, [x19]
  40fe80:	add	x9, x8, #0x8
  40fe84:	str	x9, [x19]
  40fe88:	ldr	x23, [x8]
  40fe8c:	mov	x0, x23
  40fe90:	bl	4028b0 <strlen@plt>
  40fe94:	mov	x24, x0
  40fe98:	mov	x0, x22
  40fe9c:	mov	x1, x23
  40fea0:	mov	x2, x24
  40fea4:	bl	402890 <memcpy@plt>
  40fea8:	subs	x20, x20, #0x1
  40feac:	add	x22, x22, x24
  40feb0:	b.eq	40fed8 <__fxstatat@plt+0xce68>  // b.none
  40feb4:	ldrsw	x8, [x19, #24]
  40feb8:	tbz	w8, #31, 40fe7c <__fxstatat@plt+0xce0c>
  40febc:	add	w9, w8, #0x8
  40fec0:	cmp	w9, #0x0
  40fec4:	str	w9, [x19, #24]
  40fec8:	b.gt	40fe7c <__fxstatat@plt+0xce0c>
  40fecc:	ldr	x9, [x19, #8]
  40fed0:	add	x8, x9, x8
  40fed4:	b	40fe88 <__fxstatat@plt+0xce18>
  40fed8:	strb	wzr, [x22]
  40fedc:	mov	x0, x21
  40fee0:	ldp	x20, x19, [sp, #80]
  40fee4:	ldp	x22, x21, [sp, #64]
  40fee8:	ldp	x24, x23, [sp, #48]
  40feec:	ldp	x29, x30, [sp, #32]
  40fef0:	add	sp, sp, #0x60
  40fef4:	ret
  40fef8:	sub	sp, sp, #0x30
  40fefc:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  40ff00:	ldr	x2, [x8, #1200]
  40ff04:	stp	x29, x30, [sp, #16]
  40ff08:	add	x29, sp, #0x10
  40ff0c:	add	x0, x29, #0x18
  40ff10:	add	x1, sp, #0x8
  40ff14:	str	x19, [sp, #32]
  40ff18:	str	xzr, [x29, #24]
  40ff1c:	str	xzr, [sp, #8]
  40ff20:	bl	402da0 <getline@plt>
  40ff24:	subs	x8, x0, #0x1
  40ff28:	b.lt	40ff54 <__fxstatat@plt+0xcee4>  // b.tstop
  40ff2c:	ldr	x9, [x29, #24]
  40ff30:	ldrb	w10, [x9, x8]
  40ff34:	cmp	w10, #0xa
  40ff38:	b.ne	40ff40 <__fxstatat@plt+0xced0>  // b.any
  40ff3c:	strb	wzr, [x9, x8]
  40ff40:	ldr	x0, [x29, #24]
  40ff44:	bl	4028f0 <rpmatch@plt>
  40ff48:	cmp	w0, #0x0
  40ff4c:	cset	w19, gt
  40ff50:	b	40ff58 <__fxstatat@plt+0xcee8>
  40ff54:	mov	w19, wzr
  40ff58:	ldr	x0, [x29, #24]
  40ff5c:	bl	402db0 <free@plt>
  40ff60:	mov	w0, w19
  40ff64:	ldr	x19, [sp, #32]
  40ff68:	ldp	x29, x30, [sp, #16]
  40ff6c:	add	sp, sp, #0x30
  40ff70:	ret
  40ff74:	stp	x29, x30, [sp, #-16]!
  40ff78:	mov	x8, x1
  40ff7c:	mov	w1, #0x1                   	// #1
  40ff80:	mov	w9, #0x1                   	// #1
  40ff84:	mov	x29, sp
  40ff88:	cbz	x0, 40ffbc <__fxstatat@plt+0xcf4c>
  40ff8c:	cbz	x8, 40ffbc <__fxstatat@plt+0xcf4c>
  40ff90:	umulh	x10, x8, x0
  40ff94:	mov	x1, x8
  40ff98:	mov	x9, x0
  40ff9c:	cbz	x10, 40ffbc <__fxstatat@plt+0xcf4c>
  40ffa0:	bl	402fd0 <__errno_location@plt>
  40ffa4:	mov	x8, x0
  40ffa8:	mov	w9, #0xc                   	// #12
  40ffac:	mov	x0, xzr
  40ffb0:	str	w9, [x8]
  40ffb4:	ldp	x29, x30, [sp], #16
  40ffb8:	ret
  40ffbc:	mov	x0, x9
  40ffc0:	bl	402bb0 <calloc@plt>
  40ffc4:	ldp	x29, x30, [sp], #16
  40ffc8:	ret
  40ffcc:	stp	x29, x30, [sp, #-32]!
  40ffd0:	str	x19, [sp, #16]
  40ffd4:	mov	x19, x0
  40ffd8:	mov	x29, sp
  40ffdc:	cbz	x0, 40fff4 <__fxstatat@plt+0xcf84>
  40ffe0:	mov	x0, x19
  40ffe4:	bl	402f50 <__freading@plt>
  40ffe8:	cbz	w0, 40fff4 <__fxstatat@plt+0xcf84>
  40ffec:	mov	x0, x19
  40fff0:	bl	410008 <__fxstatat@plt+0xcf98>
  40fff4:	mov	x0, x19
  40fff8:	bl	402e90 <fflush@plt>
  40fffc:	ldr	x19, [sp, #16]
  410000:	ldp	x29, x30, [sp], #32
  410004:	ret
  410008:	stp	x29, x30, [sp, #-16]!
  41000c:	ldrb	w8, [x0, #1]
  410010:	mov	x29, sp
  410014:	tbz	w8, #0, 410024 <__fxstatat@plt+0xcfb4>
  410018:	mov	w2, #0x1                   	// #1
  41001c:	mov	x1, xzr
  410020:	bl	41006c <__fxstatat@plt+0xcffc>
  410024:	ldp	x29, x30, [sp], #16
  410028:	ret
  41002c:	ldp	x9, x8, [x0, #32]
  410030:	cmp	x8, x9
  410034:	b.ls	410040 <__fxstatat@plt+0xcfd0>  // b.plast
  410038:	mov	x0, xzr
  41003c:	ret
  410040:	ldp	x9, x8, [x0, #8]
  410044:	ldrb	w10, [x0, #1]
  410048:	sub	x8, x8, x9
  41004c:	tbnz	w10, #0, 410058 <__fxstatat@plt+0xcfe8>
  410050:	add	x0, x8, xzr
  410054:	ret
  410058:	ldr	x9, [x0, #88]
  41005c:	ldr	x10, [x0, #72]
  410060:	sub	x9, x9, x10
  410064:	add	x0, x8, x9
  410068:	ret
  41006c:	stp	x29, x30, [sp, #-48]!
  410070:	str	x21, [sp, #16]
  410074:	stp	x20, x19, [sp, #32]
  410078:	ldp	x9, x8, [x0, #8]
  41007c:	mov	w20, w2
  410080:	mov	x19, x0
  410084:	mov	x21, x1
  410088:	cmp	x8, x9
  41008c:	mov	x29, sp
  410090:	b.ne	4100a8 <__fxstatat@plt+0xd038>  // b.any
  410094:	ldp	x9, x8, [x19, #32]
  410098:	cmp	x8, x9
  41009c:	b.ne	4100a8 <__fxstatat@plt+0xd038>  // b.any
  4100a0:	ldr	x8, [x19, #72]
  4100a4:	cbz	x8, 4100c8 <__fxstatat@plt+0xd058>
  4100a8:	mov	x0, x19
  4100ac:	mov	x1, x21
  4100b0:	mov	w2, w20
  4100b4:	bl	402d90 <fseeko@plt>
  4100b8:	ldp	x20, x19, [sp, #32]
  4100bc:	ldr	x21, [sp, #16]
  4100c0:	ldp	x29, x30, [sp], #48
  4100c4:	ret
  4100c8:	mov	x0, x19
  4100cc:	bl	402a30 <fileno@plt>
  4100d0:	mov	x1, x21
  4100d4:	mov	w2, w20
  4100d8:	bl	4029f0 <lseek@plt>
  4100dc:	cmn	x0, #0x1
  4100e0:	b.eq	4100b8 <__fxstatat@plt+0xd048>  // b.none
  4100e4:	ldr	w9, [x19]
  4100e8:	mov	x8, x0
  4100ec:	mov	w0, wzr
  4100f0:	str	x8, [x19, #144]
  4100f4:	and	w9, w9, #0xffffffef
  4100f8:	str	w9, [x19]
  4100fc:	b	4100b8 <__fxstatat@plt+0xd048>
  410100:	sub	sp, sp, #0x40
  410104:	stp	x29, x30, [sp, #16]
  410108:	add	x29, sp, #0x10
  41010c:	cmp	x0, #0x0
  410110:	sub	x8, x29, #0x4
  410114:	stp	x20, x19, [sp, #48]
  410118:	csel	x20, x8, x0, eq  // eq = none
  41011c:	mov	x0, x20
  410120:	stp	x22, x21, [sp, #32]
  410124:	mov	x22, x2
  410128:	mov	x19, x1
  41012c:	bl	402880 <mbrtowc@plt>
  410130:	mov	x21, x0
  410134:	cbz	x22, 410158 <__fxstatat@plt+0xd0e8>
  410138:	cmn	x21, #0x2
  41013c:	b.cc	410158 <__fxstatat@plt+0xd0e8>  // b.lo, b.ul, b.last
  410140:	mov	w0, wzr
  410144:	bl	410988 <__fxstatat@plt+0xd918>
  410148:	tbnz	w0, #0, 410158 <__fxstatat@plt+0xd0e8>
  41014c:	ldrb	w8, [x19]
  410150:	mov	w21, #0x1                   	// #1
  410154:	str	w8, [x20]
  410158:	mov	x0, x21
  41015c:	ldp	x20, x19, [sp, #48]
  410160:	ldp	x22, x21, [sp, #32]
  410164:	ldp	x29, x30, [sp, #16]
  410168:	add	sp, sp, #0x40
  41016c:	ret
  410170:	stp	x29, x30, [sp, #-16]!
  410174:	and	w8, w1, #0xf000
  410178:	cmp	w8, #0x1, lsl #12
  41017c:	mov	x29, sp
  410180:	b.ne	410198 <__fxstatat@plt+0xd128>  // b.any
  410184:	cbnz	x2, 410198 <__fxstatat@plt+0xd128>
  410188:	and	w1, w1, #0xffffefff
  41018c:	bl	402a00 <mkfifo@plt>
  410190:	ldp	x29, x30, [sp], #16
  410194:	ret
  410198:	bl	411d90 <__fxstatat@plt+0xed20>
  41019c:	ldp	x29, x30, [sp], #16
  4101a0:	ret
  4101a4:	sub	sp, sp, #0x50
  4101a8:	stp	x29, x30, [sp, #16]
  4101ac:	add	x29, sp, #0x10
  4101b0:	add	x2, x29, #0x18
  4101b4:	mov	w1, wzr
  4101b8:	str	x23, [sp, #32]
  4101bc:	stp	x22, x21, [sp, #48]
  4101c0:	stp	x20, x19, [sp, #64]
  4101c4:	mov	x19, x0
  4101c8:	bl	402e10 <acl_get_entry@plt>
  4101cc:	cmp	w0, #0x1
  4101d0:	b.lt	410244 <__fxstatat@plt+0xd1d4>  // b.tstop
  4101d4:	mov	x22, #0x12                  	// #18
  4101d8:	mov	w21, #0x1                   	// #1
  4101dc:	movk	x22, #0x1, lsl #32
  4101e0:	ldr	x0, [x29, #24]
  4101e4:	sub	x1, x29, #0x4
  4101e8:	bl	402b50 <acl_get_tag_type@plt>
  4101ec:	mov	w8, wzr
  4101f0:	tbnz	w0, #31, 410220 <__fxstatat@plt+0xd1b0>
  4101f4:	ldur	w9, [x29, #-4]
  4101f8:	mov	w20, #0x1                   	// #1
  4101fc:	cmp	w9, #0x20
  410200:	b.hi	410218 <__fxstatat@plt+0xd1a8>  // b.pmore
  410204:	lsl	x9, x21, x9
  410208:	tst	x9, x22
  41020c:	b.eq	410218 <__fxstatat@plt+0xd1a8>  // b.none
  410210:	mov	w8, #0x1                   	// #1
  410214:	mov	w20, w23
  410218:	cbnz	w8, 410228 <__fxstatat@plt+0xd1b8>
  41021c:	b	410248 <__fxstatat@plt+0xd1d8>
  410220:	mov	w20, #0xffffffff            	// #-1
  410224:	cbz	w8, 410248 <__fxstatat@plt+0xd1d8>
  410228:	add	x2, x29, #0x18
  41022c:	mov	w1, #0x1                   	// #1
  410230:	mov	x0, x19
  410234:	bl	402e10 <acl_get_entry@plt>
  410238:	cmp	w0, #0x0
  41023c:	mov	w23, w20
  410240:	b.gt	4101e0 <__fxstatat@plt+0xd170>
  410244:	mov	w20, w0
  410248:	mov	w0, w20
  41024c:	ldp	x20, x19, [sp, #64]
  410250:	ldp	x22, x21, [sp, #48]
  410254:	ldr	x23, [sp, #32]
  410258:	ldp	x29, x30, [sp, #16]
  41025c:	add	sp, sp, #0x50
  410260:	ret
  410264:	stp	x29, x30, [sp, #-16]!
  410268:	mov	x29, sp
  41026c:	bl	402900 <acl_entries@plt>
  410270:	cmp	w0, #0x0
  410274:	cset	w0, gt
  410278:	ldp	x29, x30, [sp], #16
  41027c:	ret
  410280:	stp	x29, x30, [sp, #-32]!
  410284:	str	x19, [sp, #16]
  410288:	mov	x19, x0
  41028c:	ldr	x0, [x0, #8]
  410290:	mov	x29, sp
  410294:	cbz	x0, 41029c <__fxstatat@plt+0xd22c>
  410298:	bl	403060 <acl_free@plt>
  41029c:	ldr	x0, [x19, #16]
  4102a0:	cbz	x0, 4102a8 <__fxstatat@plt+0xd238>
  4102a4:	bl	403060 <acl_free@plt>
  4102a8:	ldr	x19, [sp, #16]
  4102ac:	ldp	x29, x30, [sp], #32
  4102b0:	ret
  4102b4:	stp	x29, x30, [sp, #-48]!
  4102b8:	str	x21, [sp, #16]
  4102bc:	stp	x20, x19, [sp, #32]
  4102c0:	mov	x19, x3
  4102c4:	mov	w21, w2
  4102c8:	mov	x20, x0
  4102cc:	movi	v0.2d, #0x0
  4102d0:	cmn	w1, #0x1
  4102d4:	mov	x29, sp
  4102d8:	stp	q0, q0, [x3]
  4102dc:	str	w2, [x3]
  4102e0:	b.eq	41031c <__fxstatat@plt+0xd2ac>  // b.none
  4102e4:	mov	w0, w1
  4102e8:	bl	402c20 <acl_get_fd@plt>
  4102ec:	str	x0, [x19, #8]
  4102f0:	cbz	x0, 410330 <__fxstatat@plt+0xd2c0>
  4102f4:	and	w8, w21, #0xf000
  4102f8:	cmp	w8, #0x4, lsl #12
  4102fc:	b.ne	410314 <__fxstatat@plt+0xd2a4>  // b.any
  410300:	mov	w1, #0x4000                	// #16384
  410304:	mov	x0, x20
  410308:	bl	402d80 <acl_get_file@plt>
  41030c:	str	x0, [x19, #16]
  410310:	cbz	x0, 410344 <__fxstatat@plt+0xd2d4>
  410314:	mov	w0, wzr
  410318:	b	410348 <__fxstatat@plt+0xd2d8>
  41031c:	mov	w1, #0x8000                	// #32768
  410320:	mov	x0, x20
  410324:	bl	402d80 <acl_get_file@plt>
  410328:	str	x0, [x19, #8]
  41032c:	cbnz	x0, 4102f4 <__fxstatat@plt+0xd284>
  410330:	bl	402fd0 <__errno_location@plt>
  410334:	ldr	w0, [x0]
  410338:	bl	411b9c <__fxstatat@plt+0xeb2c>
  41033c:	sbfx	w0, w0, #0, #1
  410340:	b	410348 <__fxstatat@plt+0xd2d8>
  410344:	mov	w0, #0xffffffff            	// #-1
  410348:	ldp	x20, x19, [sp, #32]
  41034c:	ldr	x21, [sp, #16]
  410350:	ldp	x29, x30, [sp], #48
  410354:	ret
  410358:	stp	x29, x30, [sp, #-16]!
  41035c:	cmn	w1, #0x1
  410360:	mov	x29, sp
  410364:	b.eq	41037c <__fxstatat@plt+0xd30c>  // b.none
  410368:	mov	w0, w1
  41036c:	mov	w1, w2
  410370:	bl	402b90 <fchmod@plt>
  410374:	ldp	x29, x30, [sp], #16
  410378:	ret
  41037c:	mov	w1, w2
  410380:	bl	402ac0 <chmod@plt>
  410384:	ldp	x29, x30, [sp], #16
  410388:	ret
  41038c:	sub	sp, sp, #0x50
  410390:	stp	x29, x30, [sp, #16]
  410394:	add	x29, sp, #0x10
  410398:	stp	x24, x23, [sp, #32]
  41039c:	stp	x22, x21, [sp, #48]
  4103a0:	stp	x20, x19, [sp, #64]
  4103a4:	sturb	wzr, [x29, #-4]
  4103a8:	mov	w19, w2
  4103ac:	ldr	w2, [x0]
  4103b0:	mov	x20, x0
  4103b4:	mov	x21, x1
  4103b8:	ands	w22, w2, #0xe00
  4103bc:	b.eq	4103d0 <__fxstatat@plt+0xd360>  // b.none
  4103c0:	mov	x0, x21
  4103c4:	mov	w1, w19
  4103c8:	bl	410358 <__fxstatat@plt+0xd2e8>
  4103cc:	cbnz	w0, 410478 <__fxstatat@plt+0xd408>
  4103d0:	sub	x4, x29, #0x4
  4103d4:	mov	x0, x20
  4103d8:	mov	x1, x21
  4103dc:	mov	w2, w19
  4103e0:	mov	w3, wzr
  4103e4:	bl	410494 <__fxstatat@plt+0xd424>
  4103e8:	ldurb	w8, [x29, #-4]
  4103ec:	cbz	w8, 4103f8 <__fxstatat@plt+0xd388>
  4103f0:	mov	w23, wzr
  4103f4:	b	41043c <__fxstatat@plt+0xd3cc>
  4103f8:	cbz	w0, 410408 <__fxstatat@plt+0xd398>
  4103fc:	bl	402fd0 <__errno_location@plt>
  410400:	ldr	w24, [x0]
  410404:	b	41040c <__fxstatat@plt+0xd39c>
  410408:	mov	w24, wzr
  41040c:	sub	x4, x29, #0x4
  410410:	mov	w3, #0x1                   	// #1
  410414:	mov	x0, x20
  410418:	mov	x1, x21
  41041c:	mov	w2, w19
  410420:	bl	410494 <__fxstatat@plt+0xd424>
  410424:	ldurb	w8, [x29, #-4]
  410428:	eor	w23, w8, #0x1
  41042c:	cbz	w24, 41043c <__fxstatat@plt+0xd3cc>
  410430:	bl	402fd0 <__errno_location@plt>
  410434:	str	w24, [x0]
  410438:	mov	w0, #0xffffffff            	// #-1
  41043c:	cbnz	w22, 41047c <__fxstatat@plt+0xd40c>
  410440:	tst	w23, #0xff
  410444:	b.eq	41047c <__fxstatat@plt+0xd40c>  // b.none
  410448:	cbz	w0, 410458 <__fxstatat@plt+0xd3e8>
  41044c:	bl	402fd0 <__errno_location@plt>
  410450:	ldr	w22, [x0]
  410454:	b	41045c <__fxstatat@plt+0xd3ec>
  410458:	mov	w22, wzr
  41045c:	ldr	w2, [x20]
  410460:	mov	x0, x21
  410464:	mov	w1, w19
  410468:	bl	410358 <__fxstatat@plt+0xd2e8>
  41046c:	cbz	w22, 41047c <__fxstatat@plt+0xd40c>
  410470:	bl	402fd0 <__errno_location@plt>
  410474:	str	w22, [x0]
  410478:	mov	w0, #0xffffffff            	// #-1
  41047c:	ldp	x20, x19, [sp, #64]
  410480:	ldp	x22, x21, [sp, #48]
  410484:	ldp	x24, x23, [sp, #32]
  410488:	ldp	x29, x30, [sp, #16]
  41048c:	add	sp, sp, #0x50
  410490:	ret
  410494:	stp	x29, x30, [sp, #-64]!
  410498:	stp	x24, x23, [sp, #16]
  41049c:	stp	x22, x21, [sp, #32]
  4104a0:	stp	x20, x19, [sp, #48]
  4104a4:	ldrb	w8, [x0, #24]
  4104a8:	mov	x29, sp
  4104ac:	cbz	w8, 4104cc <__fxstatat@plt+0xd45c>
  4104b0:	mov	w23, wzr
  4104b4:	mov	w0, w23
  4104b8:	ldp	x20, x19, [sp, #48]
  4104bc:	ldp	x22, x21, [sp, #32]
  4104c0:	ldp	x24, x23, [sp, #16]
  4104c4:	ldp	x29, x30, [sp], #64
  4104c8:	ret
  4104cc:	mov	x22, x4
  4104d0:	mov	w21, w3
  4104d4:	mov	w24, w2
  4104d8:	mov	x19, x0
  4104dc:	mov	x20, x1
  4104e0:	cbz	w3, 41050c <__fxstatat@plt+0xd49c>
  4104e4:	ldr	x0, [x19, #8]
  4104e8:	cbz	x0, 4104f0 <__fxstatat@plt+0xd480>
  4104ec:	bl	403060 <acl_free@plt>
  4104f0:	ldr	w0, [x19]
  4104f4:	bl	402c10 <acl_from_mode@plt>
  4104f8:	cmp	x0, #0x0
  4104fc:	csetm	w23, eq  // eq = none
  410500:	str	x0, [x19, #8]
  410504:	cbnz	w23, 4104b4 <__fxstatat@plt+0xd444>
  410508:	b	410514 <__fxstatat@plt+0xd4a4>
  41050c:	mov	w23, wzr
  410510:	cbnz	w23, 4104b4 <__fxstatat@plt+0xd444>
  410514:	ldr	x2, [x19, #8]
  410518:	cbz	x2, 4104b0 <__fxstatat@plt+0xd440>
  41051c:	cmn	w24, #0x1
  410520:	b.eq	410564 <__fxstatat@plt+0xd4f4>  // b.none
  410524:	mov	w0, w24
  410528:	mov	x1, x2
  41052c:	bl	4028c0 <acl_set_fd@plt>
  410530:	mov	w23, w0
  410534:	cbz	w0, 410578 <__fxstatat@plt+0xd508>
  410538:	bl	402fd0 <__errno_location@plt>
  41053c:	ldr	w0, [x0]
  410540:	bl	411b9c <__fxstatat@plt+0xeb2c>
  410544:	tbnz	w0, #0, 4104b4 <__fxstatat@plt+0xd444>
  410548:	mov	w8, #0x1                   	// #1
  41054c:	strb	w8, [x19, #24]
  410550:	cbnz	w21, 4104b0 <__fxstatat@plt+0xd440>
  410554:	ldr	x0, [x19, #8]
  410558:	bl	4101a4 <__fxstatat@plt+0xd134>
  41055c:	cbnz	w0, 4104b4 <__fxstatat@plt+0xd444>
  410560:	b	4104b0 <__fxstatat@plt+0xd440>
  410564:	mov	w1, #0x8000                	// #32768
  410568:	mov	x0, x20
  41056c:	bl	402bf0 <acl_set_file@plt>
  410570:	mov	w23, w0
  410574:	cbnz	w0, 410538 <__fxstatat@plt+0xd4c8>
  410578:	mov	w8, #0x1                   	// #1
  41057c:	strb	w8, [x22]
  410580:	ldr	w8, [x19]
  410584:	and	w8, w8, #0xf000
  410588:	cmp	w8, #0x4, lsl #12
  41058c:	b.ne	4104b0 <__fxstatat@plt+0xd440>  // b.any
  410590:	cbz	w21, 4105a4 <__fxstatat@plt+0xd534>
  410594:	mov	x0, x20
  410598:	bl	402a50 <acl_delete_def_file@plt>
  41059c:	mov	w23, w0
  4105a0:	b	4104b4 <__fxstatat@plt+0xd444>
  4105a4:	ldr	x0, [x19, #16]
  4105a8:	cbz	x0, 410594 <__fxstatat@plt+0xd524>
  4105ac:	bl	410264 <__fxstatat@plt+0xd1f4>
  4105b0:	cbz	w0, 410594 <__fxstatat@plt+0xd524>
  4105b4:	ldr	x2, [x19, #16]
  4105b8:	mov	w1, #0x4000                	// #16384
  4105bc:	mov	x0, x20
  4105c0:	bl	402bf0 <acl_set_file@plt>
  4105c4:	b	41059c <__fxstatat@plt+0xd52c>
  4105c8:	neg	w8, w1
  4105cc:	ror	x0, x0, x8
  4105d0:	ret
  4105d4:	ror	x0, x0, x1
  4105d8:	ret
  4105dc:	neg	w8, w1
  4105e0:	ror	w0, w0, w8
  4105e4:	ret
  4105e8:	ror	w0, w0, w1
  4105ec:	ret
  4105f0:	sxtw	x9, w1
  4105f4:	neg	x9, x9
  4105f8:	lsl	x8, x0, x1
  4105fc:	lsr	x9, x0, x9
  410600:	orr	x0, x9, x8
  410604:	ret
  410608:	sxtw	x9, w1
  41060c:	neg	x9, x9
  410610:	lsr	x8, x0, x1
  410614:	lsl	x9, x0, x9
  410618:	orr	x0, x9, x8
  41061c:	ret
  410620:	neg	w10, w1
  410624:	and	w8, w0, #0xffff
  410628:	and	w9, w1, #0xf
  41062c:	and	w10, w10, #0xf
  410630:	lsl	w9, w0, w9
  410634:	lsr	w8, w8, w10
  410638:	orr	w0, w9, w8
  41063c:	ret
  410640:	and	w8, w0, #0xffff
  410644:	and	w9, w1, #0xf
  410648:	neg	w10, w1
  41064c:	lsr	w8, w8, w9
  410650:	and	w9, w10, #0xf
  410654:	lsl	w9, w0, w9
  410658:	orr	w0, w9, w8
  41065c:	ret
  410660:	neg	w10, w1
  410664:	and	w8, w0, #0xff
  410668:	and	w9, w1, #0x7
  41066c:	and	w10, w10, #0x7
  410670:	lsl	w9, w0, w9
  410674:	lsr	w8, w8, w10
  410678:	orr	w0, w9, w8
  41067c:	ret
  410680:	and	w8, w0, #0xff
  410684:	and	w9, w1, #0x7
  410688:	neg	w10, w1
  41068c:	lsr	w8, w8, w9
  410690:	and	w9, w10, #0x7
  410694:	lsl	w9, w0, w9
  410698:	orr	w0, w9, w8
  41069c:	ret
  4106a0:	sub	w9, w0, #0x41
  4106a4:	mov	w8, w0
  4106a8:	cmp	w9, #0x39
  4106ac:	mov	w0, #0x1                   	// #1
  4106b0:	b.hi	4106c8 <__fxstatat@plt+0xd658>  // b.pmore
  4106b4:	mov	w10, #0x1                   	// #1
  4106b8:	lsl	x9, x10, x9
  4106bc:	tst	x9, #0x3ffffff03ffffff
  4106c0:	b.eq	4106c8 <__fxstatat@plt+0xd658>  // b.none
  4106c4:	ret
  4106c8:	sub	w8, w8, #0x30
  4106cc:	cmp	w8, #0xa
  4106d0:	b.cc	4106c4 <__fxstatat@plt+0xd654>  // b.lo, b.ul, b.last
  4106d4:	mov	w0, wzr
  4106d8:	ret
  4106dc:	sub	w8, w0, #0x41
  4106e0:	cmp	w8, #0x39
  4106e4:	b.hi	4106f8 <__fxstatat@plt+0xd688>  // b.pmore
  4106e8:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  4106ec:	lsr	x8, x9, x8
  4106f0:	and	w0, w8, #0x1
  4106f4:	ret
  4106f8:	mov	w0, wzr
  4106fc:	ret
  410700:	cmp	w0, #0x80
  410704:	cset	w0, cc  // cc = lo, ul, last
  410708:	ret
  41070c:	cmp	w0, #0x20
  410710:	cset	w8, eq  // eq = none
  410714:	cmp	w0, #0x9
  410718:	cset	w9, eq  // eq = none
  41071c:	orr	w0, w8, w9
  410720:	ret
  410724:	mov	w8, w0
  410728:	cmp	w0, #0x20
  41072c:	mov	w0, #0x1                   	// #1
  410730:	b.cs	410738 <__fxstatat@plt+0xd6c8>  // b.hs, b.nlast
  410734:	ret
  410738:	cmp	w8, #0x7f
  41073c:	b.eq	410734 <__fxstatat@plt+0xd6c4>  // b.none
  410740:	mov	w0, wzr
  410744:	ret
  410748:	sub	w8, w0, #0x30
  41074c:	cmp	w8, #0xa
  410750:	cset	w0, cc  // cc = lo, ul, last
  410754:	ret
  410758:	sub	w8, w0, #0x21
  41075c:	cmp	w8, #0x5e
  410760:	cset	w0, cc  // cc = lo, ul, last
  410764:	ret
  410768:	sub	w8, w0, #0x61
  41076c:	cmp	w8, #0x1a
  410770:	cset	w0, cc  // cc = lo, ul, last
  410774:	ret
  410778:	sub	w8, w0, #0x20
  41077c:	cmp	w8, #0x5f
  410780:	cset	w0, cc  // cc = lo, ul, last
  410784:	ret
  410788:	sub	w8, w0, #0x21
  41078c:	cmp	w8, #0x5d
  410790:	b.hi	4107b4 <__fxstatat@plt+0xd744>  // b.pmore
  410794:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  410798:	add	x9, x9, #0xe78
  41079c:	adr	x10, 4107b0 <__fxstatat@plt+0xd740>
  4107a0:	ldrb	w11, [x9, x8]
  4107a4:	add	x10, x10, x11, lsl #2
  4107a8:	mov	w0, #0x1                   	// #1
  4107ac:	br	x10
  4107b0:	ret
  4107b4:	mov	w0, wzr
  4107b8:	ret
  4107bc:	sub	w8, w0, #0x9
  4107c0:	cmp	w8, #0x17
  4107c4:	b.hi	4107dc <__fxstatat@plt+0xd76c>  // b.pmore
  4107c8:	mov	w9, #0x1f                  	// #31
  4107cc:	movk	w9, #0x80, lsl #16
  4107d0:	lsr	w8, w9, w8
  4107d4:	and	w0, w8, #0x1
  4107d8:	ret
  4107dc:	mov	w0, wzr
  4107e0:	ret
  4107e4:	sub	w8, w0, #0x41
  4107e8:	cmp	w8, #0x1a
  4107ec:	cset	w0, cc  // cc = lo, ul, last
  4107f0:	ret
  4107f4:	sub	w8, w0, #0x30
  4107f8:	cmp	w8, #0x36
  4107fc:	b.hi	410814 <__fxstatat@plt+0xd7a4>  // b.pmore
  410800:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  410804:	movk	x9, #0x3ff
  410808:	lsr	x8, x9, x8
  41080c:	and	w0, w8, #0x1
  410810:	ret
  410814:	mov	w0, wzr
  410818:	ret
  41081c:	sub	w8, w0, #0x41
  410820:	add	w9, w0, #0x20
  410824:	cmp	w8, #0x1a
  410828:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  41082c:	ret
  410830:	sub	w8, w0, #0x61
  410834:	sub	w9, w0, #0x20
  410838:	cmp	w8, #0x1a
  41083c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  410840:	ret
  410844:	stp	x29, x30, [sp, #-48]!
  410848:	str	x21, [sp, #16]
  41084c:	stp	x20, x19, [sp, #32]
  410850:	mov	x29, sp
  410854:	mov	x20, x0
  410858:	bl	402a10 <__fpending@plt>
  41085c:	mov	x19, x0
  410860:	mov	x0, x20
  410864:	bl	402950 <ferror_unlocked@plt>
  410868:	mov	w21, w0
  41086c:	mov	x0, x20
  410870:	bl	41184c <__fxstatat@plt+0xe7dc>
  410874:	cbz	w21, 410898 <__fxstatat@plt+0xd828>
  410878:	cbnz	w0, 410884 <__fxstatat@plt+0xd814>
  41087c:	bl	402fd0 <__errno_location@plt>
  410880:	str	wzr, [x0]
  410884:	mov	w0, #0xffffffff            	// #-1
  410888:	ldp	x20, x19, [sp, #32]
  41088c:	ldr	x21, [sp, #16]
  410890:	ldp	x29, x30, [sp], #48
  410894:	ret
  410898:	cbz	w0, 410888 <__fxstatat@plt+0xd818>
  41089c:	cbnz	x19, 410878 <__fxstatat@plt+0xd808>
  4108a0:	bl	402fd0 <__errno_location@plt>
  4108a4:	ldr	w8, [x0]
  4108a8:	cmp	w8, #0x9
  4108ac:	csetm	w0, ne  // ne = any
  4108b0:	b	410888 <__fxstatat@plt+0xd818>
  4108b4:	stp	x29, x30, [sp, #-48]!
  4108b8:	stp	x22, x21, [sp, #16]
  4108bc:	stp	x20, x19, [sp, #32]
  4108c0:	mov	x29, sp
  4108c4:	bl	402970 <opendir@plt>
  4108c8:	mov	x19, x0
  4108cc:	cbz	x0, 410934 <__fxstatat@plt+0xd8c4>
  4108d0:	mov	x0, x19
  4108d4:	bl	402ec0 <dirfd@plt>
  4108d8:	cmp	w0, #0x2
  4108dc:	b.hi	410934 <__fxstatat@plt+0xd8c4>  // b.pmore
  4108e0:	mov	w1, #0x406                 	// #1030
  4108e4:	mov	w2, #0x3                   	// #3
  4108e8:	bl	4118d8 <__fxstatat@plt+0xe868>
  4108ec:	tbnz	w0, #31, 410914 <__fxstatat@plt+0xd8a4>
  4108f0:	mov	w21, w0
  4108f4:	bl	402c70 <fdopendir@plt>
  4108f8:	mov	x20, x0
  4108fc:	bl	402fd0 <__errno_location@plt>
  410900:	ldr	w22, [x0]
  410904:	cbnz	x20, 410920 <__fxstatat@plt+0xd8b0>
  410908:	mov	w0, w21
  41090c:	bl	402c40 <close@plt>
  410910:	b	410920 <__fxstatat@plt+0xd8b0>
  410914:	bl	402fd0 <__errno_location@plt>
  410918:	ldr	w22, [x0]
  41091c:	mov	x20, xzr
  410920:	mov	x0, x19
  410924:	bl	402c30 <closedir@plt>
  410928:	bl	402fd0 <__errno_location@plt>
  41092c:	mov	x19, x20
  410930:	str	w22, [x0]
  410934:	mov	x0, x19
  410938:	ldp	x20, x19, [sp, #32]
  41093c:	ldp	x22, x21, [sp, #16]
  410940:	ldp	x29, x30, [sp], #48
  410944:	ret
  410948:	stp	x29, x30, [sp, #-16]!
  41094c:	mov	x1, x0
  410950:	mov	w0, wzr
  410954:	mov	x29, sp
  410958:	bl	4029a0 <clock_gettime@plt>
  41095c:	ldp	x29, x30, [sp], #16
  410960:	ret
  410964:	sub	sp, sp, #0x20
  410968:	mov	x0, sp
  41096c:	stp	x29, x30, [sp, #16]
  410970:	add	x29, sp, #0x10
  410974:	bl	410948 <__fxstatat@plt+0xd8d8>
  410978:	ldp	x0, x1, [sp]
  41097c:	ldp	x29, x30, [sp, #16]
  410980:	add	sp, sp, #0x20
  410984:	ret
  410988:	stp	x29, x30, [sp, #-32]!
  41098c:	mov	x1, xzr
  410990:	str	x19, [sp, #16]
  410994:	mov	x29, sp
  410998:	bl	403050 <setlocale@plt>
  41099c:	cbz	x0, 4109c8 <__fxstatat@plt+0xd958>
  4109a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4109a4:	add	x1, x1, #0xed6
  4109a8:	mov	x19, x0
  4109ac:	bl	402d30 <strcmp@plt>
  4109b0:	cbz	w0, 4109d0 <__fxstatat@plt+0xd960>
  4109b4:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  4109b8:	add	x1, x1, #0xed8
  4109bc:	mov	x0, x19
  4109c0:	bl	402d30 <strcmp@plt>
  4109c4:	cbz	w0, 4109d0 <__fxstatat@plt+0xd960>
  4109c8:	mov	w0, #0x1                   	// #1
  4109cc:	b	4109d4 <__fxstatat@plt+0xd964>
  4109d0:	mov	w0, wzr
  4109d4:	ldr	x19, [sp, #16]
  4109d8:	ldp	x29, x30, [sp], #32
  4109dc:	ret
  4109e0:	ldrb	w9, [x0]
  4109e4:	cbz	w9, 410a04 <__fxstatat@plt+0xd994>
  4109e8:	mov	x8, xzr
  4109ec:	add	x10, x0, #0x1
  4109f0:	ror	x8, x8, #55
  4109f4:	add	x8, x8, w9, uxtb
  4109f8:	ldrb	w9, [x10], #1
  4109fc:	cbnz	w9, 4109f0 <__fxstatat@plt+0xd980>
  410a00:	b	410a08 <__fxstatat@plt+0xd998>
  410a04:	mov	x8, xzr
  410a08:	udiv	x9, x8, x1
  410a0c:	msub	x0, x9, x1, x8
  410a10:	ret
  410a14:	stp	x29, x30, [sp, #-16]!
  410a18:	mov	w0, #0xe                   	// #14
  410a1c:	mov	x29, sp
  410a20:	bl	402a80 <nl_langinfo@plt>
  410a24:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  410a28:	add	x8, x8, #0xc3c
  410a2c:	cmp	x0, #0x0
  410a30:	csel	x8, x8, x0, eq  // eq = none
  410a34:	ldrb	w9, [x8]
  410a38:	adrp	x10, 414000 <__fxstatat@plt+0x10f90>
  410a3c:	add	x10, x10, #0xede
  410a40:	cmp	w9, #0x0
  410a44:	csel	x0, x10, x8, eq  // eq = none
  410a48:	ldp	x29, x30, [sp], #16
  410a4c:	ret
  410a50:	sub	sp, sp, #0xe0
  410a54:	stp	x29, x30, [sp, #208]
  410a58:	add	x29, sp, #0xd0
  410a5c:	stp	x3, x4, [x29, #-72]
  410a60:	stp	x5, x6, [x29, #-56]
  410a64:	stur	x7, [x29, #-40]
  410a68:	stp	q1, q2, [sp, #16]
  410a6c:	stp	q3, q4, [sp, #48]
  410a70:	str	q0, [sp]
  410a74:	stp	q5, q6, [sp, #80]
  410a78:	str	q7, [sp, #112]
  410a7c:	tbnz	w2, #6, 410a88 <__fxstatat@plt+0xda18>
  410a80:	mov	w3, wzr
  410a84:	b	410ad4 <__fxstatat@plt+0xda64>
  410a88:	mov	x9, #0xffffffffffffffd8    	// #-40
  410a8c:	mov	x11, sp
  410a90:	sub	x12, x29, #0x48
  410a94:	movk	x9, #0xff80, lsl #32
  410a98:	add	x10, x29, #0x10
  410a9c:	mov	x8, #0xffffffffffffffd8    	// #-40
  410aa0:	add	x11, x11, #0x80
  410aa4:	add	x12, x12, #0x28
  410aa8:	stp	x11, x9, [x29, #-16]
  410aac:	stp	x10, x12, [x29, #-32]
  410ab0:	tbz	w8, #31, 410ac4 <__fxstatat@plt+0xda54>
  410ab4:	add	w9, w8, #0x8
  410ab8:	cmp	w9, #0x0
  410abc:	stur	w9, [x29, #-8]
  410ac0:	b.le	410ae8 <__fxstatat@plt+0xda78>
  410ac4:	ldur	x8, [x29, #-32]
  410ac8:	add	x9, x8, #0x8
  410acc:	stur	x9, [x29, #-32]
  410ad0:	ldr	w3, [x8]
  410ad4:	bl	402fb0 <openat@plt>
  410ad8:	bl	40e77c <__fxstatat@plt+0xb70c>
  410adc:	ldp	x29, x30, [sp, #208]
  410ae0:	add	sp, sp, #0xe0
  410ae4:	ret
  410ae8:	ldur	x9, [x29, #-24]
  410aec:	add	x8, x9, x8
  410af0:	b	410ad0 <__fxstatat@plt+0xda60>
  410af4:	stp	x29, x30, [sp, #-32]!
  410af8:	str	x19, [sp, #16]
  410afc:	mov	x19, x0
  410b00:	mov	w0, #0x18                  	// #24
  410b04:	mov	x29, sp
  410b08:	bl	40fab8 <__fxstatat@plt+0xca48>
  410b0c:	str	x19, [x0]
  410b10:	ldr	x19, [sp, #16]
  410b14:	stp	xzr, xzr, [x0, #8]
  410b18:	ldp	x29, x30, [sp], #32
  410b1c:	ret
  410b20:	stp	x29, x30, [sp, #-16]!
  410b24:	mov	x29, sp
  410b28:	bl	410cd8 <__fxstatat@plt+0xdc68>
  410b2c:	cbz	x0, 410b34 <__fxstatat@plt+0xdac4>
  410b30:	bl	410af4 <__fxstatat@plt+0xda84>
  410b34:	ldp	x29, x30, [sp], #16
  410b38:	ret
  410b3c:	ldr	x0, [x0]
  410b40:	ret
  410b44:	sub	sp, sp, #0x70
  410b48:	stp	x29, x30, [sp, #16]
  410b4c:	stp	x28, x27, [sp, #32]
  410b50:	stp	x26, x25, [sp, #48]
  410b54:	stp	x24, x23, [sp, #64]
  410b58:	stp	x22, x21, [sp, #80]
  410b5c:	stp	x20, x19, [sp, #96]
  410b60:	mov	x25, x0
  410b64:	ldr	x21, [x0]
  410b68:	ldr	x23, [x25, #8]!
  410b6c:	ldr	x22, [x0, #16]
  410b70:	mov	x19, x1
  410b74:	mov	x20, x0
  410b78:	add	x26, x1, #0x1
  410b7c:	add	x29, sp, #0x10
  410b80:	b	410b98 <__fxstatat@plt+0xdb28>
  410b84:	sub	x22, x8, #0x1
  410b88:	mov	w8, #0x1                   	// #1
  410b8c:	mov	x23, x0
  410b90:	mov	x0, x27
  410b94:	tbz	w8, #0, 410c34 <__fxstatat@plt+0xdbc4>
  410b98:	cmp	x22, x19
  410b9c:	b.cs	410bf4 <__fxstatat@plt+0xdb84>  // b.hs, b.nlast
  410ba0:	mov	x24, xzr
  410ba4:	mov	x0, x22
  410ba8:	bl	410c54 <__fxstatat@plt+0xdbe4>
  410bac:	add	x0, x0, #0xff
  410bb0:	cmp	x0, x19
  410bb4:	add	x24, x24, #0x1
  410bb8:	b.cc	410ba8 <__fxstatat@plt+0xdb38>  // b.lo, b.ul, b.last
  410bbc:	add	x1, sp, #0x8
  410bc0:	mov	x0, x21
  410bc4:	mov	x2, x24
  410bc8:	add	x28, sp, #0x8
  410bcc:	bl	410f84 <__fxstatat@plt+0xdf14>
  410bd0:	mov	x0, x23
  410bd4:	bl	410c54 <__fxstatat@plt+0xdbe4>
  410bd8:	ldrb	w8, [x28], #1
  410bdc:	add	x23, x0, x8
  410be0:	mov	x0, x22
  410be4:	bl	410c54 <__fxstatat@plt+0xdbe4>
  410be8:	add	x22, x0, #0xff
  410bec:	cmp	x22, x19
  410bf0:	b.cc	410bd0 <__fxstatat@plt+0xdb60>  // b.lo, b.ul, b.last
  410bf4:	subs	x8, x22, x19
  410bf8:	b.eq	410c2c <__fxstatat@plt+0xdbbc>  // b.none
  410bfc:	udiv	x9, x8, x26
  410c00:	msub	x8, x9, x26, x8
  410c04:	sub	x11, x22, x8
  410c08:	udiv	x10, x23, x26
  410c0c:	cmp	x23, x11
  410c10:	msub	x0, x10, x26, x23
  410c14:	b.hi	410b84 <__fxstatat@plt+0xdb14>  // b.pmore
  410c18:	mov	w8, wzr
  410c1c:	stp	x10, x9, [x20, #8]
  410c20:	mov	x27, x0
  410c24:	tbnz	w8, #0, 410b98 <__fxstatat@plt+0xdb28>
  410c28:	b	410c34 <__fxstatat@plt+0xdbc4>
  410c2c:	stp	xzr, xzr, [x25]
  410c30:	mov	x0, x23
  410c34:	ldp	x20, x19, [sp, #96]
  410c38:	ldp	x22, x21, [sp, #80]
  410c3c:	ldp	x24, x23, [sp, #64]
  410c40:	ldp	x26, x25, [sp, #48]
  410c44:	ldp	x28, x27, [sp, #32]
  410c48:	ldp	x29, x30, [sp, #16]
  410c4c:	add	sp, sp, #0x70
  410c50:	ret
  410c54:	lsl	x0, x0, #8
  410c58:	ret
  410c5c:	stp	x29, x30, [sp, #-32]!
  410c60:	mov	w1, #0x18                  	// #24
  410c64:	mov	x2, #0xffffffffffffffff    	// #-1
  410c68:	str	x19, [sp, #16]
  410c6c:	mov	x29, sp
  410c70:	mov	x19, x0
  410c74:	bl	402ed0 <__explicit_bzero_chk@plt>
  410c78:	mov	x0, x19
  410c7c:	bl	402db0 <free@plt>
  410c80:	ldr	x19, [sp, #16]
  410c84:	ldp	x29, x30, [sp], #32
  410c88:	ret
  410c8c:	stp	x29, x30, [sp, #-48]!
  410c90:	stp	x22, x21, [sp, #16]
  410c94:	stp	x20, x19, [sp, #32]
  410c98:	mov	x19, x0
  410c9c:	ldr	x0, [x0]
  410ca0:	mov	x29, sp
  410ca4:	bl	411144 <__fxstatat@plt+0xe0d4>
  410ca8:	mov	w20, w0
  410cac:	bl	402fd0 <__errno_location@plt>
  410cb0:	ldr	w22, [x0]
  410cb4:	mov	x21, x0
  410cb8:	mov	x0, x19
  410cbc:	bl	410c5c <__fxstatat@plt+0xdbec>
  410cc0:	str	w22, [x21]
  410cc4:	mov	w0, w20
  410cc8:	ldp	x20, x19, [sp, #32]
  410ccc:	ldp	x22, x21, [sp, #16]
  410cd0:	ldp	x29, x30, [sp], #48
  410cd4:	ret
  410cd8:	stp	x29, x30, [sp, #-48]!
  410cdc:	str	x21, [sp, #16]
  410ce0:	stp	x20, x19, [sp, #32]
  410ce4:	mov	x29, sp
  410ce8:	cbz	x1, 410d18 <__fxstatat@plt+0xdca8>
  410cec:	mov	x19, x1
  410cf0:	mov	x20, x0
  410cf4:	cbz	x0, 410d28 <__fxstatat@plt+0xdcb8>
  410cf8:	adrp	x1, 414000 <__fxstatat@plt+0x10f90>
  410cfc:	add	x1, x1, #0xee4
  410d00:	mov	x0, x20
  410d04:	bl	411bdc <__fxstatat@plt+0xeb6c>
  410d08:	mov	x21, x0
  410d0c:	cbnz	x0, 410d2c <__fxstatat@plt+0xdcbc>
  410d10:	mov	x20, xzr
  410d14:	b	410d7c <__fxstatat@plt+0xdd0c>
  410d18:	mov	x0, xzr
  410d1c:	bl	410d90 <__fxstatat@plt+0xdd20>
  410d20:	mov	x20, x0
  410d24:	b	410d7c <__fxstatat@plt+0xdd0c>
  410d28:	mov	x21, xzr
  410d2c:	mov	x0, x21
  410d30:	mov	x1, x20
  410d34:	bl	410d90 <__fxstatat@plt+0xdd20>
  410d38:	mov	x20, x0
  410d3c:	cbz	x21, 410d60 <__fxstatat@plt+0xdcf0>
  410d40:	cmp	x19, #0x1, lsl #12
  410d44:	mov	w8, #0x1000                	// #4096
  410d48:	add	x1, x20, #0x18
  410d4c:	csel	x3, x19, x8, cc  // cc = lo, ul, last
  410d50:	mov	x0, x21
  410d54:	mov	w2, wzr
  410d58:	bl	4029c0 <setvbuf@plt>
  410d5c:	b	410d7c <__fxstatat@plt+0xdd0c>
  410d60:	add	x21, x20, #0x20
  410d64:	mov	x0, x21
  410d68:	mov	x1, x19
  410d6c:	str	xzr, [x20, #24]
  410d70:	bl	410dc8 <__fxstatat@plt+0xdd58>
  410d74:	mov	x0, x21
  410d78:	bl	411544 <__fxstatat@plt+0xe4d4>
  410d7c:	mov	x0, x20
  410d80:	ldp	x20, x19, [sp, #32]
  410d84:	ldr	x21, [sp, #16]
  410d88:	ldp	x29, x30, [sp], #48
  410d8c:	ret
  410d90:	stp	x29, x30, [sp, #-32]!
  410d94:	stp	x20, x19, [sp, #16]
  410d98:	mov	x20, x0
  410d9c:	mov	w0, #0x1038                	// #4152
  410da0:	mov	x29, sp
  410da4:	mov	x19, x1
  410da8:	bl	40fab8 <__fxstatat@plt+0xca48>
  410dac:	adrp	x8, 411000 <__fxstatat@plt+0xdf90>
  410db0:	add	x8, x8, #0x18c
  410db4:	stp	x20, x8, [x0]
  410db8:	str	x19, [x0, #16]
  410dbc:	ldp	x20, x19, [sp, #16]
  410dc0:	ldp	x29, x30, [sp], #32
  410dc4:	ret
  410dc8:	sub	sp, sp, #0x40
  410dcc:	stp	x20, x19, [sp, #48]
  410dd0:	mov	x19, x0
  410dd4:	adrp	x0, 414000 <__fxstatat@plt+0x10f90>
  410dd8:	str	x21, [sp, #32]
  410ddc:	mov	x21, x1
  410de0:	add	x0, x0, #0xf06
  410de4:	mov	w1, wzr
  410de8:	stp	x29, x30, [sp, #16]
  410dec:	add	x29, sp, #0x10
  410df0:	bl	402ad0 <open@plt>
  410df4:	tbnz	w0, #31, 410f64 <__fxstatat@plt+0xdef4>
  410df8:	cmp	x21, #0x800
  410dfc:	mov	w8, #0x800                 	// #2048
  410e00:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  410e04:	mov	x1, x19
  410e08:	mov	w20, w0
  410e0c:	bl	402ef0 <read@plt>
  410e10:	bic	x21, x0, x0, asr #63
  410e14:	mov	w0, w20
  410e18:	bl	402c40 <close@plt>
  410e1c:	cmp	x21, #0x7ff
  410e20:	b.hi	410e58 <__fxstatat@plt+0xdde8>  // b.pmore
  410e24:	mov	w8, #0x800                 	// #2048
  410e28:	sub	x8, x8, x21
  410e2c:	cmp	x8, #0x10
  410e30:	mov	w9, #0x10                  	// #16
  410e34:	mov	x0, sp
  410e38:	mov	x1, xzr
  410e3c:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  410e40:	bl	402b80 <gettimeofday@plt>
  410e44:	add	x0, x19, x21
  410e48:	mov	x1, sp
  410e4c:	mov	x2, x20
  410e50:	bl	402890 <memcpy@plt>
  410e54:	add	x21, x20, x21
  410e58:	cmp	x21, #0x7ff
  410e5c:	b.ls	410eb8 <__fxstatat@plt+0xde48>  // b.plast
  410e60:	cmp	x21, #0x7ff
  410e64:	b.ls	410ef0 <__fxstatat@plt+0xde80>  // b.plast
  410e68:	cmp	x21, #0x7ff
  410e6c:	b.ls	410f28 <__fxstatat@plt+0xdeb8>  // b.plast
  410e70:	cmp	x21, #0x7ff
  410e74:	b.hi	410ea4 <__fxstatat@plt+0xde34>  // b.pmore
  410e78:	mov	w8, #0x800                 	// #2048
  410e7c:	sub	x8, x8, x21
  410e80:	cmp	x8, #0x4
  410e84:	mov	w9, #0x4                   	// #4
  410e88:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  410e8c:	bl	402de0 <getgid@plt>
  410e90:	str	w0, [sp]
  410e94:	add	x0, x19, x21
  410e98:	mov	x1, sp
  410e9c:	mov	x2, x20
  410ea0:	bl	402890 <memcpy@plt>
  410ea4:	ldp	x20, x19, [sp, #48]
  410ea8:	ldr	x21, [sp, #32]
  410eac:	ldp	x29, x30, [sp, #16]
  410eb0:	add	sp, sp, #0x40
  410eb4:	ret
  410eb8:	mov	w8, #0x800                 	// #2048
  410ebc:	sub	x8, x8, x21
  410ec0:	cmp	x8, #0x4
  410ec4:	mov	w9, #0x4                   	// #4
  410ec8:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  410ecc:	bl	402a70 <getpid@plt>
  410ed0:	str	w0, [sp]
  410ed4:	add	x0, x19, x21
  410ed8:	mov	x1, sp
  410edc:	mov	x2, x20
  410ee0:	bl	402890 <memcpy@plt>
  410ee4:	add	x21, x20, x21
  410ee8:	cmp	x21, #0x7ff
  410eec:	b.hi	410e68 <__fxstatat@plt+0xddf8>  // b.pmore
  410ef0:	mov	w8, #0x800                 	// #2048
  410ef4:	sub	x8, x8, x21
  410ef8:	cmp	x8, #0x4
  410efc:	mov	w9, #0x4                   	// #4
  410f00:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  410f04:	bl	402af0 <getppid@plt>
  410f08:	str	w0, [sp]
  410f0c:	add	x0, x19, x21
  410f10:	mov	x1, sp
  410f14:	mov	x2, x20
  410f18:	bl	402890 <memcpy@plt>
  410f1c:	add	x21, x20, x21
  410f20:	cmp	x21, #0x7ff
  410f24:	b.hi	410e70 <__fxstatat@plt+0xde00>  // b.pmore
  410f28:	mov	w8, #0x800                 	// #2048
  410f2c:	sub	x8, x8, x21
  410f30:	cmp	x8, #0x4
  410f34:	mov	w9, #0x4                   	// #4
  410f38:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  410f3c:	bl	402960 <getuid@plt>
  410f40:	str	w0, [sp]
  410f44:	add	x0, x19, x21
  410f48:	mov	x1, sp
  410f4c:	mov	x2, x20
  410f50:	bl	402890 <memcpy@plt>
  410f54:	add	x21, x20, x21
  410f58:	cmp	x21, #0x7ff
  410f5c:	b.ls	410e78 <__fxstatat@plt+0xde08>  // b.plast
  410f60:	b	410ea4 <__fxstatat@plt+0xde34>
  410f64:	mov	x21, xzr
  410f68:	cmp	x21, #0x7ff
  410f6c:	b.ls	410e24 <__fxstatat@plt+0xddb4>  // b.plast
  410f70:	b	410e58 <__fxstatat@plt+0xdde8>
  410f74:	str	x1, [x0, #8]
  410f78:	ret
  410f7c:	str	x1, [x0, #16]
  410f80:	ret
  410f84:	stp	x29, x30, [sp, #-16]!
  410f88:	ldr	x8, [x0]
  410f8c:	mov	x29, sp
  410f90:	cbz	x8, 410fa0 <__fxstatat@plt+0xdf30>
  410f94:	bl	410fb0 <__fxstatat@plt+0xdf40>
  410f98:	ldp	x29, x30, [sp], #16
  410f9c:	ret
  410fa0:	add	x0, x0, #0x18
  410fa4:	bl	41104c <__fxstatat@plt+0xdfdc>
  410fa8:	ldp	x29, x30, [sp], #16
  410fac:	ret
  410fb0:	stp	x29, x30, [sp, #-64]!
  410fb4:	stp	x24, x23, [sp, #16]
  410fb8:	stp	x22, x21, [sp, #32]
  410fbc:	stp	x20, x19, [sp, #48]
  410fc0:	ldr	x3, [x0]
  410fc4:	mov	x20, x1
  410fc8:	mov	x19, x0
  410fcc:	mov	w1, #0x1                   	// #1
  410fd0:	mov	x0, x20
  410fd4:	mov	x29, sp
  410fd8:	mov	x21, x2
  410fdc:	bl	402cd0 <fread_unlocked@plt>
  410fe0:	mov	x23, x0
  410fe4:	bl	402fd0 <__errno_location@plt>
  410fe8:	subs	x21, x21, x23
  410fec:	b.eq	411038 <__fxstatat@plt+0xdfc8>  // b.none
  410ff0:	mov	x22, x0
  410ff4:	ldr	x0, [x19]
  410ff8:	ldr	w24, [x22]
  410ffc:	add	x20, x20, x23
  411000:	bl	402950 <ferror_unlocked@plt>
  411004:	cmp	w0, #0x0
  411008:	csel	w8, wzr, w24, eq  // eq = none
  41100c:	str	w8, [x22]
  411010:	ldp	x8, x0, [x19, #8]
  411014:	blr	x8
  411018:	ldr	x3, [x19]
  41101c:	mov	w1, #0x1                   	// #1
  411020:	mov	x0, x20
  411024:	mov	x2, x21
  411028:	bl	402cd0 <fread_unlocked@plt>
  41102c:	mov	x23, x0
  411030:	subs	x21, x21, x0
  411034:	b.ne	410ff4 <__fxstatat@plt+0xdf84>  // b.any
  411038:	ldp	x20, x19, [sp, #48]
  41103c:	ldp	x22, x21, [sp, #32]
  411040:	ldp	x24, x23, [sp, #16]
  411044:	ldp	x29, x30, [sp], #64
  411048:	ret
  41104c:	stp	x29, x30, [sp, #-80]!
  411050:	stp	x26, x25, [sp, #16]
  411054:	stp	x24, x23, [sp, #32]
  411058:	stp	x22, x21, [sp, #48]
  41105c:	stp	x20, x19, [sp, #64]
  411060:	mov	x20, x0
  411064:	ldr	x23, [x20], #8
  411068:	mov	w8, #0x1020                	// #4128
  41106c:	mov	x24, x2
  411070:	mov	x22, x1
  411074:	mov	x19, x0
  411078:	add	x21, x0, #0x820
  41107c:	add	x25, x0, x8
  411080:	mov	x29, sp
  411084:	b	4110a0 <__fxstatat@plt+0xe030>
  411088:	mov	x2, x24
  41108c:	bl	402890 <memcpy@plt>
  411090:	sub	x8, x23, x24
  411094:	str	x8, [x19]
  411098:	mov	w8, #0x1                   	// #1
  41109c:	cbnz	w8, 41112c <__fxstatat@plt+0xe0bc>
  4110a0:	subs	x26, x24, x23
  4110a4:	sub	x1, x25, x23
  4110a8:	mov	x0, x22
  4110ac:	b.ls	411088 <__fxstatat@plt+0xe018>  // b.plast
  4110b0:	mov	x2, x23
  4110b4:	bl	402890 <memcpy@plt>
  4110b8:	add	x22, x22, x23
  4110bc:	tst	x22, #0x7
  4110c0:	b.eq	4110e0 <__fxstatat@plt+0xe070>  // b.none
  4110c4:	mov	x0, x20
  4110c8:	mov	x1, x21
  4110cc:	bl	4111fc <__fxstatat@plt+0xe18c>
  4110d0:	mov	w8, wzr
  4110d4:	mov	x24, x26
  4110d8:	mov	w23, #0x800                 	// #2048
  4110dc:	b	41109c <__fxstatat@plt+0xe02c>
  4110e0:	mov	x24, x22
  4110e4:	cmp	x26, #0x800
  4110e8:	b.cc	411118 <__fxstatat@plt+0xe0a8>  // b.lo, b.ul, b.last
  4110ec:	mov	x0, x20
  4110f0:	mov	x1, x24
  4110f4:	bl	4111fc <__fxstatat@plt+0xe18c>
  4110f8:	subs	x26, x26, #0x800
  4110fc:	add	x24, x24, #0x800
  411100:	b.ne	4110e4 <__fxstatat@plt+0xe074>  // b.any
  411104:	mov	w8, #0x1                   	// #1
  411108:	str	xzr, [x19]
  41110c:	mov	x24, x26
  411110:	cbnz	w8, 41109c <__fxstatat@plt+0xe02c>
  411114:	b	4110c4 <__fxstatat@plt+0xe054>
  411118:	mov	w8, wzr
  41111c:	mov	x22, x24
  411120:	mov	x24, x26
  411124:	cbnz	w8, 41109c <__fxstatat@plt+0xe02c>
  411128:	b	4110c4 <__fxstatat@plt+0xe054>
  41112c:	ldp	x20, x19, [sp, #64]
  411130:	ldp	x22, x21, [sp, #48]
  411134:	ldp	x24, x23, [sp, #32]
  411138:	ldp	x26, x25, [sp, #16]
  41113c:	ldp	x29, x30, [sp], #80
  411140:	ret
  411144:	stp	x29, x30, [sp, #-32]!
  411148:	stp	x20, x19, [sp, #16]
  41114c:	ldr	x19, [x0]
  411150:	mov	w1, #0x1038                	// #4152
  411154:	mov	x2, #0xffffffffffffffff    	// #-1
  411158:	mov	x29, sp
  41115c:	mov	x20, x0
  411160:	bl	402ed0 <__explicit_bzero_chk@plt>
  411164:	mov	x0, x20
  411168:	bl	402db0 <free@plt>
  41116c:	cbz	x19, 41117c <__fxstatat@plt+0xe10c>
  411170:	mov	x0, x19
  411174:	bl	41184c <__fxstatat@plt+0xe7dc>
  411178:	b	411180 <__fxstatat@plt+0xe110>
  41117c:	mov	w0, wzr
  411180:	ldp	x20, x19, [sp, #16]
  411184:	ldp	x29, x30, [sp], #32
  411188:	ret
  41118c:	stp	x29, x30, [sp, #-48]!
  411190:	stp	x22, x21, [sp, #16]
  411194:	stp	x20, x19, [sp, #32]
  411198:	mov	x29, sp
  41119c:	cbz	x0, 4111f8 <__fxstatat@plt+0xe188>
  4111a0:	adrp	x8, 426000 <__fxstatat@plt+0x22f90>
  4111a4:	ldr	w20, [x8, #1064]
  4111a8:	mov	x19, x0
  4111ac:	bl	402fd0 <__errno_location@plt>
  4111b0:	ldr	w21, [x0]
  4111b4:	adrp	x8, 414000 <__fxstatat@plt+0x10f90>
  4111b8:	adrp	x9, 414000 <__fxstatat@plt+0x10f90>
  4111bc:	add	x8, x8, #0xef7
  4111c0:	add	x9, x9, #0xee7
  4111c4:	cmp	w21, #0x0
  4111c8:	csel	x1, x9, x8, eq  // eq = none
  4111cc:	mov	w2, #0x5                   	// #5
  4111d0:	mov	x0, xzr
  4111d4:	bl	402f30 <dcgettext@plt>
  4111d8:	mov	x22, x0
  4111dc:	mov	x0, x19
  4111e0:	bl	40d5f8 <__fxstatat@plt+0xa588>
  4111e4:	mov	x3, x0
  4111e8:	mov	w0, w20
  4111ec:	mov	w1, w21
  4111f0:	mov	x2, x22
  4111f4:	bl	4028e0 <error@plt>
  4111f8:	bl	402c90 <abort@plt>
  4111fc:	sub	sp, sp, #0x80
  411200:	stp	x29, x30, [sp, #32]
  411204:	stp	x28, x27, [sp, #48]
  411208:	stp	x26, x25, [sp, #64]
  41120c:	stp	x24, x23, [sp, #80]
  411210:	stp	x22, x21, [sp, #96]
  411214:	stp	x20, x19, [sp, #112]
  411218:	ldr	x8, [x0, #2064]
  41121c:	ldr	x9, [x0, #2056]
  411220:	ldr	x23, [x0, #2048]
  411224:	add	x29, sp, #0x20
  411228:	add	x8, x8, #0x1
  41122c:	mov	x19, x0
  411230:	add	x21, x8, x9
  411234:	add	x26, x0, #0x400
  411238:	str	x1, [sp, #16]
  41123c:	stur	xzr, [x29, #-8]
  411240:	str	x8, [x0, #2064]
  411244:	ldur	x24, [x29, #-8]
  411248:	ldr	x9, [sp, #16]
  41124c:	mov	x0, x19
  411250:	add	x25, x19, x24
  411254:	ldr	x22, [x25]
  411258:	ldr	x8, [x25, #1024]
  41125c:	add	x27, x9, x24
  411260:	eon	x9, x23, x23, lsl #21
  411264:	mov	x1, x22
  411268:	add	x23, x9, x8
  41126c:	bl	411534 <__fxstatat@plt+0xe4c4>
  411270:	add	x8, x23, x21
  411274:	add	x8, x8, x0
  411278:	lsr	x1, x8, #8
  41127c:	mov	x0, x19
  411280:	str	x8, [x25]
  411284:	bl	411534 <__fxstatat@plt+0xe4c4>
  411288:	add	x21, x0, x22
  41128c:	mov	x0, x21
  411290:	bl	411540 <__fxstatat@plt+0xe4d0>
  411294:	mov	x0, x23
  411298:	str	x21, [x27]
  41129c:	bl	411540 <__fxstatat@plt+0xe4d0>
  4112a0:	ldr	x22, [x25, #8]
  4112a4:	ldr	x8, [x25, #1032]
  4112a8:	eor	x9, x23, x23, lsr #5
  4112ac:	mov	x0, x19
  4112b0:	mov	x1, x22
  4112b4:	add	x20, x9, x8
  4112b8:	bl	411534 <__fxstatat@plt+0xe4c4>
  4112bc:	add	x8, x20, x21
  4112c0:	add	x8, x8, x0
  4112c4:	lsr	x1, x8, #8
  4112c8:	mov	x0, x19
  4112cc:	str	x8, [x25, #8]
  4112d0:	bl	411534 <__fxstatat@plt+0xe4c4>
  4112d4:	add	x21, x0, x22
  4112d8:	mov	x0, x21
  4112dc:	bl	411540 <__fxstatat@plt+0xe4d0>
  4112e0:	str	x21, [x27, #8]
  4112e4:	ldr	x22, [x25, #16]
  4112e8:	ldr	x8, [x25, #1040]
  4112ec:	eor	x9, x20, x20, lsl #12
  4112f0:	mov	x0, x19
  4112f4:	mov	x1, x22
  4112f8:	add	x23, x8, x9
  4112fc:	bl	411534 <__fxstatat@plt+0xe4c4>
  411300:	add	x8, x23, x21
  411304:	add	x8, x8, x0
  411308:	lsr	x1, x8, #8
  41130c:	mov	x0, x19
  411310:	str	x8, [x25, #16]
  411314:	bl	411534 <__fxstatat@plt+0xe4c4>
  411318:	add	x21, x0, x22
  41131c:	mov	x0, x21
  411320:	bl	411540 <__fxstatat@plt+0xe4d0>
  411324:	mov	x0, x23
  411328:	str	x21, [x27, #16]
  41132c:	bl	411540 <__fxstatat@plt+0xe4d0>
  411330:	ldr	x22, [x25, #24]
  411334:	ldr	x8, [x25, #1048]
  411338:	eor	x9, x23, x23, lsr #33
  41133c:	mov	x0, x19
  411340:	mov	x1, x22
  411344:	add	x23, x9, x8
  411348:	bl	411534 <__fxstatat@plt+0xe4c4>
  41134c:	add	x8, x23, x21
  411350:	add	x8, x8, x0
  411354:	lsr	x1, x8, #8
  411358:	mov	x0, x19
  41135c:	str	x8, [x25, #24]
  411360:	bl	411534 <__fxstatat@plt+0xe4c4>
  411364:	add	x21, x0, x22
  411368:	mov	x0, x21
  41136c:	bl	411540 <__fxstatat@plt+0xe4d0>
  411370:	add	x24, x24, #0x20
  411374:	add	x25, x19, x24
  411378:	cmp	x25, x26
  41137c:	stur	x24, [x29, #-8]
  411380:	str	x21, [x27, #24]
  411384:	b.cc	411244 <__fxstatat@plt+0xe1d4>  // b.lo, b.ul, b.last
  411388:	add	x8, x19, #0x800
  41138c:	str	x8, [sp]
  411390:	ldur	x8, [x29, #-8]
  411394:	ldr	x9, [sp, #16]
  411398:	mov	x26, xzr
  41139c:	add	x8, x9, x8
  4113a0:	mov	x24, x8
  4113a4:	str	x8, [sp, #8]
  4113a8:	add	x27, x25, x26
  4113ac:	sub	x8, x27, #0x400
  4113b0:	ldr	x22, [x25, x26]
  4113b4:	ldr	x8, [x8]
  4113b8:	eon	x9, x23, x23, lsl #21
  4113bc:	mov	x0, x19
  4113c0:	mov	x1, x22
  4113c4:	add	x23, x9, x8
  4113c8:	bl	411534 <__fxstatat@plt+0xe4c4>
  4113cc:	add	x8, x23, x21
  4113d0:	add	x8, x8, x0
  4113d4:	lsr	x1, x8, #8
  4113d8:	mov	x0, x19
  4113dc:	str	x8, [x25, x26]
  4113e0:	bl	411534 <__fxstatat@plt+0xe4c4>
  4113e4:	add	x21, x0, x22
  4113e8:	mov	x0, x21
  4113ec:	bl	411540 <__fxstatat@plt+0xe4d0>
  4113f0:	mov	x0, x23
  4113f4:	str	x21, [x24, x26]
  4113f8:	bl	411540 <__fxstatat@plt+0xe4d0>
  4113fc:	ldur	x28, [x29, #-8]
  411400:	add	x9, x19, x26
  411404:	sub	x8, x27, #0x3f8
  411408:	ldr	x8, [x8]
  41140c:	add	x20, x9, x28
  411410:	ldr	x22, [x20, #8]
  411414:	eor	x9, x23, x23, lsr #5
  411418:	mov	x0, x19
  41141c:	add	x23, x9, x8
  411420:	mov	x1, x22
  411424:	bl	411534 <__fxstatat@plt+0xe4c4>
  411428:	add	x8, x23, x21
  41142c:	add	x8, x8, x0
  411430:	lsr	x1, x8, #8
  411434:	mov	x0, x19
  411438:	str	x8, [x20, #8]
  41143c:	bl	411534 <__fxstatat@plt+0xe4c4>
  411440:	add	x21, x0, x22
  411444:	mov	x0, x21
  411448:	bl	411540 <__fxstatat@plt+0xe4d0>
  41144c:	ldr	x8, [sp, #16]
  411450:	eor	x9, x23, x23, lsl #12
  411454:	mov	x0, x19
  411458:	add	x8, x8, x26
  41145c:	add	x28, x8, x28
  411460:	str	x21, [x28, #8]
  411464:	sub	x8, x27, #0x3f0
  411468:	ldr	x22, [x20, #16]
  41146c:	ldr	x8, [x8]
  411470:	mov	x1, x22
  411474:	add	x23, x8, x9
  411478:	bl	411534 <__fxstatat@plt+0xe4c4>
  41147c:	add	x8, x23, x21
  411480:	add	x8, x8, x0
  411484:	lsr	x1, x8, #8
  411488:	mov	x0, x19
  41148c:	str	x8, [x20, #16]
  411490:	bl	411534 <__fxstatat@plt+0xe4c4>
  411494:	add	x21, x0, x22
  411498:	mov	x0, x21
  41149c:	bl	411540 <__fxstatat@plt+0xe4d0>
  4114a0:	mov	x0, x23
  4114a4:	str	x21, [x28, #16]
  4114a8:	bl	411540 <__fxstatat@plt+0xe4d0>
  4114ac:	sub	x8, x27, #0x3e8
  4114b0:	ldr	x22, [x20, #24]
  4114b4:	ldr	x8, [x8]
  4114b8:	eor	x9, x23, x23, lsr #33
  4114bc:	mov	x0, x19
  4114c0:	mov	x1, x22
  4114c4:	add	x23, x9, x8
  4114c8:	bl	411534 <__fxstatat@plt+0xe4c4>
  4114cc:	add	x8, x23, x21
  4114d0:	add	x8, x8, x0
  4114d4:	lsr	x1, x8, #8
  4114d8:	mov	x0, x19
  4114dc:	str	x8, [x20, #24]
  4114e0:	bl	411534 <__fxstatat@plt+0xe4c4>
  4114e4:	add	x21, x0, x22
  4114e8:	mov	x0, x21
  4114ec:	bl	411540 <__fxstatat@plt+0xe4d0>
  4114f0:	add	x8, x24, x26
  4114f4:	str	x21, [x8, #24]
  4114f8:	ldr	x8, [sp]
  4114fc:	add	x9, x27, #0x20
  411500:	add	x26, x26, #0x20
  411504:	cmp	x9, x8
  411508:	b.cc	4113a8 <__fxstatat@plt+0xe338>  // b.lo, b.ul, b.last
  41150c:	str	x23, [x19, #2048]
  411510:	str	x21, [x19, #2056]
  411514:	ldp	x20, x19, [sp, #112]
  411518:	ldp	x22, x21, [sp, #96]
  41151c:	ldp	x24, x23, [sp, #80]
  411520:	ldp	x26, x25, [sp, #64]
  411524:	ldp	x28, x27, [sp, #48]
  411528:	ldp	x29, x30, [sp, #32]
  41152c:	add	sp, sp, #0x80
  411530:	ret
  411534:	and	x8, x1, #0x7f8
  411538:	ldr	x0, [x0, x8]
  41153c:	ret
  411540:	ret
  411544:	sub	sp, sp, #0x80
  411548:	stp	x22, x21, [sp, #96]
  41154c:	stp	x20, x19, [sp, #112]
  411550:	mov	x20, #0x4b7c                	// #19324
  411554:	mov	x21, #0xc862                	// #51298
  411558:	mov	x22, #0x12a0                	// #4768
  41155c:	mov	x9, #0x5524                	// #21796
  411560:	mov	x10, #0xe0ce                	// #57550
  411564:	mov	x8, #0x9315                	// #37653
  411568:	mov	x12, #0x89ed                	// #35309
  41156c:	mov	x11, #0xc0ab                	// #49323
  411570:	movk	x20, #0xa288, lsl #16
  411574:	movk	x21, #0xc73a, lsl #16
  411578:	movk	x22, #0x3d47, lsl #16
  41157c:	movk	x9, #0x4a59, lsl #16
  411580:	movk	x10, #0x8355, lsl #16
  411584:	movk	x8, #0xa5a0, lsl #16
  411588:	movk	x12, #0xcbfc, lsl #16
  41158c:	movk	x11, #0x6c44, lsl #16
  411590:	movk	x20, #0x4677, lsl #32
  411594:	movk	x21, #0xb322, lsl #32
  411598:	movk	x22, #0xa505, lsl #32
  41159c:	movk	x9, #0x2e82, lsl #32
  4115a0:	movk	x10, #0x53db, lsl #32
  4115a4:	movk	x8, #0x4a0f, lsl #32
  4115a8:	movk	x12, #0x5bf2, lsl #32
  4115ac:	movk	x11, #0x704f, lsl #32
  4115b0:	stp	x24, x23, [sp, #80]
  4115b4:	add	x23, x0, #0x20
  4115b8:	movk	x20, #0x647c, lsl #48
  4115bc:	movk	x21, #0xb9f8, lsl #48
  4115c0:	movk	x22, #0x8c0e, lsl #48
  4115c4:	movk	x9, #0xb29b, lsl #48
  4115c8:	movk	x10, #0x82f0, lsl #48
  4115cc:	movk	x8, #0x48fe, lsl #48
  4115d0:	movk	x12, #0xae98, lsl #48
  4115d4:	movk	x11, #0x98f5, lsl #48
  4115d8:	mov	x24, #0xfffffffffffffff8    	// #-8
  4115dc:	stp	x29, x30, [sp, #32]
  4115e0:	stp	x28, x27, [sp, #48]
  4115e4:	stp	x26, x25, [sp, #64]
  4115e8:	add	x29, sp, #0x20
  4115ec:	str	x0, [sp, #8]
  4115f0:	ldp	x13, x14, [x23, #-32]
  4115f4:	ldp	x15, x16, [x23, #-16]
  4115f8:	add	x13, x13, x20
  4115fc:	add	x20, x14, x21
  411600:	ldp	x14, x17, [x23]
  411604:	add	x21, x15, x22
  411608:	add	x22, x16, x9
  41160c:	ldp	x9, x15, [x23, #16]
  411610:	add	x25, x14, x10
  411614:	add	x26, x17, x8
  411618:	sub	x28, x13, x25
  41161c:	add	x0, x15, x11
  411620:	add	x27, x9, x12
  411624:	bl	411540 <__fxstatat@plt+0xe4d0>
  411628:	eor	x26, x26, x0, lsr #9
  41162c:	add	x19, x0, x28
  411630:	eor	x27, x27, x28, lsl #9
  411634:	sub	x0, x20, x26
  411638:	add	x20, x0, x28
  41163c:	sub	x21, x21, x27
  411640:	bl	411540 <__fxstatat@plt+0xe4d0>
  411644:	eor	x19, x19, x0, lsr #23
  411648:	add	x28, x0, x21
  41164c:	eor	x20, x20, x21, lsl #15
  411650:	sub	x0, x22, x19
  411654:	add	x22, x0, x21
  411658:	sub	x25, x25, x20
  41165c:	bl	411540 <__fxstatat@plt+0xe4d0>
  411660:	eor	x21, x28, x0, lsr #14
  411664:	add	x28, x25, x0
  411668:	eor	x22, x22, x25, lsl #20
  41166c:	sub	x0, x26, x21
  411670:	add	x25, x25, x0
  411674:	sub	x26, x27, x22
  411678:	bl	411540 <__fxstatat@plt+0xe4d0>
  41167c:	eor	x9, x28, x0, lsr #17
  411680:	sub	x11, x19, x9
  411684:	add	x8, x26, x0
  411688:	eor	x10, x25, x26, lsl #14
  41168c:	add	x24, x24, #0x8
  411690:	add	x12, x26, x11
  411694:	stp	x20, x21, [x23, #-32]
  411698:	stp	x22, x9, [x23, #-16]
  41169c:	stp	x10, x8, [x23]
  4116a0:	cmp	x24, #0xf8
  4116a4:	stp	x12, x11, [x23, #16]
  4116a8:	add	x23, x23, #0x40
  4116ac:	b.cc	4115f0 <__fxstatat@plt+0xe580>  // b.lo, b.ul, b.last
  4116b0:	ldr	x13, [sp, #8]
  4116b4:	mov	x24, #0xfffffffffffffff8    	// #-8
  4116b8:	add	x23, x13, #0x20
  4116bc:	ldp	x15, x16, [x23, #-16]
  4116c0:	ldp	x13, x14, [x23, #-32]
  4116c4:	add	x9, x16, x9
  4116c8:	add	x19, x14, x21
  4116cc:	ldp	x14, x17, [x23]
  4116d0:	str	x9, [sp, #16]
  4116d4:	add	x13, x13, x20
  4116d8:	add	x20, x15, x22
  4116dc:	ldp	x9, x15, [x23, #16]
  4116e0:	add	x22, x14, x10
  4116e4:	add	x25, x17, x8
  4116e8:	sub	x27, x13, x22
  4116ec:	add	x0, x15, x11
  4116f0:	add	x26, x9, x12
  4116f4:	bl	411540 <__fxstatat@plt+0xe4d0>
  4116f8:	eor	x25, x25, x0, lsr #9
  4116fc:	add	x28, x0, x27
  411700:	eor	x26, x26, x27, lsl #9
  411704:	sub	x0, x19, x25
  411708:	add	x19, x0, x27
  41170c:	sub	x27, x20, x26
  411710:	bl	411540 <__fxstatat@plt+0xe4d0>
  411714:	ldr	x9, [sp, #16]
  411718:	eor	x8, x28, x0, lsr #23
  41171c:	add	x21, x0, x27
  411720:	eor	x20, x19, x27, lsl #15
  411724:	sub	x0, x9, x8
  411728:	stur	x8, [x29, #-8]
  41172c:	add	x19, x0, x27
  411730:	sub	x27, x22, x20
  411734:	bl	411540 <__fxstatat@plt+0xe4d0>
  411738:	eor	x21, x21, x0, lsr #14
  41173c:	add	x28, x27, x0
  411740:	eor	x22, x19, x27, lsl #20
  411744:	sub	x0, x25, x21
  411748:	add	x19, x27, x0
  41174c:	sub	x25, x26, x22
  411750:	bl	411540 <__fxstatat@plt+0xe4d0>
  411754:	stp	x20, x21, [x23, #-32]
  411758:	ldur	x11, [x29, #-8]
  41175c:	eor	x9, x28, x0, lsr #17
  411760:	add	x8, x25, x0
  411764:	eor	x10, x19, x25, lsl #14
  411768:	sub	x11, x11, x9
  41176c:	add	x24, x24, #0x8
  411770:	add	x12, x25, x11
  411774:	stp	x22, x9, [x23, #-16]
  411778:	stp	x10, x8, [x23]
  41177c:	cmp	x24, #0xf8
  411780:	stp	x12, x11, [x23, #16]
  411784:	add	x23, x23, #0x40
  411788:	b.cc	4116bc <__fxstatat@plt+0xe64c>  // b.lo, b.ul, b.last
  41178c:	ldr	x8, [sp, #8]
  411790:	movi	v0.2d, #0x0
  411794:	str	xzr, [x8, #2064]
  411798:	str	q0, [x8, #2048]
  41179c:	ldp	x20, x19, [sp, #112]
  4117a0:	ldp	x22, x21, [sp, #96]
  4117a4:	ldp	x24, x23, [sp, #80]
  4117a8:	ldp	x26, x25, [sp, #64]
  4117ac:	ldp	x28, x27, [sp, #48]
  4117b0:	ldp	x29, x30, [sp, #32]
  4117b4:	add	sp, sp, #0x80
  4117b8:	ret
  4117bc:	stp	x29, x30, [sp, #-16]!
  4117c0:	mov	w2, #0x3                   	// #3
  4117c4:	mov	w1, wzr
  4117c8:	mov	x29, sp
  4117cc:	bl	4118d8 <__fxstatat@plt+0xe868>
  4117d0:	ldp	x29, x30, [sp], #16
  4117d4:	ret
  4117d8:	adds	x8, x0, x1
  4117dc:	csinv	x0, x8, xzr, cc  // cc = lo, ul, last
  4117e0:	ret
  4117e4:	stp	x29, x30, [sp, #-32]!
  4117e8:	str	x19, [sp, #16]
  4117ec:	mov	x29, sp
  4117f0:	mov	x19, x2
  4117f4:	bl	4117d8 <__fxstatat@plt+0xe768>
  4117f8:	mov	x1, x19
  4117fc:	bl	4117d8 <__fxstatat@plt+0xe768>
  411800:	ldr	x19, [sp, #16]
  411804:	ldp	x29, x30, [sp], #32
  411808:	ret
  41180c:	stp	x29, x30, [sp, #-32]!
  411810:	stp	x20, x19, [sp, #16]
  411814:	mov	x29, sp
  411818:	mov	x19, x3
  41181c:	mov	x20, x2
  411820:	bl	4117d8 <__fxstatat@plt+0xe768>
  411824:	mov	x1, x20
  411828:	bl	4117d8 <__fxstatat@plt+0xe768>
  41182c:	mov	x1, x19
  411830:	bl	4117d8 <__fxstatat@plt+0xe768>
  411834:	ldp	x20, x19, [sp, #16]
  411838:	ldp	x29, x30, [sp], #32
  41183c:	ret
  411840:	cmp	x0, x1
  411844:	csel	x0, x1, x0, cc  // cc = lo, ul, last
  411848:	ret
  41184c:	stp	x29, x30, [sp, #-32]!
  411850:	stp	x20, x19, [sp, #16]
  411854:	mov	x29, sp
  411858:	mov	x19, x0
  41185c:	bl	402a30 <fileno@plt>
  411860:	tbnz	w0, #31, 4118a4 <__fxstatat@plt+0xe834>
  411864:	mov	x0, x19
  411868:	bl	402f50 <__freading@plt>
  41186c:	cbz	w0, 41188c <__fxstatat@plt+0xe81c>
  411870:	mov	x0, x19
  411874:	bl	402a30 <fileno@plt>
  411878:	mov	w2, #0x1                   	// #1
  41187c:	mov	x1, xzr
  411880:	bl	4029f0 <lseek@plt>
  411884:	cmn	x0, #0x1
  411888:	b.eq	4118b0 <__fxstatat@plt+0xe840>  // b.none
  41188c:	mov	x0, x19
  411890:	bl	40ffcc <__fxstatat@plt+0xcf5c>
  411894:	cbz	w0, 4118b0 <__fxstatat@plt+0xe840>
  411898:	bl	402fd0 <__errno_location@plt>
  41189c:	ldr	w20, [x0]
  4118a0:	b	4118b4 <__fxstatat@plt+0xe844>
  4118a4:	mov	x0, x19
  4118a8:	bl	402a60 <fclose@plt>
  4118ac:	b	4118cc <__fxstatat@plt+0xe85c>
  4118b0:	mov	w20, wzr
  4118b4:	mov	x0, x19
  4118b8:	bl	402a60 <fclose@plt>
  4118bc:	cbz	w20, 4118cc <__fxstatat@plt+0xe85c>
  4118c0:	bl	402fd0 <__errno_location@plt>
  4118c4:	str	w20, [x0]
  4118c8:	mov	w0, #0xffffffff            	// #-1
  4118cc:	ldp	x20, x19, [sp, #16]
  4118d0:	ldp	x29, x30, [sp], #32
  4118d4:	ret
  4118d8:	sub	sp, sp, #0xe0
  4118dc:	stp	x29, x30, [sp, #208]
  4118e0:	add	x29, sp, #0xd0
  4118e4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4118e8:	mov	x9, sp
  4118ec:	sub	x10, x29, #0x50
  4118f0:	movk	x8, #0xff80, lsl #32
  4118f4:	add	x11, x29, #0x10
  4118f8:	cmp	w1, #0xb
  4118fc:	add	x9, x9, #0x80
  411900:	add	x10, x10, #0x30
  411904:	stp	x2, x3, [x29, #-80]
  411908:	stp	x4, x5, [x29, #-64]
  41190c:	stp	x6, x7, [x29, #-48]
  411910:	stp	q1, q2, [sp, #16]
  411914:	stp	q3, q4, [sp, #48]
  411918:	str	q0, [sp]
  41191c:	stp	q5, q6, [sp, #80]
  411920:	str	q7, [sp, #112]
  411924:	stp	x9, x8, [x29, #-16]
  411928:	stp	x11, x10, [x29, #-32]
  41192c:	b.hi	411984 <__fxstatat@plt+0xe914>  // b.pmore
  411930:	mov	w8, #0x1                   	// #1
  411934:	lsl	w8, w8, w1
  411938:	mov	w9, #0x514                 	// #1300
  41193c:	tst	w8, w9
  411940:	b.ne	4119b8 <__fxstatat@plt+0xe948>  // b.any
  411944:	mov	w9, #0xa0a                 	// #2570
  411948:	tst	w8, w9
  41194c:	b.ne	4119b0 <__fxstatat@plt+0xe940>  // b.any
  411950:	cbnz	w1, 411984 <__fxstatat@plt+0xe914>
  411954:	ldursw	x8, [x29, #-8]
  411958:	tbz	w8, #31, 41196c <__fxstatat@plt+0xe8fc>
  41195c:	add	w9, w8, #0x8
  411960:	cmp	w9, #0x0
  411964:	stur	w9, [x29, #-8]
  411968:	b.le	411a7c <__fxstatat@plt+0xea0c>
  41196c:	ldur	x8, [x29, #-32]
  411970:	add	x9, x8, #0x8
  411974:	stur	x9, [x29, #-32]
  411978:	ldr	w1, [x8]
  41197c:	bl	411a88 <__fxstatat@plt+0xea18>
  411980:	b	4119e4 <__fxstatat@plt+0xe974>
  411984:	sub	w8, w1, #0x400
  411988:	cmp	w8, #0xa
  41198c:	b.hi	411a34 <__fxstatat@plt+0xe9c4>  // b.pmore
  411990:	mov	w9, #0x1                   	// #1
  411994:	lsl	w9, w9, w8
  411998:	mov	w10, #0x285                 	// #645
  41199c:	tst	w9, w10
  4119a0:	b.ne	4119b8 <__fxstatat@plt+0xe948>  // b.any
  4119a4:	mov	w10, #0x502                 	// #1282
  4119a8:	tst	w9, w10
  4119ac:	b.eq	4119f0 <__fxstatat@plt+0xe980>  // b.none
  4119b0:	bl	402e70 <fcntl@plt>
  4119b4:	b	4119e4 <__fxstatat@plt+0xe974>
  4119b8:	ldursw	x8, [x29, #-8]
  4119bc:	tbz	w8, #31, 4119d0 <__fxstatat@plt+0xe960>
  4119c0:	add	w9, w8, #0x8
  4119c4:	cmp	w9, #0x0
  4119c8:	stur	w9, [x29, #-8]
  4119cc:	b.le	411a28 <__fxstatat@plt+0xe9b8>
  4119d0:	ldur	x8, [x29, #-32]
  4119d4:	add	x9, x8, #0x8
  4119d8:	stur	x9, [x29, #-32]
  4119dc:	ldr	w2, [x8]
  4119e0:	bl	402e70 <fcntl@plt>
  4119e4:	ldp	x29, x30, [sp, #208]
  4119e8:	add	sp, sp, #0xe0
  4119ec:	ret
  4119f0:	cmp	w8, #0x6
  4119f4:	b.ne	411a34 <__fxstatat@plt+0xe9c4>  // b.any
  4119f8:	ldursw	x8, [x29, #-8]
  4119fc:	tbz	w8, #31, 411a10 <__fxstatat@plt+0xe9a0>
  411a00:	add	w9, w8, #0x8
  411a04:	cmp	w9, #0x0
  411a08:	stur	w9, [x29, #-8]
  411a0c:	b.le	411a64 <__fxstatat@plt+0xe9f4>
  411a10:	ldur	x8, [x29, #-32]
  411a14:	add	x9, x8, #0x8
  411a18:	stur	x9, [x29, #-32]
  411a1c:	ldr	w1, [x8]
  411a20:	bl	411aa4 <__fxstatat@plt+0xea34>
  411a24:	b	4119e4 <__fxstatat@plt+0xe974>
  411a28:	ldur	x9, [x29, #-24]
  411a2c:	add	x8, x9, x8
  411a30:	b	4119dc <__fxstatat@plt+0xe96c>
  411a34:	ldursw	x8, [x29, #-8]
  411a38:	tbz	w8, #31, 411a4c <__fxstatat@plt+0xe9dc>
  411a3c:	add	w9, w8, #0x8
  411a40:	cmp	w9, #0x0
  411a44:	stur	w9, [x29, #-8]
  411a48:	b.le	411a70 <__fxstatat@plt+0xea00>
  411a4c:	ldur	x8, [x29, #-32]
  411a50:	add	x9, x8, #0x8
  411a54:	stur	x9, [x29, #-32]
  411a58:	ldr	x2, [x8]
  411a5c:	bl	402e70 <fcntl@plt>
  411a60:	b	4119e4 <__fxstatat@plt+0xe974>
  411a64:	ldur	x9, [x29, #-24]
  411a68:	add	x8, x9, x8
  411a6c:	b	411a1c <__fxstatat@plt+0xe9ac>
  411a70:	ldur	x9, [x29, #-24]
  411a74:	add	x8, x9, x8
  411a78:	b	411a58 <__fxstatat@plt+0xe9e8>
  411a7c:	ldur	x9, [x29, #-24]
  411a80:	add	x8, x9, x8
  411a84:	b	411978 <__fxstatat@plt+0xe908>
  411a88:	stp	x29, x30, [sp, #-16]!
  411a8c:	mov	w2, w1
  411a90:	mov	w1, wzr
  411a94:	mov	x29, sp
  411a98:	bl	402e70 <fcntl@plt>
  411a9c:	ldp	x29, x30, [sp], #16
  411aa0:	ret
  411aa4:	stp	x29, x30, [sp, #-48]!
  411aa8:	stp	x22, x21, [sp, #16]
  411aac:	adrp	x22, 426000 <__fxstatat@plt+0x22f90>
  411ab0:	ldr	w8, [x22, #2760]
  411ab4:	stp	x20, x19, [sp, #32]
  411ab8:	mov	w20, w1
  411abc:	mov	w21, w0
  411ac0:	mov	x29, sp
  411ac4:	tbnz	w8, #31, 411b24 <__fxstatat@plt+0xeab4>
  411ac8:	mov	w1, #0x406                 	// #1030
  411acc:	mov	w0, w21
  411ad0:	mov	w2, w20
  411ad4:	bl	402e70 <fcntl@plt>
  411ad8:	mov	w19, w0
  411adc:	tbz	w0, #31, 411b14 <__fxstatat@plt+0xeaa4>
  411ae0:	bl	402fd0 <__errno_location@plt>
  411ae4:	ldr	w8, [x0]
  411ae8:	cmp	w8, #0x16
  411aec:	b.ne	411b14 <__fxstatat@plt+0xeaa4>  // b.any
  411af0:	mov	w0, w21
  411af4:	mov	w1, w20
  411af8:	bl	411a88 <__fxstatat@plt+0xea18>
  411afc:	mov	w19, w0
  411b00:	tbnz	w0, #31, 411b1c <__fxstatat@plt+0xeaac>
  411b04:	mov	w8, #0xffffffff            	// #-1
  411b08:	str	w8, [x22, #2760]
  411b0c:	tbz	w19, #31, 411b38 <__fxstatat@plt+0xeac8>
  411b10:	b	411b88 <__fxstatat@plt+0xeb18>
  411b14:	mov	w8, #0x1                   	// #1
  411b18:	str	w8, [x22, #2760]
  411b1c:	tbz	w19, #31, 411b38 <__fxstatat@plt+0xeac8>
  411b20:	b	411b88 <__fxstatat@plt+0xeb18>
  411b24:	mov	w0, w21
  411b28:	mov	w1, w20
  411b2c:	bl	411a88 <__fxstatat@plt+0xea18>
  411b30:	mov	w19, w0
  411b34:	tbnz	w19, #31, 411b88 <__fxstatat@plt+0xeb18>
  411b38:	ldr	w8, [x22, #2760]
  411b3c:	cmn	w8, #0x1
  411b40:	b.ne	411b88 <__fxstatat@plt+0xeb18>  // b.any
  411b44:	mov	w1, #0x1                   	// #1
  411b48:	mov	w0, w19
  411b4c:	bl	402e70 <fcntl@plt>
  411b50:	tbnz	w0, #31, 411b6c <__fxstatat@plt+0xeafc>
  411b54:	orr	w2, w0, #0x1
  411b58:	mov	w1, #0x2                   	// #2
  411b5c:	mov	w0, w19
  411b60:	bl	402e70 <fcntl@plt>
  411b64:	cmn	w0, #0x1
  411b68:	b.ne	411b88 <__fxstatat@plt+0xeb18>  // b.any
  411b6c:	bl	402fd0 <__errno_location@plt>
  411b70:	ldr	w21, [x0]
  411b74:	mov	x20, x0
  411b78:	mov	w0, w19
  411b7c:	bl	402c40 <close@plt>
  411b80:	mov	w19, #0xffffffff            	// #-1
  411b84:	str	w21, [x20]
  411b88:	mov	w0, w19
  411b8c:	ldp	x20, x19, [sp, #32]
  411b90:	ldp	x22, x21, [sp, #16]
  411b94:	ldp	x29, x30, [sp], #48
  411b98:	ret
  411b9c:	mov	w8, w0
  411ba0:	cmp	w0, #0x26
  411ba4:	mov	w0, wzr
  411ba8:	b.hi	411bc8 <__fxstatat@plt+0xeb58>  // b.pmore
  411bac:	mov	w9, w8
  411bb0:	mov	w10, #0x1                   	// #1
  411bb4:	lsl	x9, x10, x9
  411bb8:	mov	x10, #0x410000              	// #4259840
  411bbc:	movk	x10, #0x40, lsl #32
  411bc0:	tst	x9, x10
  411bc4:	b.ne	411bd0 <__fxstatat@plt+0xeb60>  // b.any
  411bc8:	cmp	w8, #0x5f
  411bcc:	b.ne	411bd4 <__fxstatat@plt+0xeb64>  // b.any
  411bd0:	ret
  411bd4:	mov	w0, #0x1                   	// #1
  411bd8:	ret
  411bdc:	stp	x29, x30, [sp, #-48]!
  411be0:	stp	x22, x21, [sp, #16]
  411be4:	stp	x20, x19, [sp, #32]
  411be8:	mov	x29, sp
  411bec:	mov	x20, x1
  411bf0:	bl	402a90 <fopen@plt>
  411bf4:	mov	x19, x0
  411bf8:	cbz	x0, 411c74 <__fxstatat@plt+0xec04>
  411bfc:	mov	x0, x19
  411c00:	bl	402a30 <fileno@plt>
  411c04:	cmp	w0, #0x2
  411c08:	b.hi	411c68 <__fxstatat@plt+0xebf8>  // b.pmore
  411c0c:	bl	4117bc <__fxstatat@plt+0xe74c>
  411c10:	tbnz	w0, #31, 411c48 <__fxstatat@plt+0xebd8>
  411c14:	mov	w21, w0
  411c18:	mov	x0, x19
  411c1c:	bl	41184c <__fxstatat@plt+0xe7dc>
  411c20:	cbz	w0, 411c88 <__fxstatat@plt+0xec18>
  411c24:	bl	402fd0 <__errno_location@plt>
  411c28:	ldr	w22, [x0]
  411c2c:	mov	x20, x0
  411c30:	mov	w0, w21
  411c34:	bl	402c40 <close@plt>
  411c38:	str	w22, [x20]
  411c3c:	mov	w8, #0x1                   	// #1
  411c40:	cbnz	w8, 411c6c <__fxstatat@plt+0xebfc>
  411c44:	b	411c68 <__fxstatat@plt+0xebf8>
  411c48:	bl	402fd0 <__errno_location@plt>
  411c4c:	ldr	w21, [x0]
  411c50:	mov	x20, x0
  411c54:	mov	x0, x19
  411c58:	bl	41184c <__fxstatat@plt+0xe7dc>
  411c5c:	str	w21, [x20]
  411c60:	mov	w8, #0x1                   	// #1
  411c64:	cbnz	w8, 411c6c <__fxstatat@plt+0xebfc>
  411c68:	mov	w8, wzr
  411c6c:	cbz	w8, 411c74 <__fxstatat@plt+0xec04>
  411c70:	mov	x19, xzr
  411c74:	mov	x0, x19
  411c78:	ldp	x20, x19, [sp, #32]
  411c7c:	ldp	x22, x21, [sp, #16]
  411c80:	ldp	x29, x30, [sp], #48
  411c84:	ret
  411c88:	mov	w0, w21
  411c8c:	mov	x1, x20
  411c90:	bl	402b70 <fdopen@plt>
  411c94:	mov	x19, x0
  411c98:	cbz	x0, 411c24 <__fxstatat@plt+0xebb4>
  411c9c:	mov	w8, wzr
  411ca0:	cbnz	w8, 411c6c <__fxstatat@plt+0xebfc>
  411ca4:	b	411c68 <__fxstatat@plt+0xebf8>
  411ca8:	stp	x29, x30, [sp, #-64]!
  411cac:	mov	x29, sp
  411cb0:	stp	x19, x20, [sp, #16]
  411cb4:	adrp	x20, 425000 <__fxstatat@plt+0x21f90>
  411cb8:	add	x20, x20, #0xdd0
  411cbc:	stp	x21, x22, [sp, #32]
  411cc0:	adrp	x21, 425000 <__fxstatat@plt+0x21f90>
  411cc4:	add	x21, x21, #0xdc8
  411cc8:	sub	x20, x20, x21
  411ccc:	mov	w22, w0
  411cd0:	stp	x23, x24, [sp, #48]
  411cd4:	mov	x23, x1
  411cd8:	mov	x24, x2
  411cdc:	bl	402840 <mbrtowc@plt-0x40>
  411ce0:	cmp	xzr, x20, asr #3
  411ce4:	b.eq	411d10 <__fxstatat@plt+0xeca0>  // b.none
  411ce8:	asr	x20, x20, #3
  411cec:	mov	x19, #0x0                   	// #0
  411cf0:	ldr	x3, [x21, x19, lsl #3]
  411cf4:	mov	x2, x24
  411cf8:	add	x19, x19, #0x1
  411cfc:	mov	x1, x23
  411d00:	mov	w0, w22
  411d04:	blr	x3
  411d08:	cmp	x20, x19
  411d0c:	b.ne	411cf0 <__fxstatat@plt+0xec80>  // b.any
  411d10:	ldp	x19, x20, [sp, #16]
  411d14:	ldp	x21, x22, [sp, #32]
  411d18:	ldp	x23, x24, [sp, #48]
  411d1c:	ldp	x29, x30, [sp], #64
  411d20:	ret
  411d24:	nop
  411d28:	ret
  411d2c:	nop
  411d30:	adrp	x2, 426000 <__fxstatat@plt+0x22f90>
  411d34:	mov	x1, #0x0                   	// #0
  411d38:	ldr	x2, [x2, #1032]
  411d3c:	b	402980 <__cxa_atexit@plt>
  411d40:	mov	x2, x1
  411d44:	mov	x1, x0
  411d48:	mov	w0, #0x0                   	// #0
  411d4c:	b	402ff0 <__xstat@plt>
  411d50:	mov	x2, x1
  411d54:	mov	w1, w0
  411d58:	mov	w0, #0x0                   	// #0
  411d5c:	b	402f20 <__fxstat@plt>
  411d60:	mov	x2, x1
  411d64:	mov	x1, x0
  411d68:	mov	w0, #0x0                   	// #0
  411d6c:	b	402ee0 <__lxstat@plt>
  411d70:	mov	x4, x1
  411d74:	mov	x5, x2
  411d78:	mov	w1, w0
  411d7c:	mov	x2, x4
  411d80:	mov	w0, #0x0                   	// #0
  411d84:	mov	w4, w3
  411d88:	mov	x3, x5
  411d8c:	b	403070 <__fxstatat@plt>
  411d90:	stp	x29, x30, [sp, #-32]!
  411d94:	mov	w4, w1
  411d98:	mov	x1, x0
  411d9c:	mov	x29, sp
  411da0:	add	x3, sp, #0x18
  411da4:	mov	w0, #0x0                   	// #0
  411da8:	str	x2, [sp, #24]
  411dac:	mov	w2, w4
  411db0:	bl	402920 <__xmknod@plt>
  411db4:	ldp	x29, x30, [sp], #32
  411db8:	ret

Disassembly of section .fini:

0000000000411dbc <.fini>:
  411dbc:	stp	x29, x30, [sp, #-16]!
  411dc0:	mov	x29, sp
  411dc4:	ldp	x29, x30, [sp], #16
  411dc8:	ret
