

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Aug 13 01:16:59 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Calc_distance
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.418|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.41>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%simulated_time_read = call double @_ssdm_op_Read.ap_auto.double(double %simulated_time) nounwind" [../files/CalsDis.cpp:3]   --->   Operation 17 'read' 'simulated_time_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [5/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 18 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.41>
ST_2 : Operation 19 [4/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 19 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.41>
ST_3 : Operation 20 [3/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 20 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 21 [2/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 21 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 22 [1/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 22 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.33>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 23 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 25 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 26 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 27 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 28 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 29 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.46ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 30 'add' 'add_ln502' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 31 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (1.46ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 32 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 33 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.76ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 34 'select' 'ush' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 35 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 36 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 37 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 38 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 39 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 41 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (2.86ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 43 'select' 'p_Val2_5' <Predicate = true> <Delay = 2.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (1.63ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 44 'sub' 'result_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.61ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 45 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_Val2_6, i32 2, i32 31)" [../files/CalsDis.cpp:12]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.85>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%echo_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %echo) nounwind" [../files/CalsDis.cpp:3]   --->   Operation 47 'read' 'echo_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.57ns)   --->   "%icmp_ln8 = icmp eq i32 %echo_read, 1" [../files/CalsDis.cpp:8]   --->   Operation 48 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [4/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 49 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln12 = icmp sgt i30 %tmp_4, 0" [../files/CalsDis.cpp:12]   --->   Operation 50 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.57ns)   --->   "%icmp_ln12_1 = icmp slt i32 %p_Val2_6, 101" [../files/CalsDis.cpp:12]   --->   Operation 51 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.57ns)   --->   "%icmp_ln14 = icmp sgt i32 %p_Val2_6, 100" [../files/CalsDis.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.57ns)   --->   "%icmp_ln14_1 = icmp slt i32 %p_Val2_6, 201" [../files/CalsDis.cpp:14]   --->   Operation 53 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (1.57ns)   --->   "%icmp_ln16 = icmp sgt i32 %p_Val2_6, 200" [../files/CalsDis.cpp:16]   --->   Operation 54 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (1.57ns)   --->   "%icmp_ln16_1 = icmp slt i32 %p_Val2_6, 301" [../files/CalsDis.cpp:16]   --->   Operation 55 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%and_ln16 = and i1 %icmp_ln16, %icmp_ln16_1" [../files/CalsDis.cpp:16]   --->   Operation 56 'and' 'and_ln16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %p_Val2_6, i32 0" [../files/CalsDis.cpp:8]   --->   Operation 57 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln12 = and i1 %icmp_ln12, %icmp_ln12_1" [../files/CalsDis.cpp:12]   --->   Operation 58 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%xor_ln12 = xor i1 %and_ln12, true" [../files/CalsDis.cpp:12]   --->   Operation 59 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln14 = and i1 %icmp_ln8, %xor_ln12" [../files/CalsDis.cpp:14]   --->   Operation 60 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln14_1 = and i1 %icmp_ln14_1, %icmp_ln14" [../files/CalsDis.cpp:14]   --->   Operation 61 'and' 'and_ln14_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln14_2 = and i1 %and_ln14_1, %and_ln14" [../files/CalsDis.cpp:14]   --->   Operation 62 'and' 'and_ln14_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%select_ln14 = select i1 %and_ln14_2, i32 %p_Val2_6, i32 %select_ln8" [../files/CalsDis.cpp:14]   --->   Operation 63 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_2)   --->   "%and_ln12_1 = and i1 %icmp_ln12_1, %icmp_ln8" [../files/CalsDis.cpp:12]   --->   Operation 64 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln12_2 = and i1 %and_ln12_1, %icmp_ln12" [../files/CalsDis.cpp:12]   --->   Operation 65 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln12 = select i1 %and_ln12_2, i32 %p_Val2_6, i32 %select_ln14" [../files/CalsDis.cpp:12]   --->   Operation 66 'select' 'select_ln12' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%and_ln8 = and i1 %icmp_ln8, %and_ln16" [../files/CalsDis.cpp:8]   --->   Operation 67 'and' 'and_ln8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%select_ln8_2 = select i1 %and_ln8, i2 -1, i2 0" [../files/CalsDis.cpp:8]   --->   Operation 68 'select' 'select_ln8_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%select_ln12_2 = select i1 %and_ln12_2, i2 1, i2 -2" [../files/CalsDis.cpp:12]   --->   Operation 69 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%or_ln12 = or i1 %and_ln12_2, %and_ln14_2" [../files/CalsDis.cpp:12]   --->   Operation 70 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln12_3 = select i1 %or_ln12, i2 %select_ln12_2, i2 %select_ln8_2" [../files/CalsDis.cpp:12]   --->   Operation 71 'select' 'select_ln12_3' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i2 %select_ln12_3 to i32" [../files/CalsDis.cpp:12]   --->   Operation 72 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %sens_range, i32 %zext_ln12) nounwind" [../files/CalsDis.cpp:6]   --->   Operation 73 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dist_cm, i32 %select_ln12) nounwind" [../files/CalsDis.cpp:4]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.85>
ST_8 : Operation 75 [3/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 75 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 76 [2/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 76 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.85>
ST_10 : Operation 77 [1/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 77 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 78 [5/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 78 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 79 [4/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 79 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.41>
ST_13 : Operation 80 [3/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 80 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.41>
ST_14 : Operation 81 [2/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 81 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 82 [1/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 82 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.76>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %echo) nounwind, !map !7"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %simulated_time) nounwind, !map !13"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dist_cm) nounwind, !map !17"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %calc_voltage) nounwind, !map !23"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sens_range) nounwind, !map !27"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 88 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_1)   --->   "%select_ln8_1 = select i1 %icmp_ln8, double %tmp_3, double 0.000000e+00" [../files/CalsDis.cpp:8]   --->   Operation 89 'select' 'select_ln8_1' <Predicate = (!and_ln14_2 & !and_ln12_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_1)   --->   "%select_ln14_1 = select i1 %and_ln14_2, double %tmp_3, double %select_ln8_1" [../files/CalsDis.cpp:14]   --->   Operation 90 'select' 'select_ln14_1' <Predicate = (!and_ln12_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln12_1 = select i1 %and_ln12_2, double %tmp_3, double %select_ln14_1" [../files/CalsDis.cpp:12]   --->   Operation 91 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.doubleP(double* %calc_voltage, double %select_ln12_1) nounwind" [../files/CalsDis.cpp:5]   --->   Operation 92 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [../files/CalsDis.cpp:22]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.42ns
The critical path consists of the following:
	wire read on port 'simulated_time' (../files/CalsDis.cpp:3) [12]  (0 ns)
	'dmul' operation ('x', ../files/CalsDis.cpp:9) [15]  (8.42 ns)

 <State 2>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('x', ../files/CalsDis.cpp:9) [15]  (8.42 ns)

 <State 3>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('x', ../files/CalsDis.cpp:9) [15]  (8.42 ns)

 <State 4>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('x', ../files/CalsDis.cpp:9) [15]  (8.42 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('x', ../files/CalsDis.cpp:9) [15]  (8.42 ns)

 <State 6>: 7.34ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9) [23]  (1.47 ns)
	'select' operation ('sh', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9) [27]  (0.76 ns)
	'lshr' operation ('r.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9) [31]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9) [36]  (2.87 ns)
	'sub' operation ('result.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9) [37]  (1.63 ns)
	'select' operation ('__Val2__', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9) [38]  (0.613 ns)

 <State 7>: 6.86ns
The critical path consists of the following:
	'sitodp' operation ('tmp_2', ../files/CalsDis.cpp:10) [39]  (6.86 ns)

 <State 8>: 6.86ns
The critical path consists of the following:
	'sitodp' operation ('tmp_2', ../files/CalsDis.cpp:10) [39]  (6.86 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'sitodp' operation ('tmp_2', ../files/CalsDis.cpp:10) [39]  (6.86 ns)

 <State 10>: 6.86ns
The critical path consists of the following:
	'sitodp' operation ('tmp_2', ../files/CalsDis.cpp:10) [39]  (6.86 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', ../files/CalsDis.cpp:10) [40]  (8.42 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', ../files/CalsDis.cpp:10) [40]  (8.42 ns)

 <State 13>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', ../files/CalsDis.cpp:10) [40]  (8.42 ns)

 <State 14>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', ../files/CalsDis.cpp:10) [40]  (8.42 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_3', ../files/CalsDis.cpp:10) [40]  (8.42 ns)

 <State 16>: 0.763ns
The critical path consists of the following:
	'select' operation ('select_ln8_1', ../files/CalsDis.cpp:8) [59]  (0 ns)
	'select' operation ('select_ln14_1', ../files/CalsDis.cpp:14) [60]  (0 ns)
	'select' operation ('select_ln12_1', ../files/CalsDis.cpp:12) [61]  (0.763 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
