<h1 id="id-2019-07-26Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=11 ( <span class="legacy-color-text-blue4">AXI_ATU</span><span class="legacy-color-text-blue4">=9, APB_ATU=1, CLK_Adapter</span><span class="legacy-color-text-blue4">=1 </span>)</strong><strong>, Resolved=13, Updated=26.</strong></li><li>Symphony<strong> RTL only bugs open / in-progress Total = 20.</strong></li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=17, Resolved=31, Updated=43.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li>Completed multiple dynamic reset verification at top_atp, top_smi and top_axi test benches level.</li><li>Initial feedback on the following test place received from design team,<ol><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156660/Firewall+Adapter+Test+Plan+Transport+Level" data-linked-resource-id="16156660" data-linked-resource-version="33" data-linked-resource-type="page">Firewall Adapter Test Plan (Transport Level):</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156722/Native+Layer+Test+Plan+AXI+to+AXI" data-linked-resource-id="16156722" data-linked-resource-version="37" data-linked-resource-type="page">Native Layer Test Plan (AXI to AXI):</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156679/Native+Layer+Test+Plan+APB+to+APB" data-linked-resource-id="16156679" data-linked-resource-version="21" data-linked-resource-type="page">Native Layer Test Plan (APB to APB):</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156653/Multicast+Adapter+Test+Plan+Packet+Layer" data-linked-resource-id="16156653" data-linked-resource-version="65" data-linked-resource-type="page">Multicast Adapter Test Plan (Packet Layer):</a></li></ol></li><li><strong>CTL Verification:</strong><ol><li>Following issues blocking the progress,<ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li>Decided to finish CTL splitting and striping features verification in CTL TB then move to NL testbench.</li></ol></li><li><strong>Maestro and Symphony TB Sync-Up:</strong><br/><ol><li>Meetings and emails between <a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b374a258562006fa6926d" href="https://arterisip.atlassian.net/wiki/people/624b374a258562006fa6926d?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chandra Veedhi (Deactivated)</a> on how to use ARIA in Symphony test benches.</li></ol></li><li><strong>PMA Verification:</strong><ol><li>Meeting between Symphony &amp; Ncore teams (John, Chandra, Robin, MK, Satya &amp; Saad) to make sure we on the same page and no duplicate effort in PMA verification.</li><li>Started coding QChannel VIP and analyzing VIP from Ncore team. </li></ol></li><li><strong>VC Buffer Switch:</strong><ol><li>Completed initial verification of VC buffer switch. Need Maestro to generate multiple / random configuration for further verification. </li></ol></li><li><strong>Firewall Adapter:</strong><br/><ol><li>Integrated initial firewall test bench flow into runsim test list. Need further enhancement in runsim.js flow support custom firewall adapter configurations. </li><li>Finished initial review / feedback of firewall test plan. </li></ol></li><li><strong>PMON</strong> + RAL verification is <strong>blocked</strong> by following JIRA,<ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li><strong>Multicast Adapter:</strong><ol><li>Completed initial test plan for multicast adapter and sync-up Boon on his visit to Austin.</li><li>Started working on multicast test bench at Native Layer level (AXI to AXI).</li></ol></li><li><strong>DV Infrastructure:</strong><ol><li>TACHL Coverage:<br/><ol><li>Latest TACHL Coverage numbers <strong><span class="legacy-color-text-blue4">Statement &amp; Line = 79%; Branches = 61% Functions = 83%</span>. </strong>Details at <strong>&quot;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html</a>&quot;</strong></li></ol></li><li>Sun-Grid-Engine:<ol><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li></ol></li><li>TACHL Compiler:<ol><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li></ol></li></ol></li><li><strong>Nightly Regressions:</strong><ol><li>Symphony nightly regression passing rate are back to 92%. Details at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/regression/2019_07_24_1117/regression_report_2019_07_24_1117.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/regression/2019_07_24_1117/regression_report_2019_07_24_1117.html</a></li></ol></li><li><strong>Miscellaneous items &amp; hiring:</strong><ol><li>Onsite interviews,<ol><li>Kevin, Pratyush, Reetika &amp; Bill.</li></ol></li><li>Phone interviews,<ol><li>Santosh.</li></ol></li><li>Sync-up meetings<ol><li>CTL verification and blockers</li><li>DV infrastructure task and priorities.</li><li>Couple of Staff meeting.</li><li>Confluence permission issues.</li><li>Conductor GUI</li><li>Weekly DV sync-up meeting</li><li>PMA meeting with Ncore team.</li><li>Meetings with India team.</li></ol></li></ol></li><li>Mentor license utilization live graph shown below is at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/licenses.jpg?api=v2"></span></li></ol><p> </p><h1 id="id-2019-07-26Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here</a>:</u></strong></h2><p style="margin-left: 90.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>CTL Verification</p><ul><li><p>Blockers: SYM-1136, SYM-1157, SYM-1172, SYM-1173</p></li><li><p>worked on SYM-1022 (which is now deprioritized)</p></li><li><p>involved in 2x interviews</p></li><li><p>major changes to CTL features test plan</p></li><li><p>resolved SYM-1187</p></li><li><p>Started SYM-1022 work: porting CTL VIP to new interfaces</p></li><li><p>Finished CTL test plan</p></li><li><p>Started striping bringup.</p></li><li><p>worked on resolving TACHL coverage issues (with limited success)</p></li></ul></li><li><p>PMA Verification:</p><ul><li>Coded qchannel vip to drive controller interface to PMA.</li><li>Gave more inputs to Benny to use ARIA to generate dv json.</li><li>Regression debug for failing atp tests.</li></ul></li><li>VC Buffer Switch.<br/><ul><li><p>Configuration bring up of vc_buffered switch completed. Resolved codegen issues with Darshan &amp; Eric <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1174" rel="nofollow">SYM-1174</a></p></li><li><p>RTL bug found in vc_smi_depkt. Forwarded to Darshan <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1183" rel="nofollow">SYM-1183</a></p></li></ul></li><li><p>Maestro &amp; TB JSON and Wrapper:</p><ul><li>Script to convert rtl-&gt;tb.json completed  to generate AXI top and SMI top benches.</li></ul></li><li><p>Multicast:</p><ul><li>Reviewed Multicast spec. Held meetings with Boon to understand the feature</li><li>Drafted initial test plan for multicast verification</li><li>Learnt about testbench generation flow (JSON to UVM testbench)</li><li>Created new testbench configuration at axi-axi level for multicast verification. RTL generation is almost complete.</li></ul></li><li><p><span class="legacy-color-text-blue1">Firewall Verification</span>:</p><ul><li>Developed a basic testplan for the firewall module.</li><li>Integrate create_firewall.js script into the runsim_testlist.</li><li>Developed firewall_tb_pkg (uvm package) for the firewall.</li><li>Filed a bug for missing interrupt and verified the resolved design.</li><li>Enhanced the sv testbench checker as per the feedback from the designer.</li><li style="list-style-type: none;">Reviewed and gave inputs for the AXI/APB testplans.<ul><li>JIRA:</li></ul><ul><ul><li>1154 - Firewall Integration into Symphony Verification Environment.</li></ul><li style="list-style-type: none;background-image: none;"><ul><li>1185 - Missing interrupt for firewall violation (closed bug)</li></ul></li></ul></li></ul></li><li>Regression fail debug/TB-fixes/triage.</li><li>Run regression with reset_loop enable.</li><li>TB changes for glbl_timeout for top_axi/apb - done. (1104)</li><li>Add initial testplan for Top_apb_apb/top_apb_axi. Uploaded to confluence.</li><li>Debug regression failures for axi4 P0 features.</li><li>Worked for adding AXI5 and AXI-stream P0 features into VIP(SYM-1170/SYM-1171).</li><li>JIRA</li><ul><li>1104 – GLBL_TIMEOUT for top_axi/apb</li><li>1155 – Debug/fix TB issues related to reset_loop.</li><li>1177 – TB change for top_apb_axi support – done.</li><li>1189 – Debug RTL issue</li><li>1186 – debug RTL issue</li><li>1192 – debug/fix TB issue</li><li>1196 – debug/fix tb issue for top_smi</li><li>1197 – debug/fix tb issue for top_apb_axi</li><li>1201 – debug/fix tb issue for Axi/Apb PC errors.</li><li>1203 – debug RTL issue</li><li><p>1202: Bug jira for ar_valid=x.</p></li><li><p>1195: Bug jira for tachl failure(resolved).</p></li><li><p>1193: Bug jira for bresp=z.</p></li><li><p>1191: Bug jira for AXI4 PC violation for wrap.</p></li></ul></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Regression triaging report from Archit (<strong>excellent work in keeping the close eye on regression failures</strong>). </p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/triage.jpg?api=v2"></span><br/><br/></p></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Added ARM protocol checks as passing criteria in rusim. (SYM-1161)</li><li>Added lines and functions for tachl coverage graphs and tables. (SYM-1198)</li><li>Currently working on RAL generation flow in runsim. Goal is to finish tomorrow. (SYM-1194)</li><li>Moved Symphony nightly &amp; checkin regressions to new grid.</li><li>Added -P project option in qrsim grid scripts &amp; ability to run checkin regressions in checkin.q automatically from runsim. Need to use label “checkin” to submit on checkin.q</li><li>Enhaced checkin Jenkins setup. Now Jenkins also displays commits occurred between two builds.</li><li>Testing new grid queues, confirmed issue when 2 users under same project submit on regr.q it behaves as first come first service instead of giving fairshare. Tested it out with Ailyn.</li><li>Fixed bugs in runsim changes for ARM assertion checks that caused Thursday regressions to fail.</li><li style="list-style-type: none;">Working with Ailyn on infrastructure needs.<ul><li>She added ARM assertion checks <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1161" rel="nofollow">SYM-1161</a>.</li><li>Added Lines &amp; Functions in the tachl coverage page : <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html</a></li><li>Working on adding RAL_GEN flow. She has made the changes, we are running sanity regression check &amp; will push it then.</li></ul></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Hiring:<ul><li>Pratyush – 7/24 (Onsite interview for Austin)</li><li>Kevin – 7/22 (Onsite interview for Campbell)</li><li>Reetika – 7/24 (Onsite interview for Campbell)</li><li>Bill – 7/25 (Onsite interview for Austin)</li><li>Santosh – 7/25 (Phone screen).</li></ul></li><li>Sync-up meetings<ol><li>CTL verification and blockers</li><li>DV infrastructure task and priorities.</li><li>Couple of Staff meeting.</li><li>Confluence permission issues.</li><li>Conductor GUI</li><li>Weekly DV sync-up meeting</li><li>PMA meeting with Ncore team.</li><li>Meetings with India team.</li></ol></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad – PTO: 8/5 to 8/16.</li><li>Andrew – PTO 8/19.</li><li>Aniq – PTO 8/9, 8/19 to 8/23</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-26Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16155355/legato_status.jpg?api=v2"></span><br/></strong></u></p><p class="MsoNormal"> </p>