ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_timer.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_timer.vhd
Scanning    Tri_level_timer.vhd
Writing Tri_level_timer.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'



Starting: 'jhdparse @dac.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    dac.vhd
Scanning    dac.vhd
Writing dac.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @genlock.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @sync_statemachine.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    sync_statemachine.vhd
Scanning    sync_statemachine.vhd
Writing sync_statemachine.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__sync_statemachine_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @9912.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn sync_statemachine.xst -ofn sync_statemachine.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn sync_statemachine.xst -ofn sync_statemachine.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : sync_statemachine.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : sync_statemachine
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : sync_statemachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <sync_statemachine> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 2
  1-bit register                   : 2

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <sync_statemachine> ...
=========================================================================
Final Results
Output File Name                   : sync_statemachine
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1

Design Statistics
# Edif Instances                   : 52
# I/Os                             : 8

=========================================================================
CPU : 2.64 / 2.75 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

