{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703297052331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703297052332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 23 10:04:12 2023 " "Processing started: Sat Dec 23 10:04:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703297052332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297052332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vision_Test -c Vision_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vision_Test -c Vision_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297052332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703297052558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703297052558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vision_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vision_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Test " "Found entity 1: Vision_Test" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/led_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/led_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debounce.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "src/display_divider.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/display_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/state_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/state_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_display " "Found entity 1: state_display" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/random_num.v 1 1 " "Found 1 design units, including 1 entities, in source file src/random_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_num " "Found entity 1: random_num" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/random_num.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Dianzhen_scan.v(29) " "Verilog HDL information at Dianzhen_scan.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703297057694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dianzhen_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dianzhen_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dianzhen_scan " "Found entity 1: Dianzhen_scan" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/vision_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/vision_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Test_tb " "Found entity 1: Vision_Test_tb" {  } { { "tb/Vision_Test_tb.v" "" { Text "D:/ShuDianShiYan/Vision_Test/tb/Vision_Test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297057696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UpDown Vision_Test.v(32) " "Verilog HDL Implicit Net warning at Vision_Test.v(32): created implicit net for \"UpDown\"" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vision_Test " "Elaborating entity \"Vision_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703297057742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_display state_display:display " "Elaborating entity \"state_display\" for hierarchy \"state_display:display\"" {  } { { "src/Vision_Test.v" "display" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 state_display.v(65) " "Verilog HDL assignment warning at state_display.v(65): truncated value with size 32 to match size of target (2)" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703297057750 "|Vision_Test|state_display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 state_display.v(251) " "Verilog HDL assignment warning at state_display.v(251): truncated value with size 8 to match size of target (4)" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703297057750 "|Vision_Test|state_display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 state_display.v(252) " "Verilog HDL assignment warning at state_display.v(252): truncated value with size 8 to match size of target (4)" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703297057750 "|Vision_Test|state_display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dianzhen_scan state_display:display\|Dianzhen_scan:d0 " "Elaborating entity \"Dianzhen_scan\" for hierarchy \"state_display:display\|Dianzhen_scan:d0\"" {  } { { "src/state_display.v" "d0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dianzhen_scan.v(23) " "Verilog HDL assignment warning at Dianzhen_scan.v(23): truncated value with size 32 to match size of target (3)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_sel Dianzhen_scan.v(29) " "Verilog HDL Always Construct warning at Dianzhen_scan.v(29): inferring latch(es) for variable \"row_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_sel Dianzhen_scan.v(29) " "Verilog HDL Always Construct warning at Dianzhen_scan.v(29): inferring latch(es) for variable \"col_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[0\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[1\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[2\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[3\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[3\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[4\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[4\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[5\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[5\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[6\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[6\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[7\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[7\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[0\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[1\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[2\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[3\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[3\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[4\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[4\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[5\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[5\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[6\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[6\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[7\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[7\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_num state_display:display\|random_num:r0 " "Elaborating entity \"random_num\" for hierarchy \"state_display:display\|random_num:r0\"" {  } { { "src/state_display.v" "r0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random_num.v(21) " "Verilog HDL assignment warning at random_num.v(21): truncated value with size 32 to match size of target (3)" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/random_num.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703297057754 "|Vision_Test|state_display:display|random_num:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider state_display:display\|display_divider:d10 " "Elaborating entity \"display_divider\" for hierarchy \"state_display:display\|display_divider:d10\"" {  } { { "src/state_display.v" "d10" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:debounce_restart " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:debounce_restart\"" {  } { { "src/Vision_Test.v" "debounce_restart" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_display led_display:led_inst " "Elaborating entity \"led_display\" for hierarchy \"led_display:led_inst\"" {  } { { "src/Vision_Test.v" "led_inst" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057757 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "led_display.v(41) " "Verilog HDL Case Statement information at led_display.v(41): all case item expressions in this case statement are onehot" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_led_r led_display.v(52) " "Verilog HDL Always Construct warning at led_display.v(52): inferring latch(es) for variable \"seg_led_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[0\] led_display.v(52) " "Inferred latch for \"seg_led_r\[0\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[1\] led_display.v(52) " "Inferred latch for \"seg_led_r\[1\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[2\] led_display.v(52) " "Inferred latch for \"seg_led_r\[2\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[3\] led_display.v(52) " "Inferred latch for \"seg_led_r\[3\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[4\] led_display.v(52) " "Inferred latch for \"seg_led_r\[4\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[5\] led_display.v(52) " "Inferred latch for \"seg_led_r\[5\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[6\] led_display.v(52) " "Inferred latch for \"seg_led_r\[6\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[7\] led_display.v(52) " "Inferred latch for \"seg_led_r\[7\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297057758 "|Vision_Test|led_display:led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider led_display:led_inst\|display_divider:u10 " "Elaborating entity \"display_divider\" for hierarchy \"led_display:led_inst\|display_divider:u10\"" {  } { { "src/led_display.v" "u10" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297057759 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_display:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_display:display\|Mod0\"" {  } { { "src/state_display.v" "Mod0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703297058141 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_display:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_display:display\|Div0\"" {  } { { "src/state_display.v" "Div0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703297058141 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_display:display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_display:display\|Mod1\"" {  } { { "src/state_display.v" "Mod1" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703297058141 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703297058141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_display:display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"state_display:display\|lpm_divide:Mod0\"" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297058205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_display:display\|lpm_divide:Mod0 " "Instantiated megafunction \"state_display:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058205 ""}  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703297058205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/lpm_divide_tnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/alt_u_div_hie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_display:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"state_display:display\|lpm_divide:Div0\"" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297058466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_display:display\|lpm_divide:Div0 " "Instantiated megafunction \"state_display:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058466 ""}  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703297058466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qvl " "Found entity 1: lpm_divide_qvl" {  } { { "db/lpm_divide_qvl.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/lpm_divide_qvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703297058498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297058498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_display:display\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"state_display:display\|lpm_divide:Mod1\"" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703297058504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_display:display\|lpm_divide:Mod1 " "Instantiated megafunction \"state_display:display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703297058504 ""}  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703297058504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[0\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[1\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[2\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[3\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[4\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[5\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[6\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[7\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[0\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[1\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[2\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[3\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[4\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[5\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058597 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[6\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|row_sel\[7\] " "Latch state_display:display\|Dianzhen_scan:d0\|row_sel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[0\] " "Latch led_display:led_inst\|seg_led_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[1\] " "Latch led_display:led_inst\|seg_led_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[2\] " "Latch led_display:led_inst\|seg_led_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[3\] " "Latch led_display:led_inst\|seg_led_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[4\] " "Latch led_display:led_inst\|seg_led_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[5\] " "Latch led_display:led_inst\|seg_led_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[6\] " "Latch led_display:led_inst\|seg_led_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[7\] " "Latch led_display:led_inst\|seg_led_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703297058598 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703297058598 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[3\] VCC " "Pin \"seg_sel\[3\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703297058936 "|Vision_Test|seg_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[4\] VCC " "Pin \"seg_sel\[4\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703297058936 "|Vision_Test|seg_sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[5\] VCC " "Pin \"seg_sel\[5\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703297058936 "|Vision_Test|seg_sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[6\] VCC " "Pin \"seg_sel\[6\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703297058936 "|Vision_Test|seg_sel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[7\] VCC " "Pin \"seg_sel\[7\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703297058936 "|Vision_Test|seg_sel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703297058936 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } } { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 17 -1 0 } } { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 157 -1 0 } } { "src/random_num.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/random_num.v" 16 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703297058953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "932 " "Implemented 932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703297059246 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703297059246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "892 " "Implemented 892 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703297059246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703297059246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/Vision_Test/output_files/Vision_Test.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/Vision_Test/output_files/Vision_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297059324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703297059339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 23 10:04:19 2023 " "Processing ended: Sat Dec 23 10:04:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703297059339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703297059339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703297059339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703297059339 ""}
