<html><body><samp><pre>
<!@TC:1566758359>
# Sun Aug 25 11:39:19 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
<a name=mapperReport44></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 030R, Built Feb 27 2019 10:02:28</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1566758359> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1566758359> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1_scck.rpt:@XP_FILE">spin_clock_impl_1_scck.rpt</a>
Printing clock  summary report in "C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1566758359> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1566758359> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1566758359> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1566758359> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1566758359> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1566758359> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:431:24:431:30:@N:BN362:@XP_MSG">smi_fifo.v(431)</a><!@TM:1566758359> | Removing sequential instance afull_flag_impl\.sync\.afull_flag_r (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport45></a>Clock Summary</a>
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                                                              
0 -       pll_ipgen_lscc_pll_Z1_layer0|outglobal_o_inferred_clock     116.2 MHz     8.605         inferred     Autoconstr_clkgroup_1     125  
                                                                                                                                              
0 -       top|osc_clk_inferred_clock                                  187.7 MHz     5.327         inferred     Autoconstr_clkgroup_0     98   
                                                                                                                                              
0 -       top|smi_nwe_pi                                              171.4 MHz     5.833         inferred     Autoconstr_clkgroup_2     47   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                            Clock Pin                                                    Non-clock Pin     Non-clock Pin           
Clock                                                       Load      Pin                                               Seq Example                                                  Seq Example       Comb Example            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                                 -                                                            -                 -                       
                                                                                                                                                                                                                               
pll_ipgen_lscc_pll_Z1_layer0|outglobal_o_inferred_clock     125       my_pll.lscc_pll_inst.u_PLL_B.OUTGLOBAL(PLL_B)     tlc0.line_prev.C                                             -                 -                       
                                                                                                                                                                                                                               
top|osc_clk_inferred_clock                                  98        OSCInst0.CLKHF(HSOSC)                             prev_frame_sync.C                                            -                 -                       
                                                                                                                                                                                                                               
top|smi_nwe_pi                                              47        smi_nwe_pi(port)                                  color_fifo.lscc_fifo_dc_inst.genblk5\.rp_sync2_r[10:0].C     -                 un1_smi_nwe_pi.I[0](inv)
===============================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\development\fpga\spin_clock_ice\top.sv:56:1:56:7:@W:MT530:@XP_MSG">top.sv(56)</a><!@TM:1566758359> | Found inferred clock top|osc_clk_inferred_clock which controls 98 sequential elements including line_time_counter[31:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:2561:22:2561:28:@W:MT530:@XP_MSG">smi_fifo.v(2561)</a><!@TM:1566758359> | Found inferred clock pll_ipgen_lscc_pll_Z1_layer0|outglobal_o_inferred_clock which controls 125 sequential elements including color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:2561:22:2561:28:@W:MT530:@XP_MSG">smi_fifo.v(2561)</a><!@TM:1566758359> | Found inferred clock top|smi_nwe_pi which controls 47 sequential elements including color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport46></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 223 clock pin(s) of sequential element(s)
0 instances converted, 223 sequential instances remain driven by gated/generated clocks

=============================================== Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                        
-------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_prem.srm@|S:smi_nwe_pi@|E:color_fifo.lscc_fifo_dc_inst.sync_wr_controller\.full_r@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       smi_nwe_pi          Unconstrained_port     47         color_fifo.lscc_fifo_dc_inst.sync_wr_controller\.full_r
===============================================================================================================================
============================================================================= Gated/Generated Clocks ==============================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Unconverted Fanout     Sample Instance             Explanation                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_prem.srm@|S:my_pll.lscc_pll_inst.u_PLL_B.OUTGLOBAL@|E:tlc0.data\[0\]\[0\][15]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       my_pll.lscc_pll_inst.u_PLL_B.OUTGLOBAL     PLL_B                  125                    tlc0.data\[0\]\[0\][15]     Gated/generated clock conversion not enabled
<a href="@|L:C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_prem.srm@|S:OSCInst0.CLKHF@|E:line_time_counter[31:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       OSCInst0.CLKHF                             HSOSC                  98                     line_time_counter[31:0]     Gated/generated clock conversion not enabled
===================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1566758359> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1566758359> | Writing default property annotation file C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 11:39:19 2019

###########################################################]

</pre></samp></body></html>
