Exception return from AArch64 EL2 to AArch64 EL1 PC 0x80038
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x81cc4
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x8318c
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x8318c
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x831b4
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x831b4
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x8318c
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x8318c
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x831b4
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x831b4
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x8318c
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x8318c
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x831b4
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x831b4
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83198
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x831b4
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 1 [Undefined Instruction]
...from EL0 to EL1
...with ESR 0x0/0x2000000
...with ELR 0x83150
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x831b4
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 5 [IRQ]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x8316c
...to EL1 PC 0x82480 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x831b4
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
Taking exception 2 [SVC]
...from EL0 to EL1
...with ESR 0x15/0x56000000
...with ELR 0x83180
...to EL1 PC 0x82400 PSTATE 0x3c5
Exception return from AArch64 EL1 to AArch64 EL0 PC 0x83180
