

================================================================
== Vitis HLS Report for 'src_loop_proc'
================================================================
* Date:           Tue Jul 27 21:17:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_png
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|      657|  0.180 us|  6.570 us|   18|  657|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- src_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    285|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     495|    150|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    240|    -|
|Register         |        -|    -|     723|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1218|    675|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U30  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U28    |mul_32s_32s_32_2_1    |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U29    |mul_32s_32s_32_2_1    |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  495| 150|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_212_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln324_1_fu_232_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln324_fu_220_p2                |         +|   0|  0|  69|          62|          62|
    |add_ln65_fu_257_p2                 |         +|   0|  0|  39|          32|           1|
    |tmp_i_fu_192_p2                    |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_263_p2               |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 285|         260|         229|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  87|         18|    1|         18|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_x_phi_fu_180_p4    |   9|          2|   32|         64|
    |id_blk_n                      |   9|          2|    1|          2|
    |mapchip_draw_xsize_blk_n      |   9|          2|    1|          2|
    |mapchip_draw_xsize_out_blk_n  |   9|          2|    1|          2|
    |mapchip_maxheight_blk_n       |   9|          2|    1|          2|
    |mapchip_maxwidth_blk_n        |   9|          2|    1|          2|
    |src_blk_n_AR                  |   9|          2|    1|          2|
    |src_blk_n_R                   |   9|          2|    1|          2|
    |srcin_blk_n                   |   9|          2|    1|          2|
    |x_reg_176                     |   9|          2|   32|         64|
    |xstart_pos_blk_n              |   9|          2|    1|          2|
    |y_blk_n                       |   9|          2|    1|          2|
    |y_out_blk_n                   |   9|          2|    1|          2|
    |ystart_pos_blk_n              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 240|         52|   80|        176|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln324_reg_345                 |  62|   0|   62|          0|
    |add_ln65_reg_356                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |icmp_ln878_reg_361                |   1|   0|    1|          0|
    |icmp_ln878_reg_361_pp0_iter1_reg  |   1|   0|    1|          0|
    |id_read_reg_279                   |  32|   0|   32|          0|
    |mapchip_draw_xsize_read_reg_273   |  32|   0|   32|          0|
    |mapchip_maxheight_read_reg_284    |  32|   0|   32|          0|
    |mapchip_maxwidth_read_reg_294     |  32|   0|   32|          0|
    |mul_ln208_reg_315                 |  32|   0|   32|          0|
    |mul_ln534_reg_340                 |  62|   0|   62|          0|
    |src_addr_read_reg_365             |  32|   0|   32|          0|
    |src_addr_reg_350                  |  64|   0|   64|          0|
    |srcin_read_reg_310                |  64|   0|   64|          0|
    |tmp6_i_reg_335                    |  32|   0|   32|          0|
    |tmp_i_reg_320                     |  32|   0|   32|          0|
    |x_reg_176                         |  32|   0|   32|          0|
    |x_reg_176_pp0_iter1_reg           |  32|   0|   32|          0|
    |xstart_pos_read_reg_300           |  32|   0|   32|          0|
    |y_read_reg_305                    |  32|   0|   32|          0|
    |ystart_pos_read_reg_289           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 723|   0|  723|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|mapchip_draw_xsize_dout        |   in|   32|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_empty_n     |   in|    1|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_read        |  out|    1|     ap_fifo|      mapchip_draw_xsize|       pointer|
|id_dout                        |   in|   32|     ap_fifo|                      id|       pointer|
|id_empty_n                     |   in|    1|     ap_fifo|                      id|       pointer|
|id_read                        |  out|    1|     ap_fifo|                      id|       pointer|
|mapchip_maxheight_dout         |   in|   32|     ap_fifo|       mapchip_maxheight|       pointer|
|mapchip_maxheight_empty_n      |   in|    1|     ap_fifo|       mapchip_maxheight|       pointer|
|mapchip_maxheight_read         |  out|    1|     ap_fifo|       mapchip_maxheight|       pointer|
|ystart_pos_dout                |   in|   32|     ap_fifo|              ystart_pos|       pointer|
|ystart_pos_empty_n             |   in|    1|     ap_fifo|              ystart_pos|       pointer|
|ystart_pos_read                |  out|    1|     ap_fifo|              ystart_pos|       pointer|
|mapchip_maxwidth_dout          |   in|   32|     ap_fifo|        mapchip_maxwidth|       pointer|
|mapchip_maxwidth_empty_n       |   in|    1|     ap_fifo|        mapchip_maxwidth|       pointer|
|mapchip_maxwidth_read          |  out|    1|     ap_fifo|        mapchip_maxwidth|       pointer|
|xstart_pos_dout                |   in|   32|     ap_fifo|              xstart_pos|       pointer|
|xstart_pos_empty_n             |   in|    1|     ap_fifo|              xstart_pos|       pointer|
|xstart_pos_read                |  out|    1|     ap_fifo|              xstart_pos|       pointer|
|y_dout                         |   in|   32|     ap_fifo|                       y|       pointer|
|y_empty_n                      |   in|    1|     ap_fifo|                       y|       pointer|
|y_read                         |  out|    1|     ap_fifo|                       y|       pointer|
|srcin_dout                     |   in|   64|     ap_fifo|                   srcin|       pointer|
|srcin_empty_n                  |   in|    1|     ap_fifo|                   srcin|       pointer|
|srcin_read                     |  out|    1|     ap_fifo|                   srcin|       pointer|
|m_axi_src_AWVALID              |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWREADY              |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWADDR               |  out|   64|       m_axi|                     src|       pointer|
|m_axi_src_AWID                 |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWLEN                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_AWSIZE               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_AWBURST              |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_AWLOCK               |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_AWCACHE              |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWPROT               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_AWQOS                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWREGION             |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWUSER               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WVALID               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WREADY               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_WDATA                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_WSTRB                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_WLAST                |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WID                  |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WUSER                |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARVALID              |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARREADY              |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARADDR               |  out|   64|       m_axi|                     src|       pointer|
|m_axi_src_ARID                 |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARLEN                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_ARSIZE               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_ARBURST              |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_ARLOCK               |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_ARCACHE              |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARPROT               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_ARQOS                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARREGION             |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARUSER               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_RVALID               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RREADY               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_RDATA                |   in|   32|       m_axi|                     src|       pointer|
|m_axi_src_RLAST                |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RID                  |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RUSER                |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RRESP                |   in|    2|       m_axi|                     src|       pointer|
|m_axi_src_BVALID               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_BREADY               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_BRESP                |   in|    2|       m_axi|                     src|       pointer|
|m_axi_src_BID                  |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_BUSER                |   in|    1|       m_axi|                     src|       pointer|
|src_V1_address0                |  out|   10|   ap_memory|                  src_V1|         array|
|src_V1_ce0                     |  out|    1|   ap_memory|                  src_V1|         array|
|src_V1_we0                     |  out|    1|   ap_memory|                  src_V1|         array|
|src_V1_d0                      |  out|   32|   ap_memory|                  src_V1|         array|
|mapchip_draw_xsize_out_din     |  out|   32|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_full_n  |   in|    1|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_write   |  out|    1|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|y_out_din                      |  out|   32|     ap_fifo|                   y_out|       pointer|
|y_out_full_n                   |   in|    1|     ap_fifo|                   y_out|       pointer|
|y_out_write                    |  out|    1|     ap_fifo|                   y_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 20 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%id_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %id"   --->   Operation 21 'read' 'id_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%mapchip_maxheight_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_maxheight"   --->   Operation 22 'read' 'mapchip_maxheight_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%ystart_pos_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ystart_pos"   --->   Operation 23 'read' 'ystart_pos_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%mapchip_maxwidth_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_maxwidth"   --->   Operation 24 'read' 'mapchip_maxwidth_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%xstart_pos_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %xstart_pos"   --->   Operation 25 'read' 'xstart_pos_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [mapchip_png.cpp:63]   --->   Operation 26 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%srcin_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %srcin"   --->   Operation 27 'read' 'srcin_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%write_ln878 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mapchip_draw_xsize_out, i32 %mapchip_draw_xsize_read"   --->   Operation 28 'write' 'write_ln878' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %y_out, i32 %y_read" [mapchip_png.cpp:63]   --->   Operation 29 'write' 'write_ln63' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 30 [2/2] (6.91ns)   --->   "%mul_ln208 = mul i32 %id_read, i32 %mapchip_maxheight_read"   --->   Operation 30 'mul' 'mul_ln208' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 31 [1/2] (6.91ns)   --->   "%mul_ln208 = mul i32 %id_read, i32 %mapchip_maxheight_read"   --->   Operation 31 'mul' 'mul_ln208' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 32 [1/1] (2.55ns)   --->   "%tmp_i = add i32 %ystart_pos_read, i32 %mul_ln208"   --->   Operation 32 'add' 'tmp_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 33 [2/2] (6.91ns)   --->   "%tmp6_i = mul i32 %mapchip_maxwidth_read, i32 %tmp_i"   --->   Operation 33 'mul' 'tmp6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %y_read" [mapchip_png.cpp:63]   --->   Operation 34 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%mapchip_maxwidth_cast_i = zext i32 %mapchip_maxwidth_read"   --->   Operation 35 'zext' 'mapchip_maxwidth_cast_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %zext_ln63, i62 %mapchip_maxwidth_cast_i"   --->   Operation 36 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 37 [1/2] (6.91ns)   --->   "%tmp6_i = mul i32 %mapchip_maxwidth_read, i32 %tmp_i"   --->   Operation 37 'mul' 'tmp6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %zext_ln63, i62 %mapchip_maxwidth_cast_i"   --->   Operation 38 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln208 = add i32 %xstart_pos_read, i32 %tmp6_i"   --->   Operation 39 'add' 'add_ln208' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %add_ln208"   --->   Operation 40 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (3.46ns)   --->   "%add_ln324 = add i62 %mul_ln534, i62 %zext_ln534"   --->   Operation 41 'add' 'add_ln324' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln324_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln324, i2 0"   --->   Operation 42 'bitconcatenate' 'shl_ln324_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln324_1 = add i64 %srcin_read, i64 %shl_ln324_1"   --->   Operation 43 'add' 'add_ln324_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324_1, i32 2, i32 63"   --->   Operation 44 'partselect' 'trunc_ln324_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln324_1"   --->   Operation 45 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i32 %src, i64 %sext_ln324"   --->   Operation 46 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 47 [7/7] (7.30ns)   --->   "%src_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %src_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 47 'readreq' 'src_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 48 [6/7] (7.30ns)   --->   "%src_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %src_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 48 'readreq' 'src_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 49 [5/7] (7.30ns)   --->   "%src_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %src_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 49 'readreq' 'src_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 50 [4/7] (7.30ns)   --->   "%src_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %src_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 50 'readreq' 'src_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 51 [3/7] (7.30ns)   --->   "%src_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %src_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 51 'readreq' 'src_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 52 [2/7] (7.30ns)   --->   "%src_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %src_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 52 'readreq' 'src_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_4, i32 0, i32 0, void @empty_22, i32 0, i32 307200, void @empty_2, void @empty_13, void @empty_22, i32 16, i32 16, i32 32, i32 16, void @empty_22, void @empty_22"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_4, i32 0, i32 0, void @empty_22, i32 0, i32 307200, void @empty_2, void @empty_13, void @empty_22, i32 16, i32 16, i32 32, i32 16, void @empty_22, void @empty_22"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/7] (7.30ns)   --->   "%src_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %src_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 65 'readreq' 'src_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln65, void, i32 0, void %entry"   --->   Operation 67 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %x, i32 1" [mapchip_png.cpp:65]   --->   Operation 68 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %mapchip_draw_xsize_read"   --->   Operation 69 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln878, void, void %.exit" [mapchip_png.cpp:65]   --->   Operation 70 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 71 [1/1] (7.30ns)   --->   "%src_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %src_addr"   --->   Operation 71 'read' 'src_addr_read' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %x" [mapchip_png.cpp:65]   --->   Operation 72 'zext' 'zext_ln65' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_22"   --->   Operation 73 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 75 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln65"   --->   Operation 76 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %src_addr_read, i10 %src_V1_addr"   --->   Operation 77 'store' 'store_ln324' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln65 = br void" [mapchip_png.cpp:65]   --->   Operation 78 'br' 'br_ln65' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ id]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mapchip_maxheight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ystart_pos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mapchip_maxwidth]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xstart_pos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcin]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mapchip_draw_xsize_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mapchip_draw_xsize_read  (read             ) [ 00111111111111111110]
id_read                  (read             ) [ 00110000000000000000]
mapchip_maxheight_read   (read             ) [ 00110000000000000000]
ystart_pos_read          (read             ) [ 00111000000000000000]
mapchip_maxwidth_read    (read             ) [ 00111110000000000000]
xstart_pos_read          (read             ) [ 00111111000000000000]
y_read                   (read             ) [ 00111100000000000000]
srcin_read               (read             ) [ 00111111100000000000]
write_ln878              (write            ) [ 00000000000000000000]
write_ln63               (write            ) [ 00000000000000000000]
mul_ln208                (mul              ) [ 00001000000000000000]
tmp_i                    (add              ) [ 00000110000000000000]
zext_ln63                (zext             ) [ 00000010000000000000]
mapchip_maxwidth_cast_i  (zext             ) [ 00000010000000000000]
tmp6_i                   (mul              ) [ 00000001000000000000]
mul_ln534                (mul              ) [ 00000001000000000000]
add_ln208                (add              ) [ 00000000000000000000]
zext_ln534               (zext             ) [ 00000000000000000000]
add_ln324                (add              ) [ 00000000100000000000]
shl_ln324_1              (bitconcatenate   ) [ 00000000000000000000]
add_ln324_1              (add              ) [ 00000000000000000000]
trunc_ln324_1            (partselect       ) [ 00000000000000000000]
sext_ln324               (sext             ) [ 00000000000000000000]
src_addr                 (getelementptr    ) [ 00000000011111111110]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000]
src_addr_1_rd_req        (readreq          ) [ 00000000000000000000]
br_ln0                   (br               ) [ 00000000000000011110]
x                        (phi              ) [ 00000000000000001110]
add_ln65                 (add              ) [ 00000000000000011110]
icmp_ln878               (icmp             ) [ 00000000000000001110]
br_ln65                  (br               ) [ 00000000000000000000]
src_addr_read            (read             ) [ 00000000000000001010]
zext_ln65                (zext             ) [ 00000000000000000000]
specpipeline_ln1461      (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln1461 (speclooptripcount) [ 00000000000000000000]
specloopname_ln1461      (specloopname     ) [ 00000000000000000000]
src_V1_addr              (getelementptr    ) [ 00000000000000000000]
store_ln324              (store            ) [ 00000000000000000000]
br_ln65                  (br               ) [ 00000000000000011110]
ret_ln0                  (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="id">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mapchip_maxheight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ystart_pos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mapchip_maxwidth">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xstart_pos">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_V1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mapchip_draw_xsize_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="mapchip_draw_xsize_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="id_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mapchip_maxheight_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxheight_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ystart_pos_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_pos_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mapchip_maxwidth_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxwidth_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xstart_pos_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_pos_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="y_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="srcin_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcin_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln878_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln878/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln63_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="32" slack="8"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="src_addr_1_rd_req/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_addr_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="9"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_addr_read/17 "/>
</bind>
</comp>

<comp id="163" class="1004" name="src_V1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_V1_addr/18 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln324_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/18 "/>
</bind>
</comp>

<comp id="176" class="1005" name="x_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/16 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln208/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="3"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="4"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6_i/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln63_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="4"/>
<pin id="202" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mapchip_maxwidth_cast_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="4"/>
<pin id="205" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mapchip_maxwidth_cast_i/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln534/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln208_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="6"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln534_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln324_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="62" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln324_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="62" slack="1"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln324_1/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln324_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="7"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324_1/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln324_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="62" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="3" slack="0"/>
<pin id="241" dir="0" index="3" bw="7" slack="0"/>
<pin id="242" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_1/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln324_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="62" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="src_addr_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln65_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/16 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln878_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="15"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/16 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln65_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/18 "/>
</bind>
</comp>

<comp id="273" class="1005" name="mapchip_draw_xsize_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="8"/>
<pin id="275" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="id_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="id_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="mapchip_maxheight_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_maxheight_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="ystart_pos_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="3"/>
<pin id="291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ystart_pos_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="mapchip_maxwidth_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="4"/>
<pin id="296" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mapchip_maxwidth_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="xstart_pos_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="6"/>
<pin id="302" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="xstart_pos_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="y_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="4"/>
<pin id="307" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="srcin_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="7"/>
<pin id="312" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="srcin_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="mul_ln208_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln208 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="325" class="1005" name="zext_ln63_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="62" slack="1"/>
<pin id="327" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="330" class="1005" name="mapchip_maxwidth_cast_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="62" slack="1"/>
<pin id="332" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_maxwidth_cast_i "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp6_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_i "/>
</bind>
</comp>

<comp id="340" class="1005" name="mul_ln534_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="62" slack="1"/>
<pin id="342" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln534 "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_ln324_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="62" slack="1"/>
<pin id="347" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln324 "/>
</bind>
</comp>

<comp id="350" class="1005" name="src_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln65_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln878_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="365" class="1005" name="src_addr_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="88" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="124" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="86" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="212" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="232" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="180" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="180" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="176" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="276"><net_src comp="88" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="282"><net_src comp="94" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="287"><net_src comp="100" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="292"><net_src comp="106" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="297"><net_src comp="112" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="303"><net_src comp="118" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="308"><net_src comp="124" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="313"><net_src comp="130" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="318"><net_src comp="188" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="323"><net_src comp="192" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="328"><net_src comp="200" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="333"><net_src comp="203" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="338"><net_src comp="196" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="343"><net_src comp="206" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="348"><net_src comp="220" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="353"><net_src comp="251" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="359"><net_src comp="257" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="364"><net_src comp="263" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="158" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: src_V1 | {18 }
	Port: mapchip_draw_xsize_out | {1 }
	Port: y_out | {1 }
 - Input state : 
	Port: src_loop_proc : mapchip_draw_xsize | {1 }
	Port: src_loop_proc : id | {1 }
	Port: src_loop_proc : mapchip_maxheight | {1 }
	Port: src_loop_proc : ystart_pos | {1 }
	Port: src_loop_proc : mapchip_maxwidth | {1 }
	Port: src_loop_proc : xstart_pos | {1 }
	Port: src_loop_proc : y | {1 }
	Port: src_loop_proc : srcin | {1 }
	Port: src_loop_proc : src | {9 10 11 12 13 14 15 17 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		mul_ln534 : 1
	State 6
	State 7
		zext_ln534 : 1
		add_ln324 : 2
	State 8
		add_ln324_1 : 1
		trunc_ln324_1 : 2
		sext_ln324 : 3
		src_addr : 4
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		add_ln65 : 1
		icmp_ln878 : 1
		br_ln65 : 2
	State 17
	State 18
		src_V1_addr : 1
		store_ln324 : 2
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_188             |    0    |   165   |    50   |
|    mul   |             grp_fu_196             |    0    |   165   |    50   |
|          |             grp_fu_206             |    0    |   165   |    50   |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_i_fu_192            |    0    |    0    |    39   |
|          |          add_ln208_fu_212          |    0    |    0    |    39   |
|    add   |          add_ln324_fu_220          |    0    |    0    |    69   |
|          |         add_ln324_1_fu_232         |    0    |    0    |    71   |
|          |           add_ln65_fu_257          |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln878_fu_263         |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|          | mapchip_draw_xsize_read_read_fu_88 |    0    |    0    |    0    |
|          |         id_read_read_fu_94         |    0    |    0    |    0    |
|          | mapchip_maxheight_read_read_fu_100 |    0    |    0    |    0    |
|          |     ystart_pos_read_read_fu_106    |    0    |    0    |    0    |
|   read   |  mapchip_maxwidth_read_read_fu_112 |    0    |    0    |    0    |
|          |     xstart_pos_read_read_fu_118    |    0    |    0    |    0    |
|          |         y_read_read_fu_124         |    0    |    0    |    0    |
|          |       srcin_read_read_fu_130       |    0    |    0    |    0    |
|          |      src_addr_read_read_fu_158     |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |      write_ln878_write_fu_136      |    0    |    0    |    0    |
|          |       write_ln63_write_fu_144      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_152         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln63_fu_200          |    0    |    0    |    0    |
|   zext   |   mapchip_maxwidth_cast_i_fu_203   |    0    |    0    |    0    |
|          |          zext_ln534_fu_216         |    0    |    0    |    0    |
|          |          zext_ln65_fu_268          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln324_1_fu_225         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|        trunc_ln324_1_fu_237        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |          sext_ln324_fu_247         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    0    |   495   |   425   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln324_reg_345       |   62   |
|        add_ln65_reg_356       |   32   |
|       icmp_ln878_reg_361      |    1   |
|        id_read_reg_279        |   32   |
|mapchip_draw_xsize_read_reg_273|   32   |
| mapchip_maxheight_read_reg_284|   32   |
|mapchip_maxwidth_cast_i_reg_330|   62   |
| mapchip_maxwidth_read_reg_294 |   32   |
|       mul_ln208_reg_315       |   32   |
|       mul_ln534_reg_340       |   62   |
|     src_addr_read_reg_365     |   32   |
|        src_addr_reg_350       |   32   |
|       srcin_read_reg_310      |   64   |
|         tmp6_i_reg_335        |   32   |
|         tmp_i_reg_320         |   32   |
|           x_reg_176           |   32   |
|    xstart_pos_read_reg_300    |   32   |
|         y_read_reg_305        |   32   |
|    ystart_pos_read_reg_289    |   32   |
|       zext_ln63_reg_325       |   62   |
+-------------------------------+--------+
|             Total             |   761  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  x_reg_176 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_206 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_206 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   495  |   425  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   761  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  1256  |   452  |
+-----------+--------+--------+--------+--------+
