---
# Documentation: https://sourcethemes.com/academic/docs/managing-content/

title: Synthesis of Timed Circuits Using BDDs
subtitle: ''
summary: ''
authors:
- Robert Thacker
- Chris Myers
tags: []
categories: []
date: '1997-05-01'
lastmod: 2020-09-27T16:55:54-03:00
featured: false
draft: false

# Featured image
# To use, add an image named `featured.jpg/png` to your page's folder.
# Focal points: Smart, Center, TopLeft, Top, TopRight, Left, Right, BottomLeft, Bottom, BottomRight.
image:
  caption: ''
  focal_point: ''
  preview_only: false

# Projects (optional).
#   Associate this post with one or more of your projects.
#   Simply enter your project's folder or file name without extension.
#   E.g. `projects = ["internal-project"]` references `content/project/deep-learning/index.md`.
#   Otherwise, set `projects = []`.
projects: []
publishDate: '2021-01-15T17:12:00.500102Z'
publication_types:
- '1'
abstract: ''
publication: '*1997 International Workshop on Logic Synthesis*'
---
