INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/examples/2020_VSP/Lab04/all/Lab04.srcs/sources_1/imports/all/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/examples/2020_VSP/Lab04/all/Lab04.srcs/sim_1/imports/all/TM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TM
