============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 15:51:17 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 1110110101011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2770/48 useful/useless nets, 1474/31 useful/useless insts
SYN-1016 : Merged 56 instances.
SYN-1032 : 2271/14 useful/useless nets, 2066/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2255/16 useful/useless nets, 2054/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 618 better
SYN-1014 : Optimize round 2
SYN-1032 : 1750/75 useful/useless nets, 1549/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.770006s wall, 0.875000s user + 0.890625s system = 1.765625s CPU (99.8%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 117 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1778/260 useful/useless nets, 1606/71 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2571 : Optimize after map_dsp, round 1, 357 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 122 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2394/4 useful/useless nets, 2222/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9365, tnet num: 2394, tinst num: 2221, tnode num: 11738, tedge num: 13941.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 379 (3.40), #lev = 7 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 369 (3.32), #lev = 6 (1.49)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 793 instances into 369 LUTs, name keeping = 74%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 580 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.817643s wall, 1.781250s user + 1.046875s system = 2.828125s CPU (100.4%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 143 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1712/0 useful/useless nets, 1533/1 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (246 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (422 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1534 instances
RUN-0007 : 594 luts, 727 seqs, 107 mslices, 58 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1713 nets
RUN-1001 : 824 nets have 2 pins
RUN-1001 : 749 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     306     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     418     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1532 instances, 594 luts, 727 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7853, tnet num: 1711, tinst num: 1532, tnode num: 10646, tedge num: 12953.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156836s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 441998
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1532.
PHY-3001 : End clustering;  0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 342182, overlap = 67.5
PHY-3002 : Step(2): len = 292985, overlap = 67.5
PHY-3002 : Step(3): len = 263749, overlap = 67.5
PHY-3002 : Step(4): len = 243173, overlap = 67.5
PHY-3002 : Step(5): len = 222903, overlap = 67.5
PHY-3002 : Step(6): len = 203847, overlap = 67.5
PHY-3002 : Step(7): len = 187113, overlap = 67.5
PHY-3002 : Step(8): len = 168656, overlap = 67.5
PHY-3002 : Step(9): len = 154269, overlap = 67.5
PHY-3002 : Step(10): len = 142599, overlap = 67.5
PHY-3002 : Step(11): len = 130816, overlap = 67.5
PHY-3002 : Step(12): len = 120491, overlap = 67.5
PHY-3002 : Step(13): len = 114145, overlap = 67.5
PHY-3002 : Step(14): len = 106082, overlap = 67.5
PHY-3002 : Step(15): len = 98523, overlap = 67.5
PHY-3002 : Step(16): len = 94748.3, overlap = 67.625
PHY-3002 : Step(17): len = 89000.5, overlap = 68.8125
PHY-3002 : Step(18): len = 82820.9, overlap = 70.875
PHY-3002 : Step(19): len = 80034.7, overlap = 73.3438
PHY-3002 : Step(20): len = 73859, overlap = 75.5
PHY-3002 : Step(21): len = 68500.5, overlap = 77.2812
PHY-3002 : Step(22): len = 65087.8, overlap = 78.8438
PHY-3002 : Step(23): len = 61907.4, overlap = 80.0625
PHY-3002 : Step(24): len = 58162.5, overlap = 79.625
PHY-3002 : Step(25): len = 51869.6, overlap = 79.9375
PHY-3002 : Step(26): len = 49740, overlap = 81.4062
PHY-3002 : Step(27): len = 47364, overlap = 80.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.05476e-06
PHY-3002 : Step(28): len = 47443.2, overlap = 79.5312
PHY-3002 : Step(29): len = 47674, overlap = 79.4062
PHY-3002 : Step(30): len = 46520, overlap = 79.5
PHY-3002 : Step(31): len = 46321.2, overlap = 77.2188
PHY-3002 : Step(32): len = 46292.6, overlap = 77.0312
PHY-3002 : Step(33): len = 45204.8, overlap = 72.125
PHY-3002 : Step(34): len = 45099.5, overlap = 71.875
PHY-3002 : Step(35): len = 44336.9, overlap = 64.8125
PHY-3002 : Step(36): len = 43895.6, overlap = 64.4375
PHY-3002 : Step(37): len = 43797.4, overlap = 62.3125
PHY-3002 : Step(38): len = 43165.3, overlap = 69.625
PHY-3002 : Step(39): len = 42483.4, overlap = 70.6875
PHY-3002 : Step(40): len = 42121.2, overlap = 73.0625
PHY-3002 : Step(41): len = 41503.3, overlap = 69.6875
PHY-3002 : Step(42): len = 40512.6, overlap = 69.4062
PHY-3002 : Step(43): len = 39392.6, overlap = 69.5312
PHY-3002 : Step(44): len = 38215.2, overlap = 70.3438
PHY-3002 : Step(45): len = 37769.6, overlap = 71.9062
PHY-3002 : Step(46): len = 36988.8, overlap = 73.25
PHY-3002 : Step(47): len = 36572, overlap = 73.7188
PHY-3002 : Step(48): len = 35397, overlap = 75
PHY-3002 : Step(49): len = 34687.1, overlap = 76.2188
PHY-3002 : Step(50): len = 34134.7, overlap = 71.9688
PHY-3002 : Step(51): len = 34039.1, overlap = 71.7812
PHY-3002 : Step(52): len = 33552.5, overlap = 71.8438
PHY-3002 : Step(53): len = 32983.6, overlap = 72.0938
PHY-3002 : Step(54): len = 32562.3, overlap = 77
PHY-3002 : Step(55): len = 31900.6, overlap = 77.25
PHY-3002 : Step(56): len = 31529.7, overlap = 77.5312
PHY-3002 : Step(57): len = 31418.2, overlap = 77.5625
PHY-3002 : Step(58): len = 31074, overlap = 77.0625
PHY-3002 : Step(59): len = 30680.4, overlap = 78.5
PHY-3002 : Step(60): len = 30368.8, overlap = 77.9688
PHY-3002 : Step(61): len = 30127.2, overlap = 77.5625
PHY-3002 : Step(62): len = 30112.8, overlap = 77.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.10951e-06
PHY-3002 : Step(63): len = 30493, overlap = 75.0938
PHY-3002 : Step(64): len = 30688.3, overlap = 74.8438
PHY-3002 : Step(65): len = 30688.3, overlap = 74.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.2219e-05
PHY-3002 : Step(66): len = 31567.2, overlap = 78.9375
PHY-3002 : Step(67): len = 31898, overlap = 78.875
PHY-3002 : Step(68): len = 32361.4, overlap = 76.3438
PHY-3002 : Step(69): len = 32538, overlap = 74.0938
PHY-3002 : Step(70): len = 32581.9, overlap = 76.0625
PHY-3002 : Step(71): len = 32580.8, overlap = 75.9375
PHY-3002 : Step(72): len = 32585.4, overlap = 76
PHY-3002 : Step(73): len = 32634.7, overlap = 67.1562
PHY-3002 : Step(74): len = 32541.7, overlap = 69.375
PHY-3002 : Step(75): len = 32463.4, overlap = 69.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.4438e-05
PHY-3002 : Step(76): len = 32585.7, overlap = 69.0625
PHY-3002 : Step(77): len = 32665.2, overlap = 71.25
PHY-3002 : Step(78): len = 32954.4, overlap = 68.875
PHY-3002 : Step(79): len = 32932, overlap = 68.75
PHY-3002 : Step(80): len = 32932, overlap = 68.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.88761e-05
PHY-3002 : Step(81): len = 33152.4, overlap = 68.5625
PHY-3002 : Step(82): len = 33325, overlap = 68.5
PHY-3002 : Step(83): len = 33680.9, overlap = 66.0625
PHY-3002 : Step(84): len = 33762.1, overlap = 66
PHY-3002 : Step(85): len = 33733.5, overlap = 66.0625
PHY-3002 : Step(86): len = 33712.4, overlap = 61.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010407s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034771s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.43297e-06
PHY-3002 : Step(87): len = 37999.5, overlap = 44.375
PHY-3002 : Step(88): len = 38094.2, overlap = 43.9688
PHY-3002 : Step(89): len = 38434.4, overlap = 43.1875
PHY-3002 : Step(90): len = 38672.9, overlap = 42.7812
PHY-3002 : Step(91): len = 38530.6, overlap = 42.5312
PHY-3002 : Step(92): len = 38579.8, overlap = 41.9062
PHY-3002 : Step(93): len = 38589, overlap = 41.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08659e-05
PHY-3002 : Step(94): len = 38348.3, overlap = 41.5312
PHY-3002 : Step(95): len = 38339, overlap = 41.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17319e-05
PHY-3002 : Step(96): len = 38268, overlap = 40.6562
PHY-3002 : Step(97): len = 38268, overlap = 40.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.34638e-05
PHY-3002 : Step(98): len = 38406.7, overlap = 34.25
PHY-3002 : Step(99): len = 38406.7, overlap = 34.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.69275e-05
PHY-3002 : Step(100): len = 38421.5, overlap = 31.0938
PHY-3002 : Step(101): len = 38700.4, overlap = 30.4688
PHY-3002 : Step(102): len = 39878.8, overlap = 20.8125
PHY-3002 : Step(103): len = 39930.7, overlap = 20.5625
PHY-3002 : Step(104): len = 39659.7, overlap = 20.2812
PHY-3002 : Step(105): len = 39528.3, overlap = 20.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000173855
PHY-3002 : Step(106): len = 39229.2, overlap = 19.75
PHY-3002 : Step(107): len = 39183.2, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00034771
PHY-3002 : Step(108): len = 39078.6, overlap = 19.375
PHY-3002 : Step(109): len = 39120.7, overlap = 19.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029837s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.07522e-05
PHY-3002 : Step(110): len = 39152.4, overlap = 67.7188
PHY-3002 : Step(111): len = 39237.9, overlap = 67.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.10493e-05
PHY-3002 : Step(112): len = 39795.8, overlap = 66.5
PHY-3002 : Step(113): len = 40213.1, overlap = 65.4375
PHY-3002 : Step(114): len = 41215.9, overlap = 57.25
PHY-3002 : Step(115): len = 41940.8, overlap = 54.5625
PHY-3002 : Step(116): len = 42766.9, overlap = 50.625
PHY-3002 : Step(117): len = 42457.2, overlap = 51
PHY-3002 : Step(118): len = 42163, overlap = 51.2812
PHY-3002 : Step(119): len = 41801.9, overlap = 52.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162099
PHY-3002 : Step(120): len = 41569.3, overlap = 51.9375
PHY-3002 : Step(121): len = 41558.3, overlap = 49.0625
PHY-3002 : Step(122): len = 41558.3, overlap = 49.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000324197
PHY-3002 : Step(123): len = 41779.2, overlap = 46.25
PHY-3002 : Step(124): len = 42051.2, overlap = 44.5938
PHY-3002 : Step(125): len = 43032.5, overlap = 36.0312
PHY-3002 : Step(126): len = 42952.1, overlap = 36.0625
PHY-3002 : Step(127): len = 42755.6, overlap = 41.2188
PHY-3002 : Step(128): len = 42755.6, overlap = 41.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7853, tnet num: 1711, tinst num: 1532, tnode num: 10646, tedge num: 12953.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 89.94 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1713.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55376, over cnt = 243(0%), over = 864, worst = 17
PHY-1001 : End global iterations;  0.161878s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.2%)

PHY-1001 : Congestion index: top1 = 38.38, top5 = 23.79, top10 = 16.63, top15 = 11.91.
PHY-1001 : End incremental global routing;  0.219784s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (106.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051355s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1515 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 1561 instances, 594 luts, 756 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43119.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7969, tnet num: 1740, tinst num: 1561, tnode num: 10849, tedge num: 13127.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1740 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.183526s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(129): len = 43426.8, overlap = 2.625
PHY-3002 : Step(130): len = 43861.5, overlap = 2.625
PHY-3002 : Step(131): len = 44174, overlap = 2.625
PHY-3002 : Step(132): len = 44273, overlap = 2.625
PHY-3002 : Step(133): len = 44179.7, overlap = 2.625
PHY-3002 : Step(134): len = 44179.7, overlap = 2.625
PHY-3002 : Step(135): len = 44126, overlap = 2.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1740 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032690s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00113104
PHY-3002 : Step(136): len = 44171.1, overlap = 41.4688
PHY-3002 : Step(137): len = 44171.1, overlap = 41.4688
PHY-3001 : Final: Len = 44171.1, Over = 41.4688
PHY-3001 : End incremental placement;  0.389799s wall, 0.359375s user + 0.359375s system = 0.718750s CPU (184.4%)

OPT-1001 : Total overflow 90.12 peak overflow 3.47
OPT-1001 : End high-fanout net optimization;  0.701396s wall, 0.718750s user + 0.359375s system = 1.078125s CPU (153.7%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 189.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1181/1742.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57112, over cnt = 241(0%), over = 854, worst = 17
PHY-1002 : len = 60616, over cnt = 188(0%), over = 528, worst = 14
PHY-1002 : len = 66328, over cnt = 56(0%), over = 121, worst = 8
PHY-1002 : len = 67928, over cnt = 14(0%), over = 29, worst = 4
PHY-1002 : len = 68456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142008s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (110.0%)

PHY-1001 : Congestion index: top1 = 35.60, top5 = 24.70, top10 = 18.39, top15 = 13.70.
OPT-1001 : End congestion update;  0.186745s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (108.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1740 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.053217s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.1%)

OPT-0007 : Start: WNS 148 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 148 TNS 0 NUM_FEPS 0 with 7 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 148 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.242830s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.0%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 189.
OPT-1001 : End physical optimization;  1.109054s wall, 1.265625s user + 0.359375s system = 1.625000s CPU (146.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 594 LUT to BLE ...
SYN-4008 : Packed 594 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 570 remaining SEQ's ...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 115 single LUT's are left
SYN-4006 : 257 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 851/1144 primitive instances ...
PHY-3001 : End packing;  0.042831s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.0%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 683 instances
RUN-1001 : 317 mslices, 318 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1562 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 807 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 681 instances, 635 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 44945.8, Over = 56.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6871, tnet num: 1560, tinst num: 681, tnode num: 8939, tedge num: 11624.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.200658s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.02882e-05
PHY-3002 : Step(138): len = 44643.1, overlap = 56.5
PHY-3002 : Step(139): len = 44517.8, overlap = 56.75
PHY-3002 : Step(140): len = 44186.4, overlap = 55.25
PHY-3002 : Step(141): len = 44057.6, overlap = 53.25
PHY-3002 : Step(142): len = 43960.2, overlap = 50.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.05763e-05
PHY-3002 : Step(143): len = 44080.8, overlap = 50.75
PHY-3002 : Step(144): len = 44342.1, overlap = 51.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000121153
PHY-3002 : Step(145): len = 45100, overlap = 50.5
PHY-3002 : Step(146): len = 46574.3, overlap = 49
PHY-3002 : Step(147): len = 46886.8, overlap = 48
PHY-3002 : Step(148): len = 46820.6, overlap = 47.25
PHY-3002 : Step(149): len = 46859.8, overlap = 45.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.126721s wall, 0.062500s user + 0.406250s system = 0.468750s CPU (369.9%)

PHY-3001 : Trial Legalized: Len = 61647.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027302s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000899923
PHY-3002 : Step(150): len = 57718.8, overlap = 6.5
PHY-3002 : Step(151): len = 55366, overlap = 9.25
PHY-3002 : Step(152): len = 53362.2, overlap = 14.5
PHY-3002 : Step(153): len = 52182.5, overlap = 20.5
PHY-3002 : Step(154): len = 51218.7, overlap = 22
PHY-3002 : Step(155): len = 50616, overlap = 24.5
PHY-3002 : Step(156): len = 50314, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00179985
PHY-3002 : Step(157): len = 50422.1, overlap = 24.25
PHY-3002 : Step(158): len = 50478.1, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00359969
PHY-3002 : Step(159): len = 50624.7, overlap = 23.5
PHY-3002 : Step(160): len = 50667.6, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004632s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 56864.5, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 25 instances has been re-located, deltaX = 8, deltaY = 16, maxDist = 2.
PHY-3001 : Final: Len = 57304.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6871, tnet num: 1560, tinst num: 681, tnode num: 8939, tedge num: 11624.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/1562.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 74160, over cnt = 221(0%), over = 352, worst = 6
PHY-1002 : len = 75704, over cnt = 85(0%), over = 126, worst = 6
PHY-1002 : len = 76792, over cnt = 24(0%), over = 34, worst = 3
PHY-1002 : len = 76920, over cnt = 13(0%), over = 20, worst = 3
PHY-1002 : len = 77152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.271387s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (120.9%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 24.70, top10 = 19.71, top15 = 15.59.
PHY-1001 : End incremental global routing;  0.322194s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (116.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048133s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.403757s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (112.2%)

OPT-1001 : Current memory(MB): used = 187, reserve = 156, peak = 189.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1378/1562.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006949s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.9%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 24.70, top10 = 19.71, top15 = 15.59.
OPT-1001 : End congestion update;  0.057347s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.5%)

OPT-0007 : Start: WNS 181 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 181 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.095906s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.8%)

OPT-1001 : Current memory(MB): used = 189, reserve = 158, peak = 189.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028863s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1378/1562.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006843s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 24.70, top10 = 19.71, top15 = 15.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036853s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 181 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 181ps with logic level 6 
RUN-1001 :       #2 path slack 258ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 681 instances, 635 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 57304.8, Over = 0
PHY-3001 : End spreading;  0.005235s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 57304.8, Over = 0
PHY-3001 : End incremental legalization;  0.037375s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036642s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1378/1562.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006954s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.7%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 24.70, top10 = 19.71, top15 = 15.59.
OPT-1001 : End congestion update;  0.058365s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036705s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.7%)

OPT-0007 : Start: WNS 181 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 181 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.096195s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.5%)

OPT-1001 : Current memory(MB): used = 188, reserve = 158, peak = 192.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1378/1562.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006930s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 24.70, top10 = 19.71, top15 = 15.59.
OPT-1001 : End congestion update;  0.056905s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037695s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.4%)

OPT-0007 : Start: WNS 181 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 681 instances, 635 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 57182.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 2.
PHY-3001 : Final: Len = 57456.8, Over = 0
PHY-3001 : End incremental legalization;  0.036284s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (215.3%)

OPT-0007 : Iter 1: improved WNS 354 TNS 0 NUM_FEPS 0 with 2 cells processed and 200 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 681 instances, 635 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 57182.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005389s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (289.9%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 2.
PHY-3001 : Final: Len = 57456.8, Over = 0
PHY-3001 : End incremental legalization;  0.034339s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.0%)

OPT-0007 : Iter 2: improved WNS 354 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 154 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.186790s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (125.5%)

OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021940s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031237s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.0%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1366/1562.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77288, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 77320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 77336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025011s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.9%)

PHY-1001 : Congestion index: top1 = 32.76, top5 = 24.70, top10 = 19.73, top15 = 15.60.
RUN-1001 : End congestion update;  0.077912s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.3%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.109364s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 189, reserve = 158, peak = 192.
OPT-1001 : End physical optimization;  1.282215s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (107.2%)

RUN-1003 : finish command "place" in  6.740230s wall, 8.359375s user + 9.093750s system = 17.453125s CPU (258.9%)

RUN-1004 : used memory is 170 MB, reserved memory is 140 MB, peak memory is 192 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 683 instances
RUN-1001 : 317 mslices, 318 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1562 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 807 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6871, tnet num: 1560, tinst num: 681, tnode num: 8939, tedge num: 11624.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 317 mslices, 318 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73440, over cnt = 214(0%), over = 336, worst = 6
PHY-1002 : len = 74648, over cnt = 121(0%), over = 175, worst = 5
PHY-1002 : len = 76744, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 76744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270126s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (109.9%)

PHY-1001 : Congestion index: top1 = 32.63, top5 = 24.66, top10 = 19.61, top15 = 15.45.
PHY-1001 : End global routing;  0.318014s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 211, reserve = 180, peak = 224.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 477, reserve = 450, peak = 477.
PHY-1001 : End build detailed router design. 3.656340s wall, 3.640625s user + 0.015625s system = 3.656250s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 41104, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 1.386537s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 41088, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.309889s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 509, reserve = 483, peak = 509.
PHY-1001 : End phase 1; 1.708109s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 305888, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 510, reserve = 485, peak = 511.
PHY-1001 : End initial routed; 2.464016s wall, 2.781250s user + 0.234375s system = 3.015625s CPU (122.4%)

PHY-1001 : Update timing.....
PHY-1001 : 162/1409(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.655   |  -4.451   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.180274s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (104.0%)

PHY-1001 : Current memory(MB): used = 515, reserve = 488, peak = 515.
PHY-1001 : End phase 2; 2.644353s wall, 2.953125s user + 0.250000s system = 3.203125s CPU (121.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -1.430ns STNS -4.226ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.017862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.5%)

PHY-1022 : len = 305928, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.029752s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 300224, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.258978s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (114.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 300240, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.037500s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 300256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.022476s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-1001 : Update timing.....
PHY-1001 : 159/1409(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.430   |  -4.226   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.206991s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 42 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.249219s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 530, reserve = 504, peak = 530.
PHY-1001 : End phase 3; 0.990639s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (102.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 5 pins with SWNS -1.430ns STNS -4.226ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.024520s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.4%)

PHY-1022 : len = 300256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.037937s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.430ns, -4.226ns, 5}
PHY-1001 : Update timing.....
PHY-1001 : 159/1409(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.430   |  -4.226   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.180560s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 42 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.247695s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 531, reserve = 505, peak = 531.
PHY-1001 : End phase 4; 0.467174s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.3%)

PHY-1003 : Routed, final wirelength = 300256
PHY-1001 : Current memory(MB): used = 531, reserve = 505, peak = 531.
PHY-1001 : End export database. 0.008029s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.6%)

PHY-1001 : End detail routing;  9.668046s wall, 9.921875s user + 0.343750s system = 10.265625s CPU (106.2%)

RUN-1003 : finish command "route" in  10.197343s wall, 10.421875s user + 0.390625s system = 10.812500s CPU (106.0%)

RUN-1004 : used memory is 484 MB, reserved memory is 458 MB, peak memory is 531 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      944   out of  19600    4.82%
#reg                      756   out of  19600    3.86%
#le                      1201
  #lut only               445   out of   1201   37.05%
  #reg only               257   out of   1201   21.40%
  #lut&reg                499   out of   1201   41.55%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        234
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   187
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        25
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_5.q1    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   13


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1201   |779     |165     |763     |30      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |227    |194     |29      |107     |0       |0       |
|  U3_CRC                             |biss_crc6      |12     |12      |0       |8       |0       |0       |
|  U4_led                             |led            |65     |52      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |894    |519     |127     |604     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |894    |519     |127     |604     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |406    |182     |0       |406     |0       |0       |
|        reg_inst                     |register       |403    |179     |0       |403     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |488    |337     |127     |198     |0       |0       |
|        bus_inst                     |bus_top        |219    |147     |70      |80      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |56     |38      |18      |19      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |23     |15      |8       |7       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |20     |14      |6       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |2      |2       |0       |1       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |79     |51      |28      |26      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |25     |15      |10      |9       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |165    |115     |29      |80      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       600   
    #2          2       568   
    #3          3       144   
    #4          4        95   
    #5        5-10       92   
    #6        11-50      40   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.12            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6871, tnet num: 1560, tinst num: 681, tnode num: 8939, tedge num: 11624.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 681
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1562, pip num: 18151
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 42
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1423 valid insts, and 46424 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110101110110101011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.557251s wall, 22.484375s user + 0.125000s system = 22.609375s CPU (884.1%)

RUN-1004 : used memory is 497 MB, reserved memory is 475 MB, peak memory is 675 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_155116.log"
