
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117534                       # Number of seconds simulated
sim_ticks                                117533541937                       # Number of ticks simulated
final_tick                               1170202560002                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84670                       # Simulator instruction rate (inst/s)
host_op_rate                                   106806                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2263793                       # Simulator tick rate (ticks/s)
host_mem_usage                               16949152                       # Number of bytes of host memory used
host_seconds                                 51918.85                       # Real time elapsed on the host
sim_insts                                  4395950861                       # Number of instructions simulated
sim_ops                                    5545221184                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1585280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       239616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       232960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       407168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2471936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1299072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1299072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12385                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1872                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1820                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3181                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19312                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10149                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10149                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13487894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2038703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      1982072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3464271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21031749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14158                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14158                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11052777                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11052777                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11052777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13487894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2038703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      1982072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3464271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32084526                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141096690                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23430879                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18986773                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2031646                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9400159                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8997720                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504952                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90227                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102196788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128965373                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23430879                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11502672                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28178925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6598739                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3048361                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11927460                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137945409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109766484     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2652565      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2024777      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4958120      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1115885      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602581      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212552      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761684      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13850761     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137945409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166063                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.914021                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101002786                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4607212                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27744898                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110836                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4479675                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044956                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41666                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155580979                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78190                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4479675                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101857511                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1278187                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1884825                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26991797                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1453412                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153977419                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18793                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        268965                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601865                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       152735                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216318516                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717161120                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717161120                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45623006                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38109                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21573                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4972855                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14856301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7252748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122549                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611089                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151238635                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38096                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140453361                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190802                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27661287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59927339                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5028                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137945409                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018181                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565123                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79123979     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24714134     17.92%     75.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11550802      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8468546      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531638      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2987974      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2961453      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458219      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148664      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137945409                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564715     68.71%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        114612     13.95%     82.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142557     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117882878     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111308      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13260873      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7181768      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140453361                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.995441                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             821884                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005852                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419864817                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178938440                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136916363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141275245                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3622333                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1044                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226975                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4479675                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         801943                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91831                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151276731                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14856301                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7252748                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21562                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1106693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1158041                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2264734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137919992                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743089                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2533369                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19923043                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19587418                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7179954                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.977486                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137096796                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136916363                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82116368                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227512601                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.970373                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360931                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28468968                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035475                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133465734                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920157                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693059                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83089519     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23570328     17.66%     79.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10386820      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5445244      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335661      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561038      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322876      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989339      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2764909      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133465734                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2764909                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281979228                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307036724                       # The number of ROB writes
system.switch_cpus0.timesIdled                  68045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3151281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.410967                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.410967                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.708734                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.708734                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621907345                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190704204                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145540258                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141096690                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23716558                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19234631                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2024241                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9802934                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9131125                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2552673                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93712                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103647469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129666619                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23716558                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11683798                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28542323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6589506                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2566205                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12107702                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1592288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139295410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110753087     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2013248      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3677259      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3338799      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2122790      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1740057      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1008364      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1053283      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13588523      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139295410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168087                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.918991                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102596258                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3937368                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28175197                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47402                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4539181                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4101092                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156943535                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4539181                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103419686                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1068862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1698668                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27380425                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1188584                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155191486                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        225095                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       513245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219553880                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    722649857                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    722649857                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173821222                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45732626                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34231                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17116                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4270760                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14708571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7297986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83037                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1631834                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152250342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141500602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160221                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26664349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58496678                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139295410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560855                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80022815     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24398962     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12824286      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7410106      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8209487      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3041008      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2705429      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       519348      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       163969      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139295410                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         567067     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116503     14.15%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139656     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119160266     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2002270      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17115      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13060215      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7260736      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141500602                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.002863                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             823226                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005818                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423280055                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178949138                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138393422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142323828                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271758                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3377114                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119565                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4539181                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         692669                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106038                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152284574                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14708571                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7297986                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17116                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1132834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1130354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2263188                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139162364                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12542312                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2338232                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19802715                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19804723                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7260403                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.986291                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138519982                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138393422                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80756840                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226768736                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.980841                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101232808                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124647490                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27637522                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2049683                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134756229                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83481806     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23754073     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11799033      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4013648      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4940824      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1731655      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1219307      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1010070      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2805813      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134756229                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101232808                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124647490                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18509878                       # Number of memory references committed
system.switch_cpus1.commit.loads             11331457                       # Number of loads committed
system.switch_cpus1.commit.membars              17116                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17991530                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112297893                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2570912                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2805813                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284235428                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309109403                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1801280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101232808                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124647490                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101232808                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.393784                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.393784                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.717471                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.717471                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626608040                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193739088                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146212834                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34232                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               141096690                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23848955                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19540651                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2017253                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9800456                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9437028                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2439192                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92665                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105656543                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127966261                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23848955                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11876220                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27743610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6051150                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3170683                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12363820                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1577090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140587320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.113870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.537903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112843710     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2238734      1.59%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3821021      2.72%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2206592      1.57%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1731470      1.23%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1536373      1.09%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          930564      0.66%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2326574      1.65%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12952282      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140587320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.169026                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.906940                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105006635                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4333503                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27158624                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72284                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4016273                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3907381                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154265469                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4016273                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105535510                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         603033                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2842267                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26684865                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       905369                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153215514                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         94264                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       524533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    216272100                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    712839613                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    712839613                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173159827                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43112240                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34462                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17259                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2655308                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14250132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7275291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70471                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1658210                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148178113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34463                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139052541                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88464                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22115989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49155365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140587320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.989083                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.548259                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83842463     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21772150     15.49%     75.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11737979      8.35%     83.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8719029      6.20%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8486806      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3152863      2.24%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2375903      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       320627      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       179500      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140587320                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         123735     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        165254     37.41%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152713     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117356559     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1883606      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17203      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12544707      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7250466      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139052541                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985512                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             441702                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    419222564                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170328803                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136089888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139494243                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286931                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2998221                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119948                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4016273                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         404379                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53743                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148212576                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       833663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14250132                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7275291                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17259                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43480                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1156878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1077036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2233914                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136893059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12229524                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2159478                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19479795                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19378329                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7250271                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.970207                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136089930                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136089888                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80488280                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        222964227                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964515                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360992                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100680015                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124102574                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24110216                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2034301                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136571047                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.908703                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.716509                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86384964     63.25%     63.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24185986     17.71%     80.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9457298      6.92%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4977325      3.64%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4237373      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2034590      1.49%     96.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       957538      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1485437      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2850536      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136571047                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100680015                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124102574                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18407251                       # Number of memory references committed
system.switch_cpus2.commit.loads             11251908                       # Number of loads committed
system.switch_cpus2.commit.membars              17204                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18005914                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111724373                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2566829                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2850536                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           281933301                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          300443543                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 509370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100680015                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124102574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100680015                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401437                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401437                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713553                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713553                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       615609486                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190004767                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144007008                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               141096690                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21984230                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18120694                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1959815                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9106406                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8439094                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2308961                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86852                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107165693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120737439                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21984230                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10748055                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25237716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5783350                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2823249                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12428981                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1622020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    139017456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       113779740     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1305745      0.94%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1856534      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2440417      1.76%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2734239      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2037542      1.47%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1182593      0.85%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1729462      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11951184      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    139017456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155810                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.855707                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105985067                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4396964                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24786761                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58100                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3790562                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3513486                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145720488                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3790562                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106713236                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1041830                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2040088                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24119568                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1312165                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144762492                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          384                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        264832                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       542582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          240                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    201858774                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    676297315                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    676297315                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165132186                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36726565                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38236                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22116                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3944469                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13756154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7152565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118337                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1560143                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140733143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131772461                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26302                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20124470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     47451429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5956                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    139017456                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947884                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506486                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     83255389     59.89%     59.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22457920     16.15%     76.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12435907      8.95%     84.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8025600      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7371575      5.30%     96.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2944863      2.12%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1772081      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       510142      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       243979      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    139017456                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63262     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93168     33.45%     56.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122110     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110635596     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2009773      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16120      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12012599      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7098373      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131772461                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.933916                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             278540                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    402867219                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160896140                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    129276403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     132051001                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       322620                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2859010                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       167875                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          168                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3790562                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         782494                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107514                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140771339                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1281572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13756154                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7152565                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22076                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82095                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1152025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1105820                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2257845                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    130004854                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11849405                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1767606                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18946419                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18218382                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7097014                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.921388                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             129276665                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            129276403                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75715521                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        205671073                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.916226                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368139                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96710080                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118860853                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21919602                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1991892                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    135226894                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878973                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.685258                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87045314     64.37%     64.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23166651     17.13%     81.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9098127      6.73%     88.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4682381      3.46%     91.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4086482      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1960478      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1698374      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800453      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2688634      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    135226894                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96710080                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118860853                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17881834                       # Number of memory references committed
system.switch_cpus3.commit.loads             10897144                       # Number of loads committed
system.switch_cpus3.commit.membars              16120                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17047362                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107137028                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2425271                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2688634                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           273318715                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          285351511                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2079234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96710080                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118860853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96710080                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.458966                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.458966                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.685417                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.685417                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       585796641                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179356311                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136493389                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32240                       # number of misc regfile writes
system.l20.replacements                         12398                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          911317                       # Total number of references to valid blocks.
system.l20.sampled_refs                         45166                       # Sample count of references to valid blocks.
system.l20.avg_refs                         20.177058                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         6815.380373                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.053280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5168.984640                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            72.833415                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         20698.748292                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.207989                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000368                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.157745                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002223                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.631676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        60648                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  60648                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23937                       # number of Writeback hits
system.l20.Writeback_hits::total                23937                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        60648                       # number of demand (read+write) hits
system.l20.demand_hits::total                   60648                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        60648                       # number of overall hits
system.l20.overall_hits::total                  60648                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12385                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12398                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12385                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12398                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12385                       # number of overall misses
system.l20.overall_misses::total                12398                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3583726                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3650198395                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3653782121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3583726                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3650198395                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3653782121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3583726                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3650198395                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3653782121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73046                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23937                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23937                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73033                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73046                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73033                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73046                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169581                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169729                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169581                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169729                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169581                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169729                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 275671.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 294727.363343                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 294707.381916                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 275671.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 294727.363343                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 294707.381916                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 275671.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 294727.363343                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 294707.381916                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4058                       # number of writebacks
system.l20.writebacks::total                     4058                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12385                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12398                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12385                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12398                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12385                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12398                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2753401                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2859065479                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2861818880                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2753401                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2859065479                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2861818880                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2753401                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2859065479                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2861818880                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169581                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169729                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169581                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169729                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169581                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169729                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 211800.076923                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 230849.049576                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 230829.075657                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 211800.076923                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 230849.049576                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 230829.075657                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 211800.076923                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 230849.049576                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 230829.075657                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1886                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          467163                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34654                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.480781                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7133.743008                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997479                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   957.972034                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           108.284920                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24554.002559                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.217705                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.029235                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003305                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.749329                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37332                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37332                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11312                       # number of Writeback hits
system.l21.Writeback_hits::total                11312                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37332                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37332                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37332                       # number of overall hits
system.l21.overall_hits::total                  37332                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1872                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1886                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1872                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1886                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1872                       # number of overall misses
system.l21.overall_misses::total                 1886                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4598635                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    631217863                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      635816498                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4598635                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    631217863                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       635816498                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4598635                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    631217863                       # number of overall miss cycles
system.l21.overall_miss_latency::total      635816498                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39204                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39218                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11312                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11312                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39204                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39218                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39204                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39218                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047750                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.048090                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047750                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.048090                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047750                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.048090                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 328473.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 337189.029380                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 337124.336161                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 328473.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 337189.029380                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 337124.336161                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 328473.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 337189.029380                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 337124.336161                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1782                       # number of writebacks
system.l21.writebacks::total                     1782                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1872                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1886                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1872                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1886                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1872                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1886                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3704379                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    511509765                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    515214144                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3704379                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    511509765                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    515214144                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3704379                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    511509765                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    515214144                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047750                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.048090                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047750                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.048090                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047750                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.048090                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 264598.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 273242.395833                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 273178.231177                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 264598.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 273242.395833                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 273178.231177                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 264598.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 273242.395833                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 273178.231177                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1834                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          392957                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34602                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.356482                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         9642.777916                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997339                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   923.978172                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           160.403624                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         22026.842950                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.294274                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.028198                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004895                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.672206                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31384                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31385                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10568                       # number of Writeback hits
system.l22.Writeback_hits::total                10568                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31384                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31385                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31384                       # number of overall hits
system.l22.overall_hits::total                  31385                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1820                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1834                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1820                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1834                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1820                       # number of overall misses
system.l22.overall_misses::total                 1834                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3453027                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    526420883                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      529873910                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3453027                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    526420883                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       529873910                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3453027                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    526420883                       # number of overall miss cycles
system.l22.overall_miss_latency::total      529873910                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33204                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33219                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10568                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10568                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33204                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33219                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33204                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33219                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.054813                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.055209                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.054813                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.055209                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.054813                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.055209                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 246644.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 289242.243407                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 288917.071974                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 246644.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 289242.243407                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 288917.071974                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 246644.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 289242.243407                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 288917.071974                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1706                       # number of writebacks
system.l22.writebacks::total                     1706                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1820                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1834                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1820                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1834                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1820                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1834                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2558205                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    410146351                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    412704556                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2558205                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    410146351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    412704556                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2558205                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    410146351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    412704556                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054813                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.055209                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.054813                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.055209                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.054813                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.055209                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 182728.928571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 225355.137912                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 225029.747001                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 182728.928571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 225355.137912                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 225029.747001                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 182728.928571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 225355.137912                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 225029.747001                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3194                       # number of replacements
system.l23.tagsinuse                     32767.977039                       # Cycle average of tags in use
system.l23.total_refs                          739456                       # Total number of references to valid blocks.
system.l23.sampled_refs                         35962                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.562149                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13066.272832                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996687                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1602.822561                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.693530                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18080.191428                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.398751                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.048914                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000174                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.551764                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47474                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47474                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27053                       # number of Writeback hits
system.l23.Writeback_hits::total                27053                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47474                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47474                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47474                       # number of overall hits
system.l23.overall_hits::total                  47474                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3176                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3189                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3181                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3194                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3181                       # number of overall misses
system.l23.overall_misses::total                 3194                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4079543                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1031399315                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1035478858                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1485860                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1485860                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4079543                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1032885175                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1036964718                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4079543                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1032885175                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1036964718                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        50650                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              50663                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27053                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27053                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        50655                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50668                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        50655                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50668                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062705                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062945                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062797                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.063038                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062797                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.063038                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       313811                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324747.895151                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324703.310756                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       297172                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       297172                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       313811                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324704.550456                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324660.212273                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       313811                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324704.550456                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324660.212273                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2603                       # number of writebacks
system.l23.writebacks::total                     2603                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3176                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3189                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3181                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3194                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3181                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3194                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3249718                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    828420951                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    831670669                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1166860                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1166860                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3249718                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    829587811                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    832837529                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3249718                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    829587811                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    832837529                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062705                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062945                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062797                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.063038                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062797                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.063038                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 249978.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 260837.830919                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 260793.561932                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       233372                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       233372                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 249978.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 260794.659227                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 260750.635254                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 249978.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 260794.659227                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 260750.635254                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996526                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011935061                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040191.655242                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996526                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11927444                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11927444                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11927444                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11927444                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11927444                       # number of overall hits
system.cpu0.icache.overall_hits::total       11927444                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4484503                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4484503                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4484503                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4484503                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4484503                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4484503                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11927460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11927460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11927460                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11927460                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11927460                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11927460                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 280281.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 280281.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 280281.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 280281.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 280281.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 280281.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3700826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3700826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3700826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3700826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3700826                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3700826                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 284678.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 284678.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 284678.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 284678.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 284678.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 284678.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73033                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584910                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73289                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2450.366494                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504658                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495342                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900409                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099591                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9593841                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9593841                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21346                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21346                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586546                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586546                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586546                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586546                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177158                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177158                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177158                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177158                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177158                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177158                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21286479794                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21286479794                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21286479794                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21286479794                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21286479794                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21286479794                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9770999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9770999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16763704                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16763704                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16763704                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16763704                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018131                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018131                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010568                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010568                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010568                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010568                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 120155.340397                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 120155.340397                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120155.340397                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120155.340397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120155.340397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120155.340397                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23937                       # number of writebacks
system.cpu0.dcache.writebacks::total            23937                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104125                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104125                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104125                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104125                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104125                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104125                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73033                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73033                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73033                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7717970575                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7717970575                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7717970575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7717970575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7717970575                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7717970575                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004357                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004357                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105677.852135                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105677.852135                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 105677.852135                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105677.852135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 105677.852135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105677.852135                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997471                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010007994                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181442.751620                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997471                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12107685                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12107685                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12107685                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12107685                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12107685                       # number of overall hits
system.cpu1.icache.overall_hits::total       12107685                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5541078                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5541078                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5541078                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5541078                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5541078                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5541078                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12107702                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12107702                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12107702                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12107702                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12107702                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12107702                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 325945.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 325945.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 325945.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 325945.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 325945.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 325945.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4714835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4714835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4714835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4714835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4714835                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4714835                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 336773.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 336773.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 336773.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 336773.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 336773.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 336773.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39204                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167942350                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39460                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4256.014952                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.747754                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.252246                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905265                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094735                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9435678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9435678                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7144742                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7144742                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17116                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17116                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17116                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17116                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16580420                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16580420                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16580420                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16580420                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118605                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118605                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118605                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12266846256                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12266846256                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12266846256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12266846256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12266846256                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12266846256                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9554283                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9554283                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7144742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7144742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16699025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16699025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16699025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16699025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012414                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007103                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103426.046592                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103426.046592                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103426.046592                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103426.046592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103426.046592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103426.046592                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11312                       # number of writebacks
system.cpu1.dcache.writebacks::total            11312                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79401                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79401                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79401                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79401                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39204                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39204                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39204                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39204                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39204                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39204                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3078327294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3078327294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3078327294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3078327294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3078327294                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3078327294                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78520.745179                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78520.745179                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78520.745179                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78520.745179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78520.745179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78520.745179                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997264                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013660090                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198828.828633                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997264                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12363804                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12363804                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12363804                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12363804                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12363804                       # number of overall hits
system.cpu2.icache.overall_hits::total       12363804                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3960245                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3960245                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3960245                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3960245                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3960245                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3960245                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12363820                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12363820                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12363820                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12363820                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12363820                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12363820                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 247515.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 247515.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 247515.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 247515.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 247515.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 247515.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3635527                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3635527                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3635527                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3635527                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3635527                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3635527                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 242368.466667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 242368.466667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 242368.466667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 242368.466667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 242368.466667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 242368.466667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33204                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162643455                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33460                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4860.832487                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.042478                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.957522                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902510                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097490                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9118562                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9118562                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7120936                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7120936                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17230                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17230                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17204                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16239498                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16239498                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16239498                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16239498                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84853                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84853                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84853                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84853                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84853                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84853                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7537352027                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7537352027                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7537352027                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7537352027                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7537352027                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7537352027                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9203415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9203415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7120936                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7120936                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16324351                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16324351                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16324351                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16324351                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009220                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005198                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005198                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 88828.350524                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88828.350524                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 88828.350524                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88828.350524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 88828.350524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88828.350524                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10568                       # number of writebacks
system.cpu2.dcache.writebacks::total            10568                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51649                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51649                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51649                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51649                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51649                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51649                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33204                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33204                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33204                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33204                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33204                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33204                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2591467996                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2591467996                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2591467996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2591467996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2591467996                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2591467996                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78046.861703                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78046.861703                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 78046.861703                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78046.861703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 78046.861703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78046.861703                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996680                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010583236                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037466.201613                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996680                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12428960                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12428960                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12428960                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12428960                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12428960                       # number of overall hits
system.cpu3.icache.overall_hits::total       12428960                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5828978                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5828978                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5828978                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5828978                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5828978                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5828978                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12428981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12428981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12428981                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12428981                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12428981                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12428981                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 277570.380952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 277570.380952                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 277570.380952                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 277570.380952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 277570.380952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 277570.380952                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4187697                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4187697                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4187697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4187697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4187697                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4187697                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 322130.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 322130.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 322130.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 322130.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 322130.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 322130.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50655                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171487648                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50911                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3368.381057                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.170296                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.829704                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910821                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089179                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8820094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8820094                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6947844                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6947844                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16988                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16988                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16120                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16120                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15767938                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15767938                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15767938                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15767938                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       147188                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147188                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3625                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3625                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150813                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150813                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150813                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150813                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14052058560                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14052058560                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    890689454                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    890689454                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14942748014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14942748014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14942748014                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14942748014                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8967282                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8967282                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6951469                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6951469                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16120                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16120                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15918751                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15918751                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15918751                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15918751                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016414                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016414                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000521                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009474                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009474                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009474                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009474                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 95470.137239                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95470.137239                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 245707.435586                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 245707.435586                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99081.299450                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99081.299450                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99081.299450                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99081.299450                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2394216                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 159614.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27053                       # number of writebacks
system.cpu3.dcache.writebacks::total            27053                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96538                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96538                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3620                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3620                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100158                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100158                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100158                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100158                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50650                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50650                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50655                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50655                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50655                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50655                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4161948012                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4161948012                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1527360                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1527360                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4163475372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4163475372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4163475372                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4163475372                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82170.740612                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82170.740612                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       305472                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       305472                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82192.781996                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82192.781996                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82192.781996                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82192.781996                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
