Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,45525
design__instance__area,779458
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,19
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,114
design__max_cap_violation__count__corner:nom_tt_025C_3v30,25
power__internal__total,0.28862714767456055
power__switching__total,0.3251259922981262
power__leakage__total,0.0000023175136902864324
power__total,0.613755464553833
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.5113338786008835
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.5932574599495359
timing__hold__ws__corner:nom_tt_025C_3v30,0.9073932972947528
timing__setup__ws__corner:nom_tt_025C_3v30,2.804885292308963
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.907393
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,2.804885
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,521
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,114
design__max_cap_violation__count__corner:nom_ss_125C_3v00,26
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.7518355040229487
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.8994822918867452
timing__hold__ws__corner:nom_ss_125C_3v00,2.117101220923397
timing__setup__ws__corner:nom_ss_125C_3v00,-34.56556028128167
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-2314.0856428285865
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-34.56556028128167
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.117101
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,114
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-34.565559
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,113
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,114
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,25
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.4134967763008234
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.4674695207688872
timing__hold__ws__corner:nom_ff_n40C_3v60,0.39609294743016116
timing__setup__ws__corner:nom_ff_n40C_3v60,10.256325856684192
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.396093
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,14.925951
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,696
design__max_fanout_violation__count,114
design__max_cap_violation__count,53
clock__skew__worst_hold,-0.4011095735755366
clock__skew__worst_setup,0.44788093945742735
timing__hold__ws,0.39442739080151334
timing__setup__ws,-36.28469005736412
timing__hold__tns,0.0
timing__setup__tns,-2453.415460233531
timing__hold__wns,0
timing__setup__wns,-36.28469005736412
timing__hold_vio__count,0
timing__hold_r2r__ws,0.394427
timing__hold_r2r_vio__count,0
timing__setup_vio__count,342
timing__setup_r2r__ws,-36.284691
timing__setup_r2r_vio__count,339
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,21961
design__instance__area__stdcell,494708
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.634682
design__instance__utilization__stdcell,0.634682
design__rows,186
design__rows:GF018hv5v_mcu_sc7,186
design__sites,355074
design__sites:GF018hv5v_mcu_sc7,355074
design__instance__count__class:tie_cell,8
design__instance__area__class:tie_cell,70.2464
design__instance__count__class:buffer,6
design__instance__area__class:buffer,166.835
design__instance__count__class:inverter,657
design__instance__area__class:inverter,7296.84
design__instance__count__class:sequential_cell,1801
design__instance__area__class:sequential_cell,134612
design__instance__count__class:multi_input_combinational_cell,12352
design__instance__area__class:multi_input_combinational_cell,270747
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__area__class:endcap_cell,1633.23
design__instance__count__class:tap_cell,5080
design__instance__area__class:tap_cell,22303.2
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1441
design__instance__area__class:timing_repair_buffer,46604.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,756236
design__violations,0
design__instance__count__class:clock_buffer,187
design__instance__area__class:clock_buffer,10291.1
design__instance__count__class:clock_inverter,56
design__instance__area__class:clock_inverter,979.059
design__instance__count__setup_buffer,140
design__instance__count__hold_buffer,0
global_route__vias,40
global_route__wirelength,1264569
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
route__net,16426
route__net__special,2
route__drc_errors__iter:0,18
route__wirelength__iter:0,856099
route__drc_errors__iter:1,0
route__wirelength__iter:1,856102
route__drc_errors__iter:2,828
route__wirelength__iter:2,856220
route__drc_errors__iter:3,16
route__wirelength__iter:3,855974
route__drc_errors__iter:4,0
route__wirelength__iter:4,856024
route__drc_errors,0
route__wirelength,856102
route__vias,112516
route__vias__singlecut,112516
route__vias__multicut,0
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,4.3904
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1196
design__instance__count__class:fill_cell,23564
design__instance__area__class:fill_cell,284750
timing__unannotated_net__count__corner:nom_tt_025C_3v30,105
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,105
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,105
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,6
design__max_fanout_violation__count__corner:min_tt_025C_3v30,114
design__max_cap_violation__count__corner:min_tt_025C_3v30,12
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.4907359102424627
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.5617448887273391
timing__hold__ws__corner:min_tt_025C_3v30,0.9046812444134964
timing__setup__ws__corner:min_tt_025C_3v30,3.5409649548100357
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.904681
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,3.540965
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,105
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,384
design__max_fanout_violation__count__corner:min_ss_125C_3v00,114
design__max_cap_violation__count__corner:min_ss_125C_3v00,14
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.7104343980853537
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.8404077671649088
timing__hold__ws__corner:min_ss_125C_3v00,2.1120328306280345
timing__setup__ws__corner:min_ss_125C_3v00,-33.13538692772303
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-2200.90880106013
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-33.13538692772303
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.112033
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,114
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-33.135387
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,113
timing__unannotated_net__count__corner:min_ss_125C_3v00,105
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,114
design__max_cap_violation__count__corner:min_ff_n40C_3v60,12
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.4011095735755366
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.44788093945742735
timing__hold__ws__corner:min_ff_n40C_3v60,0.39442739080151334
timing__setup__ws__corner:min_ff_n40C_3v60,10.28221803470757
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.394427
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,15.104023
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,105
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,27
design__max_fanout_violation__count__corner:max_tt_025C_3v30,114
design__max_cap_violation__count__corner:max_tt_025C_3v30,51
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.5363789564325158
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.6289025034308668
timing__hold__ws__corner:max_tt_025C_3v30,0.9106013978374409
timing__setup__ws__corner:max_tt_025C_3v30,1.9267326057745588
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.910601
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.926733
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,105
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,696
design__max_fanout_violation__count__corner:max_ss_125C_3v00,114
design__max_cap_violation__count__corner:max_ss_125C_3v00,53
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.8032827963498974
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.9679346487182087
timing__hold__ws__corner:max_ss_125C_3v00,2.122964530926873
timing__setup__ws__corner:max_ss_125C_3v00,-36.28469005736412
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-2453.415460233531
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-36.28469005736412
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.122965
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,114
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-36.284691
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,113
timing__unannotated_net__count__corner:max_ss_125C_3v00,105
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,114
design__max_cap_violation__count__corner:max_ff_n40C_3v60,51
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.4285107667766639
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.48989613752288586
timing__hold__ws__corner:max_ff_n40C_3v60,0.3978470998586797
timing__setup__ws__corner:max_ff_n40C_3v60,10.224971381225174
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.397847
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,14.714163
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,105
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,105
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.295
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29982
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00499878
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00421573
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000186576
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00421573
design_powergrid__voltage__worst,0.00421573
design_powergrid__voltage__worst__net:VPWR,3.295
design_powergrid__drop__worst,0.00499878
design_powergrid__drop__worst__net:VPWR,0.00499878
design_powergrid__voltage__worst__net:VGND,0.00421573
design_powergrid__drop__worst__net:VGND,0.00421573
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00017799999999999998982758153687200319836847484111785888671875
ir__drop__worst,0.005000000000000000104083408558608425664715468883514404296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
