|vga_test
clk => clk.IN2
rgbOut[0] <= vga_controller:comb_4.port3
rgbOut[1] <= vga_controller:comb_4.port3
rgbOut[2] <= vga_controller:comb_4.port3
h_sync <= vga_controller:comb_4.port1
v_sync <= vga_controller:comb_4.port2
rst => rst.IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
addr_b[3] => addr_b[3].IN1
addr_b[4] => addr_b[4].IN1
addr_b[5] => addr_b[5].IN1
addr_b[6] => addr_b[6].IN1
addr_b[7] => addr_b[7].IN1
addr_b[8] => addr_b[8].IN1
addr_b[9] => addr_b[9].IN1
addr_b[10] => addr_b[10].IN1
addr_b[11] => addr_b[11].IN1
we_b => we_b.IN1
q_b <= RAM:comb_22.port6


|vga_test|vga_controller:comb_4
clk => vga_clk.CLK
vga_hsync <= hvsync:comb_9.port1
vga_vsync <= hvsync:comb_9.port2
rgbOut[0] <= rgbOut.DB_MAX_OUTPUT_PORT_TYPE
rgbOut[1] <= rgbOut.DB_MAX_OUTPUT_PORT_TYPE
rgbOut[2] <= rgbOut.DB_MAX_OUTPUT_PORT_TYPE
rst => vga_clk.OUTPUTSELECT
ROMAddr[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[10] <= <GND>
ROMAddr[11] <= <GND>
ROMAddr[12] <= <GND>
ROMAddr[13] <= <GND>
ROMOut => rgbOut.OUTPUTSELECT
ROMOut => rgbOut.OUTPUTSELECT
ROMOut => rgbOut.OUTPUTSELECT
RAMAddr[0] <= hvsync:comb_9.port4
RAMAddr[1] <= hvsync:comb_9.port4
RAMAddr[2] <= hvsync:comb_9.port4
RAMAddr[3] <= hvsync:comb_9.port4
RAMAddr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMOut[0] => ~NO_FANOUT~
RAMOut[1] => ~NO_FANOUT~
RAMOut[2] => ~NO_FANOUT~
RAMOut[3] => ~NO_FANOUT~
RAMOut[4] => colorB[0].DATAA
RAMOut[5] => colorB[1].DATAA
RAMOut[6] => colorB[2].DATAA
RAMOut[7] => colorF[0].DATAA
RAMOut[8] => colorF[1].DATAA
RAMOut[9] => colorF[2].DATAA
RAMOut[10] => asciiData[0].DATAA
RAMOut[11] => asciiData[1].DATAA
RAMOut[12] => asciiData[2].DATAA
RAMOut[13] => asciiData[3].DATAA
RAMOut[14] => asciiData[4].DATAA
RAMOut[15] => asciiData[5].DATAA
RAMOut[16] => asciiData[6].DATAA
RAMOut[17] => asciiData[7].DATAA
RAMOut[18] => colorB[0].DATAB
RAMOut[19] => colorB[1].DATAB
RAMOut[20] => colorB[2].DATAB
RAMOut[21] => colorF[0].DATAB
RAMOut[22] => colorF[1].DATAB
RAMOut[23] => colorF[2].DATAB
RAMOut[24] => asciiData[0].DATAB
RAMOut[25] => asciiData[1].DATAB
RAMOut[26] => asciiData[2].DATAB
RAMOut[27] => asciiData[3].DATAB
RAMOut[28] => asciiData[4].DATAB
RAMOut[29] => asciiData[5].DATAB
RAMOut[30] => asciiData[6].DATAB
RAMOut[31] => asciiData[7].DATAB


|vga_test|vga_controller:comb_4|hvsync:comb_9
vga_clk => inDisplayArea~reg0.CLK
vga_clk => vga_VS.CLK
vga_clk => vga_HS.CLK
vga_clk => CounterY[0]~reg0.CLK
vga_clk => CounterY[1]~reg0.CLK
vga_clk => CounterY[2]~reg0.CLK
vga_clk => CounterY[3]~reg0.CLK
vga_clk => CounterY[4]~reg0.CLK
vga_clk => CounterY[5]~reg0.CLK
vga_clk => CounterY[6]~reg0.CLK
vga_clk => CounterY[7]~reg0.CLK
vga_clk => CounterY[8]~reg0.CLK
vga_clk => CounterY[9]~reg0.CLK
vga_clk => CounterX[0]~reg0.CLK
vga_clk => CounterX[1]~reg0.CLK
vga_clk => CounterX[2]~reg0.CLK
vga_clk => CounterX[3]~reg0.CLK
vga_clk => CounterX[4]~reg0.CLK
vga_clk => CounterX[5]~reg0.CLK
vga_clk => CounterX[6]~reg0.CLK
vga_clk => CounterX[7]~reg0.CLK
vga_clk => CounterX[8]~reg0.CLK
vga_clk => CounterX[9]~reg0.CLK
vga_hsync <= vga_HS.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vga_VS.DB_MAX_OUTPUT_PORT_TYPE
inDisplayArea <= inDisplayArea~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[0] <= CounterX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[1] <= CounterX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[2] <= CounterX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[3] <= CounterX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[4] <= CounterX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[5] <= CounterX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[6] <= CounterX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[7] <= CounterX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[8] <= CounterX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[9] <= CounterX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[0] <= CounterY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[1] <= CounterY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[2] <= CounterY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[3] <= CounterY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[4] <= CounterY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[5] <= CounterY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[6] <= CounterY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[7] <= CounterY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[8] <= CounterY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[9] <= CounterY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_test|RAM:comb_22
data_b[0] => ram.data_a[0].DATAIN
data_b[0] => ram.DATAIN
data_b[1] => ram.data_a[1].DATAIN
data_b[1] => ram.DATAIN1
data_b[2] => ram.data_a[2].DATAIN
data_b[2] => ram.DATAIN2
data_b[3] => ram.data_a[3].DATAIN
data_b[3] => ram.DATAIN3
data_b[4] => ram.data_a[4].DATAIN
data_b[4] => ram.DATAIN4
data_b[5] => ram.data_a[5].DATAIN
data_b[5] => ram.DATAIN5
data_b[6] => ram.data_a[6].DATAIN
data_b[6] => ram.DATAIN6
data_b[7] => ram.data_a[7].DATAIN
data_b[7] => ram.DATAIN7
data_b[8] => ram.data_a[8].DATAIN
data_b[8] => ram.DATAIN8
data_b[9] => ram.data_a[9].DATAIN
data_b[9] => ram.DATAIN9
data_b[10] => ram.data_a[10].DATAIN
data_b[10] => ram.DATAIN10
data_b[11] => ram.data_a[11].DATAIN
data_b[11] => ram.DATAIN11
data_b[12] => ram.data_a[12].DATAIN
data_b[12] => ram.DATAIN12
data_b[13] => ram.data_a[13].DATAIN
data_b[13] => ram.DATAIN13
data_b[14] => ram.data_a[14].DATAIN
data_b[14] => ram.DATAIN14
data_b[15] => ram.data_a[15].DATAIN
data_b[15] => ram.DATAIN15
data_b[16] => ram.data_a[16].DATAIN
data_b[16] => ram.DATAIN16
data_b[17] => ram.data_a[17].DATAIN
data_b[17] => ram.DATAIN17
data_b[18] => ram.data_a[18].DATAIN
data_b[18] => ram.DATAIN18
data_b[19] => ram.data_a[19].DATAIN
data_b[19] => ram.DATAIN19
data_b[20] => ram.data_a[20].DATAIN
data_b[20] => ram.DATAIN20
data_b[21] => ram.data_a[21].DATAIN
data_b[21] => ram.DATAIN21
data_b[22] => ram.data_a[22].DATAIN
data_b[22] => ram.DATAIN22
data_b[23] => ram.data_a[23].DATAIN
data_b[23] => ram.DATAIN23
data_b[24] => ram.data_a[24].DATAIN
data_b[24] => ram.DATAIN24
data_b[25] => ram.data_a[25].DATAIN
data_b[25] => ram.DATAIN25
data_b[26] => ram.data_a[26].DATAIN
data_b[26] => ram.DATAIN26
data_b[27] => ram.data_a[27].DATAIN
data_b[27] => ram.DATAIN27
data_b[28] => ram.data_a[28].DATAIN
data_b[28] => ram.DATAIN28
data_b[29] => ram.data_a[29].DATAIN
data_b[29] => ram.DATAIN29
data_b[30] => ram.data_a[30].DATAIN
data_b[30] => ram.DATAIN30
data_b[31] => ram.data_a[31].DATAIN
data_b[31] => ram.DATAIN31
addr_a[0] => ram.RADDR
addr_a[1] => ram.RADDR1
addr_a[2] => ram.RADDR2
addr_a[3] => ram.RADDR3
addr_a[4] => ram.RADDR4
addr_a[5] => ram.RADDR5
addr_a[6] => ram.RADDR6
addr_a[7] => ram.RADDR7
addr_a[8] => ram.RADDR8
addr_a[9] => ram.RADDR9
addr_a[10] => ram.RADDR10
addr_a[11] => ram.RADDR11
addr_b[0] => ram.waddr_a[0].DATAIN
addr_b[0] => ram.WADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram.waddr_a[1].DATAIN
addr_b[1] => ram.WADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram.waddr_a[2].DATAIN
addr_b[2] => ram.WADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram.waddr_a[3].DATAIN
addr_b[3] => ram.WADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram.waddr_a[4].DATAIN
addr_b[4] => ram.WADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram.waddr_a[5].DATAIN
addr_b[5] => ram.WADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram.waddr_a[6].DATAIN
addr_b[6] => ram.WADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram.waddr_a[7].DATAIN
addr_b[7] => ram.WADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram.waddr_a[8].DATAIN
addr_b[8] => ram.WADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram.waddr_a[9].DATAIN
addr_b[9] => ram.WADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram.waddr_a[10].DATAIN
addr_b[10] => ram.WADDR10
addr_b[10] => ram.PORTBRADDR10
addr_b[11] => ram.waddr_a[11].DATAIN
addr_b[11] => ram.WADDR11
addr_b[11] => ram.PORTBRADDR11
we_b => ram.we_a.DATAIN
we_b => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_b[0]~reg0.CLK
clk => q_b[1]~reg0.CLK
clk => q_b[2]~reg0.CLK
clk => q_b[3]~reg0.CLK
clk => q_b[4]~reg0.CLK
clk => q_b[5]~reg0.CLK
clk => q_b[6]~reg0.CLK
clk => q_b[7]~reg0.CLK
clk => q_b[8]~reg0.CLK
clk => q_b[9]~reg0.CLK
clk => q_b[10]~reg0.CLK
clk => q_b[11]~reg0.CLK
clk => q_b[12]~reg0.CLK
clk => q_b[13]~reg0.CLK
clk => q_b[14]~reg0.CLK
clk => q_b[15]~reg0.CLK
clk => q_b[16]~reg0.CLK
clk => q_b[17]~reg0.CLK
clk => q_b[18]~reg0.CLK
clk => q_b[19]~reg0.CLK
clk => q_b[20]~reg0.CLK
clk => q_b[21]~reg0.CLK
clk => q_b[22]~reg0.CLK
clk => q_b[23]~reg0.CLK
clk => q_b[24]~reg0.CLK
clk => q_b[25]~reg0.CLK
clk => q_b[26]~reg0.CLK
clk => q_b[27]~reg0.CLK
clk => q_b[28]~reg0.CLK
clk => q_b[29]~reg0.CLK
clk => q_b[30]~reg0.CLK
clk => q_b[31]~reg0.CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => q_a[8]~reg0.CLK
clk => q_a[9]~reg0.CLK
clk => q_a[10]~reg0.CLK
clk => q_a[11]~reg0.CLK
clk => q_a[12]~reg0.CLK
clk => q_a[13]~reg0.CLK
clk => q_a[14]~reg0.CLK
clk => q_a[15]~reg0.CLK
clk => q_a[16]~reg0.CLK
clk => q_a[17]~reg0.CLK
clk => q_a[18]~reg0.CLK
clk => q_a[19]~reg0.CLK
clk => q_a[20]~reg0.CLK
clk => q_a[21]~reg0.CLK
clk => q_a[22]~reg0.CLK
clk => q_a[23]~reg0.CLK
clk => q_a[24]~reg0.CLK
clk => q_a[25]~reg0.CLK
clk => q_a[26]~reg0.CLK
clk => q_a[27]~reg0.CLK
clk => q_a[28]~reg0.CLK
clk => q_a[29]~reg0.CLK
clk => q_a[30]~reg0.CLK
clk => q_a[31]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


