
../repos/coreutils/src/comm:     file format elf32-littlearm


Disassembly of section .init:

00010dfc <.init>:
   10dfc:	push	{r3, lr}
   10e00:	bl	110c8 <close@plt+0x48>
   10e04:	pop	{r3, pc}

Disassembly of section .plt:

00010e08 <fdopen@plt-0x14>:
   10e08:	push	{lr}		; (str lr, [sp, #-4]!)
   10e0c:	ldr	lr, [pc, #4]	; 10e18 <fdopen@plt-0x4>
   10e10:	add	lr, pc, lr
   10e14:	ldr	pc, [lr, #8]!
   10e18:	andeq	ip, r1, r8, ror #3

00010e1c <fdopen@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #28, 20	; 0x1c000
   10e24:	ldr	pc, [ip, #488]!	; 0x1e8

00010e28 <calloc@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #28, 20	; 0x1c000
   10e30:	ldr	pc, [ip, #480]!	; 0x1e0

00010e34 <fputs_unlocked@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #28, 20	; 0x1c000
   10e3c:	ldr	pc, [ip, #472]!	; 0x1d8

00010e40 <raise@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #28, 20	; 0x1c000
   10e48:	ldr	pc, [ip, #464]!	; 0x1d0

00010e4c <strcmp@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #28, 20	; 0x1c000
   10e54:	ldr	pc, [ip, #456]!	; 0x1c8

00010e58 <posix_fadvise64@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #28, 20	; 0x1c000
   10e60:	ldr	pc, [ip, #448]!	; 0x1c0

00010e64 <printf@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #28, 20	; 0x1c000
   10e6c:	ldr	pc, [ip, #440]!	; 0x1b8

00010e70 <fflush@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #28, 20	; 0x1c000
   10e78:	ldr	pc, [ip, #432]!	; 0x1b0

00010e7c <free@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #28, 20	; 0x1c000
   10e84:	ldr	pc, [ip, #424]!	; 0x1a8

00010e88 <_exit@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #28, 20	; 0x1c000
   10e90:	ldr	pc, [ip, #416]!	; 0x1a0

00010e94 <memcpy@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #28, 20	; 0x1c000
   10e9c:	ldr	pc, [ip, #408]!	; 0x198

00010ea0 <mbsinit@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #28, 20	; 0x1c000
   10ea8:	ldr	pc, [ip, #400]!	; 0x190

00010eac <fwrite_unlocked@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #28, 20	; 0x1c000
   10eb4:	ldr	pc, [ip, #392]!	; 0x188

00010eb8 <memcmp@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #28, 20	; 0x1c000
   10ec0:	ldr	pc, [ip, #384]!	; 0x180

00010ec4 <getc_unlocked@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #28, 20	; 0x1c000
   10ecc:	ldr	pc, [ip, #376]!	; 0x178

00010ed0 <realloc@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #28, 20	; 0x1c000
   10ed8:	ldr	pc, [ip, #368]!	; 0x170

00010edc <textdomain@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #28, 20	; 0x1c000
   10ee4:	ldr	pc, [ip, #360]!	; 0x168

00010ee8 <iswprint@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #28, 20	; 0x1c000
   10ef0:	ldr	pc, [ip, #352]!	; 0x160

00010ef4 <lseek64@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #28, 20	; 0x1c000
   10efc:	ldr	pc, [ip, #344]!	; 0x158

00010f00 <__ctype_get_mb_cur_max@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #28, 20	; 0x1c000
   10f08:	ldr	pc, [ip, #336]!	; 0x150

00010f0c <__fpending@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #28, 20	; 0x1c000
   10f14:	ldr	pc, [ip, #328]!	; 0x148

00010f18 <ferror_unlocked@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #28, 20	; 0x1c000
   10f20:	ldr	pc, [ip, #320]!	; 0x140

00010f24 <mbrtowc@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #28, 20	; 0x1c000
   10f2c:	ldr	pc, [ip, #312]!	; 0x138

00010f30 <error@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #28, 20	; 0x1c000
   10f38:	ldr	pc, [ip, #304]!	; 0x130

00010f3c <strcoll@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #28, 20	; 0x1c000
   10f44:	ldr	pc, [ip, #296]!	; 0x128

00010f48 <malloc@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #28, 20	; 0x1c000
   10f50:	ldr	pc, [ip, #288]!	; 0x120

00010f54 <__libc_start_main@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #28, 20	; 0x1c000
   10f5c:	ldr	pc, [ip, #280]!	; 0x118

00010f60 <__freading@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #28, 20	; 0x1c000
   10f68:	ldr	pc, [ip, #272]!	; 0x110

00010f6c <__gmon_start__@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #28, 20	; 0x1c000
   10f74:	ldr	pc, [ip, #264]!	; 0x108

00010f78 <getopt_long@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #28, 20	; 0x1c000
   10f80:	ldr	pc, [ip, #256]!	; 0x100

00010f84 <__ctype_b_loc@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #28, 20	; 0x1c000
   10f8c:	ldr	pc, [ip, #248]!	; 0xf8

00010f90 <exit@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #28, 20	; 0x1c000
   10f98:	ldr	pc, [ip, #240]!	; 0xf0

00010f9c <gettext@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #28, 20	; 0x1c000
   10fa4:	ldr	pc, [ip, #232]!	; 0xe8

00010fa8 <strlen@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #28, 20	; 0x1c000
   10fb0:	ldr	pc, [ip, #224]!	; 0xe0

00010fb4 <fprintf@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #28, 20	; 0x1c000
   10fbc:	ldr	pc, [ip, #216]!	; 0xd8

00010fc0 <__errno_location@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #28, 20	; 0x1c000
   10fc8:	ldr	pc, [ip, #208]!	; 0xd0

00010fcc <__cxa_atexit@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #28, 20	; 0x1c000
   10fd4:	ldr	pc, [ip, #200]!	; 0xc8

00010fd8 <memset@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #28, 20	; 0x1c000
   10fe0:	ldr	pc, [ip, #192]!	; 0xc0

00010fe4 <fileno@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #28, 20	; 0x1c000
   10fec:	ldr	pc, [ip, #184]!	; 0xb8

00010ff0 <fclose@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #28, 20	; 0x1c000
   10ff8:	ldr	pc, [ip, #176]!	; 0xb0

00010ffc <fseeko64@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #28, 20	; 0x1c000
   11004:	ldr	pc, [ip, #168]!	; 0xa8

00011008 <fcntl64@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #28, 20	; 0x1c000
   11010:	ldr	pc, [ip, #160]!	; 0xa0

00011014 <setlocale@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #28, 20	; 0x1c000
   1101c:	ldr	pc, [ip, #152]!	; 0x98

00011020 <strrchr@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #28, 20	; 0x1c000
   11028:	ldr	pc, [ip, #144]!	; 0x90

0001102c <nl_langinfo@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #28, 20	; 0x1c000
   11034:	ldr	pc, [ip, #136]!	; 0x88

00011038 <fopen64@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #28, 20	; 0x1c000
   11040:	ldr	pc, [ip, #128]!	; 0x80

00011044 <bindtextdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #28, 20	; 0x1c000
   1104c:	ldr	pc, [ip, #120]!	; 0x78

00011050 <fputs@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #28, 20	; 0x1c000
   11058:	ldr	pc, [ip, #112]!	; 0x70

0001105c <strncmp@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #28, 20	; 0x1c000
   11064:	ldr	pc, [ip, #104]!	; 0x68

00011068 <abort@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #28, 20	; 0x1c000
   11070:	ldr	pc, [ip, #96]!	; 0x60

00011074 <feof_unlocked@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #28, 20	; 0x1c000
   1107c:	ldr	pc, [ip, #88]!	; 0x58

00011080 <close@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #28, 20	; 0x1c000
   11088:	ldr	pc, [ip, #80]!	; 0x50

Disassembly of section .text:

0001108c <.text>:
   1108c:	mov	fp, #0
   11090:	mov	lr, #0
   11094:	pop	{r1}		; (ldr r1, [sp], #4)
   11098:	mov	r2, sp
   1109c:	push	{r2}		; (str r2, [sp, #-4]!)
   110a0:	push	{r0}		; (str r0, [sp, #-4]!)
   110a4:	ldr	ip, [pc, #16]	; 110bc <close@plt+0x3c>
   110a8:	push	{ip}		; (str ip, [sp, #-4]!)
   110ac:	ldr	r0, [pc, #12]	; 110c0 <close@plt+0x40>
   110b0:	ldr	r3, [pc, #12]	; 110c4 <close@plt+0x44>
   110b4:	bl	10f54 <__libc_start_main@plt>
   110b8:	bl	11068 <abort@plt>
   110bc:	andeq	fp, r1, r8, asr fp
   110c0:	andeq	r1, r1, r4, lsl #11
   110c4:	strdeq	fp, [r1], -r8
   110c8:	ldr	r3, [pc, #20]	; 110e4 <close@plt+0x64>
   110cc:	ldr	r2, [pc, #20]	; 110e8 <close@plt+0x68>
   110d0:	add	r3, pc, r3
   110d4:	ldr	r2, [r3, r2]
   110d8:	cmp	r2, #0
   110dc:	bxeq	lr
   110e0:	b	10f6c <__gmon_start__@plt>
   110e4:	andeq	fp, r1, r8, lsr #30
   110e8:	ldrdeq	r0, [r0], -ip
   110ec:	ldr	r0, [pc, #24]	; 1110c <close@plt+0x8c>
   110f0:	ldr	r3, [pc, #24]	; 11110 <close@plt+0x90>
   110f4:	cmp	r3, r0
   110f8:	bxeq	lr
   110fc:	ldr	r3, [pc, #16]	; 11114 <close@plt+0x94>
   11100:	cmp	r3, #0
   11104:	bxeq	lr
   11108:	bx	r3
   1110c:	andeq	sp, r2, r8, lsr r1
   11110:	andeq	sp, r2, r8, lsr r1
   11114:	andeq	r0, r0, r0
   11118:	ldr	r0, [pc, #36]	; 11144 <close@plt+0xc4>
   1111c:	ldr	r1, [pc, #36]	; 11148 <close@plt+0xc8>
   11120:	sub	r1, r1, r0
   11124:	asr	r1, r1, #2
   11128:	add	r1, r1, r1, lsr #31
   1112c:	asrs	r1, r1, #1
   11130:	bxeq	lr
   11134:	ldr	r3, [pc, #16]	; 1114c <close@plt+0xcc>
   11138:	cmp	r3, #0
   1113c:	bxeq	lr
   11140:	bx	r3
   11144:	andeq	sp, r2, r8, lsr r1
   11148:	andeq	sp, r2, r8, lsr r1
   1114c:	andeq	r0, r0, r0
   11150:	push	{r4, lr}
   11154:	ldr	r4, [pc, #24]	; 11174 <close@plt+0xf4>
   11158:	ldrb	r3, [r4]
   1115c:	cmp	r3, #0
   11160:	popne	{r4, pc}
   11164:	bl	110ec <close@plt+0x6c>
   11168:	mov	r3, #1
   1116c:	strb	r3, [r4]
   11170:	pop	{r4, pc}
   11174:	andeq	sp, r2, ip, asr r1
   11178:	b	11118 <close@plt+0x98>
   1117c:	push	{fp, lr}
   11180:	mov	fp, sp
   11184:	sub	sp, sp, #72	; 0x48
   11188:	str	r0, [fp, #-4]
   1118c:	ldr	r0, [fp, #-4]
   11190:	cmp	r0, #0
   11194:	beq	111e0 <close@plt+0x160>
   11198:	b	1119c <close@plt+0x11c>
   1119c:	movw	r0, #53576	; 0xd148
   111a0:	movt	r0, #2
   111a4:	ldr	r0, [r0]
   111a8:	movw	r1, #48000	; 0xbb80
   111ac:	movt	r1, #1
   111b0:	str	r0, [fp, #-8]
   111b4:	mov	r0, r1
   111b8:	bl	10f9c <gettext@plt>
   111bc:	movw	r1, #53628	; 0xd17c
   111c0:	movt	r1, #2
   111c4:	ldr	r2, [r1]
   111c8:	ldr	r1, [fp, #-8]
   111cc:	str	r0, [fp, #-12]
   111d0:	mov	r0, r1
   111d4:	ldr	r1, [fp, #-12]
   111d8:	bl	10fb4 <fprintf@plt>
   111dc:	b	113d0 <close@plt+0x350>
   111e0:	movw	r0, #48039	; 0xbba7
   111e4:	movt	r0, #1
   111e8:	bl	10f9c <gettext@plt>
   111ec:	movw	r1, #53628	; 0xd17c
   111f0:	movt	r1, #2
   111f4:	ldr	r1, [r1]
   111f8:	bl	10e64 <printf@plt>
   111fc:	movw	r1, #48074	; 0xbbca
   11200:	movt	r1, #1
   11204:	str	r0, [fp, #-16]
   11208:	mov	r0, r1
   1120c:	bl	10f9c <gettext@plt>
   11210:	movw	r1, #53588	; 0xd154
   11214:	movt	r1, #2
   11218:	ldr	r1, [r1]
   1121c:	bl	10e34 <fputs_unlocked@plt>
   11220:	movw	r1, #48126	; 0xbbfe
   11224:	movt	r1, #1
   11228:	str	r0, [fp, #-20]	; 0xffffffec
   1122c:	mov	r0, r1
   11230:	bl	10f9c <gettext@plt>
   11234:	movw	r1, #53588	; 0xd154
   11238:	movt	r1, #2
   1123c:	ldr	r1, [r1]
   11240:	bl	10e34 <fputs_unlocked@plt>
   11244:	movw	r1, #48186	; 0xbc3a
   11248:	movt	r1, #1
   1124c:	str	r0, [fp, #-24]	; 0xffffffe8
   11250:	mov	r0, r1
   11254:	bl	10f9c <gettext@plt>
   11258:	movw	r1, #53588	; 0xd154
   1125c:	movt	r1, #2
   11260:	ldr	r1, [r1]
   11264:	bl	10e34 <fputs_unlocked@plt>
   11268:	movw	r1, #48375	; 0xbcf7
   1126c:	movt	r1, #1
   11270:	str	r0, [fp, #-28]	; 0xffffffe4
   11274:	mov	r0, r1
   11278:	bl	10f9c <gettext@plt>
   1127c:	movw	r1, #53588	; 0xd154
   11280:	movt	r1, #2
   11284:	ldr	r1, [r1]
   11288:	bl	10e34 <fputs_unlocked@plt>
   1128c:	movw	r1, #48591	; 0xbdcf
   11290:	movt	r1, #1
   11294:	str	r0, [fp, #-32]	; 0xffffffe0
   11298:	mov	r0, r1
   1129c:	bl	10f9c <gettext@plt>
   112a0:	movw	r1, #53588	; 0xd154
   112a4:	movt	r1, #2
   112a8:	ldr	r1, [r1]
   112ac:	bl	10e34 <fputs_unlocked@plt>
   112b0:	movw	r1, #48800	; 0xbea0
   112b4:	movt	r1, #1
   112b8:	str	r0, [sp, #36]	; 0x24
   112bc:	mov	r0, r1
   112c0:	bl	10f9c <gettext@plt>
   112c4:	movw	r1, #53588	; 0xd154
   112c8:	movt	r1, #2
   112cc:	ldr	r1, [r1]
   112d0:	bl	10e34 <fputs_unlocked@plt>
   112d4:	movw	r1, #48857	; 0xbed9
   112d8:	movt	r1, #1
   112dc:	str	r0, [sp, #32]
   112e0:	mov	r0, r1
   112e4:	bl	10f9c <gettext@plt>
   112e8:	movw	r1, #53588	; 0xd154
   112ec:	movt	r1, #2
   112f0:	ldr	r1, [r1]
   112f4:	bl	10e34 <fputs_unlocked@plt>
   112f8:	movw	r1, #48901	; 0xbf05
   112fc:	movt	r1, #1
   11300:	str	r0, [sp, #28]
   11304:	mov	r0, r1
   11308:	bl	10f9c <gettext@plt>
   1130c:	movw	r1, #53588	; 0xd154
   11310:	movt	r1, #2
   11314:	ldr	r1, [r1]
   11318:	bl	10e34 <fputs_unlocked@plt>
   1131c:	movw	r1, #48963	; 0xbf43
   11320:	movt	r1, #1
   11324:	str	r0, [sp, #24]
   11328:	mov	r0, r1
   1132c:	bl	10f9c <gettext@plt>
   11330:	movw	r1, #53588	; 0xd154
   11334:	movt	r1, #2
   11338:	ldr	r1, [r1]
   1133c:	bl	10e34 <fputs_unlocked@plt>
   11340:	movw	r1, #49008	; 0xbf70
   11344:	movt	r1, #1
   11348:	str	r0, [sp, #20]
   1134c:	mov	r0, r1
   11350:	bl	10f9c <gettext@plt>
   11354:	movw	r1, #53588	; 0xd154
   11358:	movt	r1, #2
   1135c:	ldr	r1, [r1]
   11360:	bl	10e34 <fputs_unlocked@plt>
   11364:	movw	r1, #49062	; 0xbfa6
   11368:	movt	r1, #1
   1136c:	str	r0, [sp, #16]
   11370:	mov	r0, r1
   11374:	bl	10f9c <gettext@plt>
   11378:	movw	r1, #53588	; 0xd154
   1137c:	movt	r1, #2
   11380:	ldr	r1, [r1]
   11384:	bl	10e34 <fputs_unlocked@plt>
   11388:	movw	r1, #49125	; 0xbfe5
   1138c:	movt	r1, #1
   11390:	str	r0, [sp, #12]
   11394:	mov	r0, r1
   11398:	bl	10f9c <gettext@plt>
   1139c:	movw	r1, #53628	; 0xd17c
   113a0:	movt	r1, #2
   113a4:	ldr	r2, [r1]
   113a8:	ldr	r1, [r1]
   113ac:	str	r1, [sp, #8]
   113b0:	mov	r1, r2
   113b4:	ldr	r2, [sp, #8]
   113b8:	bl	10e64 <printf@plt>
   113bc:	movw	r1, #49281	; 0xc081
   113c0:	movt	r1, #1
   113c4:	str	r0, [sp, #4]
   113c8:	mov	r0, r1
   113cc:	bl	113d8 <close@plt+0x358>
   113d0:	ldr	r0, [fp, #-4]
   113d4:	bl	10f90 <exit@plt>
   113d8:	push	{fp, lr}
   113dc:	mov	fp, sp
   113e0:	sub	sp, sp, #88	; 0x58
   113e4:	add	r1, sp, #28
   113e8:	movw	r2, #50044	; 0xc37c
   113ec:	movt	r2, #1
   113f0:	str	r0, [fp, #-4]
   113f4:	mov	r0, r1
   113f8:	str	r1, [sp, #12]
   113fc:	mov	r1, r2
   11400:	movw	r2, #56	; 0x38
   11404:	bl	10e94 <memcpy@plt>
   11408:	ldr	r0, [fp, #-4]
   1140c:	str	r0, [sp, #24]
   11410:	ldr	r0, [sp, #12]
   11414:	str	r0, [sp, #20]
   11418:	ldr	r0, [sp, #20]
   1141c:	ldr	r0, [r0]
   11420:	movw	r1, #0
   11424:	cmp	r0, r1
   11428:	movw	r0, #0
   1142c:	str	r0, [sp, #8]
   11430:	beq	1145c <close@plt+0x3dc>
   11434:	ldr	r0, [fp, #-4]
   11438:	ldr	r1, [sp, #20]
   1143c:	ldr	r1, [r1]
   11440:	bl	10e4c <strcmp@plt>
   11444:	cmp	r0, #0
   11448:	movw	r0, #0
   1144c:	moveq	r0, #1
   11450:	mvn	r1, #0
   11454:	eor	r0, r0, r1
   11458:	str	r0, [sp, #8]
   1145c:	ldr	r0, [sp, #8]
   11460:	tst	r0, #1
   11464:	beq	11478 <close@plt+0x3f8>
   11468:	ldr	r0, [sp, #20]
   1146c:	add	r0, r0, #8
   11470:	str	r0, [sp, #20]
   11474:	b	11418 <close@plt+0x398>
   11478:	ldr	r0, [sp, #20]
   1147c:	ldr	r0, [r0, #4]
   11480:	movw	r1, #0
   11484:	cmp	r0, r1
   11488:	beq	11498 <close@plt+0x418>
   1148c:	ldr	r0, [sp, #20]
   11490:	ldr	r0, [r0, #4]
   11494:	str	r0, [sp, #24]
   11498:	movw	r0, #49555	; 0xc193
   1149c:	movt	r0, #1
   114a0:	bl	10f9c <gettext@plt>
   114a4:	movw	r1, #49352	; 0xc0c8
   114a8:	movt	r1, #1
   114ac:	movw	r2, #49578	; 0xc1aa
   114b0:	movt	r2, #1
   114b4:	bl	10e64 <printf@plt>
   114b8:	movw	r1, #5
   114bc:	str	r0, [sp, #4]
   114c0:	mov	r0, r1
   114c4:	movw	r1, #0
   114c8:	bl	11014 <setlocale@plt>
   114cc:	str	r0, [sp, #16]
   114d0:	ldr	r0, [sp, #16]
   114d4:	movw	r1, #0
   114d8:	cmp	r0, r1
   114dc:	beq	11518 <close@plt+0x498>
   114e0:	ldr	r0, [sp, #16]
   114e4:	movw	r1, #49618	; 0xc1d2
   114e8:	movt	r1, #1
   114ec:	movw	r2, #3
   114f0:	bl	1105c <strncmp@plt>
   114f4:	cmp	r0, #0
   114f8:	beq	11518 <close@plt+0x498>
   114fc:	movw	r0, #49622	; 0xc1d6
   11500:	movt	r0, #1
   11504:	bl	10f9c <gettext@plt>
   11508:	movw	r1, #53588	; 0xd154
   1150c:	movt	r1, #2
   11510:	ldr	r1, [r1]
   11514:	bl	10e34 <fputs_unlocked@plt>
   11518:	movw	r0, #49693	; 0xc21d
   1151c:	movt	r0, #1
   11520:	bl	10f9c <gettext@plt>
   11524:	ldr	r2, [fp, #-4]
   11528:	movw	r1, #49578	; 0xc1aa
   1152c:	movt	r1, #1
   11530:	bl	10e64 <printf@plt>
   11534:	movw	r1, #49720	; 0xc238
   11538:	movt	r1, #1
   1153c:	str	r0, [sp]
   11540:	mov	r0, r1
   11544:	bl	10f9c <gettext@plt>
   11548:	ldr	r1, [sp, #24]
   1154c:	ldr	r2, [sp, #24]
   11550:	ldr	r3, [fp, #-4]
   11554:	cmp	r2, r3
   11558:	movw	r2, #0
   1155c:	moveq	r2, #1
   11560:	tst	r2, #1
   11564:	movw	r2, #49838	; 0xc2ae
   11568:	movt	r2, #1
   1156c:	movw	r3, #49488	; 0xc150
   11570:	movt	r3, #1
   11574:	movne	r2, r3
   11578:	bl	10e64 <printf@plt>
   1157c:	mov	sp, fp
   11580:	pop	{fp, pc}
   11584:	push	{fp, lr}
   11588:	mov	fp, sp
   1158c:	sub	sp, sp, #72	; 0x48
   11590:	movw	r2, #0
   11594:	str	r2, [fp, #-4]
   11598:	str	r0, [fp, #-8]
   1159c:	str	r1, [fp, #-12]
   115a0:	ldr	r0, [fp, #-12]
   115a4:	ldr	r0, [r0]
   115a8:	bl	13100 <close@plt+0x2080>
   115ac:	movw	r0, #6
   115b0:	movw	r1, #49838	; 0xc2ae
   115b4:	movt	r1, #1
   115b8:	bl	11014 <setlocale@plt>
   115bc:	movw	r1, #49356	; 0xc0cc
   115c0:	movt	r1, #1
   115c4:	str	r0, [fp, #-20]	; 0xffffffec
   115c8:	mov	r0, r1
   115cc:	movw	r1, #49286	; 0xc086
   115d0:	movt	r1, #1
   115d4:	bl	11044 <bindtextdomain@plt>
   115d8:	movw	r1, #49356	; 0xc0cc
   115dc:	movt	r1, #1
   115e0:	str	r0, [fp, #-24]	; 0xffffffe8
   115e4:	mov	r0, r1
   115e8:	bl	10edc <textdomain@plt>
   115ec:	movw	r1, #3
   115f0:	str	r0, [fp, #-28]	; 0xffffffe4
   115f4:	mov	r0, r1
   115f8:	bl	12c68 <close@plt+0x1be8>
   115fc:	and	r0, r0, #1
   11600:	movw	r1, #53600	; 0xd160
   11604:	movt	r1, #2
   11608:	strb	r0, [r1]
   1160c:	movw	r0, #9920	; 0x26c0
   11610:	movt	r0, #1
   11614:	bl	1bb5c <close@plt+0xaadc>
   11618:	movw	r1, #53601	; 0xd161
   1161c:	movt	r1, #2
   11620:	movw	r2, #1
   11624:	strb	r2, [r1]
   11628:	movw	r1, #53602	; 0xd162
   1162c:	movt	r1, #2
   11630:	strb	r2, [r1]
   11634:	movw	r1, #53603	; 0xd163
   11638:	movt	r1, #2
   1163c:	strb	r2, [r1]
   11640:	movw	r1, #53604	; 0xd164
   11644:	movt	r1, #2
   11648:	movw	r2, #0
   1164c:	strb	r2, [r1]
   11650:	movw	r1, #53605	; 0xd165
   11654:	movt	r1, #2
   11658:	strb	r2, [r1, #1]
   1165c:	strb	r2, [r1]
   11660:	movw	r1, #53608	; 0xd168
   11664:	movt	r1, #2
   11668:	movw	r3, #0
   1166c:	str	r3, [r1]
   11670:	movw	r1, #53612	; 0xd16c
   11674:	movt	r1, #2
   11678:	strb	r2, [r1]
   1167c:	ldr	r0, [fp, #-8]
   11680:	ldr	r1, [fp, #-12]
   11684:	movw	r2, #49310	; 0xc09e
   11688:	movt	r2, #1
   1168c:	movw	r3, #49916	; 0xc2fc
   11690:	movt	r3, #1
   11694:	movw	ip, #0
   11698:	str	ip, [sp]
   1169c:	bl	10f78 <getopt_long@plt>
   116a0:	str	r0, [fp, #-16]
   116a4:	cmn	r0, #1
   116a8:	beq	1190c <close@plt+0x88c>
   116ac:	ldr	r0, [fp, #-16]
   116b0:	cmn	r0, #3
   116b4:	str	r0, [fp, #-32]	; 0xffffffe0
   116b8:	beq	118ac <close@plt+0x82c>
   116bc:	b	116c0 <close@plt+0x640>
   116c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   116c4:	cmn	r0, #2
   116c8:	beq	118a4 <close@plt+0x824>
   116cc:	b	116d0 <close@plt+0x650>
   116d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   116d4:	cmp	r0, #49	; 0x31
   116d8:	beq	1175c <close@plt+0x6dc>
   116dc:	b	116e0 <close@plt+0x660>
   116e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   116e4:	cmp	r0, #50	; 0x32
   116e8:	beq	11770 <close@plt+0x6f0>
   116ec:	b	116f0 <close@plt+0x670>
   116f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   116f4:	cmp	r0, #51	; 0x33
   116f8:	beq	11784 <close@plt+0x704>
   116fc:	b	11700 <close@plt+0x680>
   11700:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11704:	cmp	r0, #122	; 0x7a
   11708:	beq	11798 <close@plt+0x718>
   1170c:	b	11710 <close@plt+0x690>
   11710:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11714:	cmp	r0, #256	; 0x100
   11718:	beq	117c0 <close@plt+0x740>
   1171c:	b	11720 <close@plt+0x6a0>
   11720:	movw	r0, #257	; 0x101
   11724:	ldr	r1, [fp, #-32]	; 0xffffffe0
   11728:	cmp	r1, r0
   1172c:	beq	117ac <close@plt+0x72c>
   11730:	b	11734 <close@plt+0x6b4>
   11734:	movw	r0, #258	; 0x102
   11738:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1173c:	cmp	r1, r0
   11740:	beq	117d4 <close@plt+0x754>
   11744:	b	11748 <close@plt+0x6c8>
   11748:	movw	r0, #259	; 0x103
   1174c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   11750:	cmp	r1, r0
   11754:	beq	11890 <close@plt+0x810>
   11758:	b	11900 <close@plt+0x880>
   1175c:	movw	r0, #53601	; 0xd161
   11760:	movt	r0, #2
   11764:	movw	r1, #0
   11768:	strb	r1, [r0]
   1176c:	b	11908 <close@plt+0x888>
   11770:	movw	r0, #53602	; 0xd162
   11774:	movt	r0, #2
   11778:	movw	r1, #0
   1177c:	strb	r1, [r0]
   11780:	b	11908 <close@plt+0x888>
   11784:	movw	r0, #53603	; 0xd163
   11788:	movt	r0, #2
   1178c:	movw	r1, #0
   11790:	strb	r1, [r0]
   11794:	b	11908 <close@plt+0x888>
   11798:	movw	r0, #53480	; 0xd0e8
   1179c:	movt	r0, #2
   117a0:	movw	r1, #0
   117a4:	strb	r1, [r0]
   117a8:	b	11908 <close@plt+0x888>
   117ac:	movw	r0, #53608	; 0xd168
   117b0:	movt	r0, #2
   117b4:	movw	r1, #2
   117b8:	str	r1, [r0]
   117bc:	b	11908 <close@plt+0x888>
   117c0:	movw	r0, #53608	; 0xd168
   117c4:	movt	r0, #2
   117c8:	movw	r1, #1
   117cc:	str	r1, [r0]
   117d0:	b	11908 <close@plt+0x888>
   117d4:	movw	r0, #53616	; 0xd170
   117d8:	movt	r0, #2
   117dc:	ldr	r0, [r0]
   117e0:	cmp	r0, #0
   117e4:	beq	11830 <close@plt+0x7b0>
   117e8:	movw	r0, #53484	; 0xd0ec
   117ec:	movt	r0, #2
   117f0:	ldr	r0, [r0]
   117f4:	movw	r1, #53592	; 0xd158
   117f8:	movt	r1, #2
   117fc:	ldr	r1, [r1]
   11800:	bl	10e4c <strcmp@plt>
   11804:	cmp	r0, #0
   11808:	beq	11830 <close@plt+0x7b0>
   1180c:	movw	r0, #49315	; 0xc0a3
   11810:	movt	r0, #1
   11814:	bl	10f9c <gettext@plt>
   11818:	movw	r1, #1
   1181c:	str	r0, [sp, #36]	; 0x24
   11820:	mov	r0, r1
   11824:	movw	r1, #0
   11828:	ldr	r2, [sp, #36]	; 0x24
   1182c:	bl	10f30 <error@plt>
   11830:	movw	r0, #53592	; 0xd158
   11834:	movt	r0, #2
   11838:	ldr	r1, [r0]
   1183c:	movw	r2, #53484	; 0xd0ec
   11840:	movt	r2, #2
   11844:	str	r1, [r2]
   11848:	ldr	r0, [r0]
   1184c:	ldrb	r0, [r0]
   11850:	cmp	r0, #0
   11854:	beq	11870 <close@plt+0x7f0>
   11858:	movw	r0, #53592	; 0xd158
   1185c:	movt	r0, #2
   11860:	ldr	r0, [r0]
   11864:	bl	10fa8 <strlen@plt>
   11868:	str	r0, [sp, #32]
   1186c:	b	1187c <close@plt+0x7fc>
   11870:	movw	r0, #1
   11874:	str	r0, [sp, #32]
   11878:	b	1187c <close@plt+0x7fc>
   1187c:	ldr	r0, [sp, #32]
   11880:	movw	r1, #53616	; 0xd170
   11884:	movt	r1, #2
   11888:	str	r0, [r1]
   1188c:	b	11908 <close@plt+0x888>
   11890:	movw	r0, #53612	; 0xd16c
   11894:	movt	r0, #2
   11898:	movw	r1, #1
   1189c:	strb	r1, [r0]
   118a0:	b	11908 <close@plt+0x888>
   118a4:	movw	r0, #0
   118a8:	bl	1117c <close@plt+0xfc>
   118ac:	movw	r0, #53588	; 0xd154
   118b0:	movt	r0, #2
   118b4:	ldr	r0, [r0]
   118b8:	movw	r1, #53488	; 0xd0f0
   118bc:	movt	r1, #2
   118c0:	ldr	r3, [r1]
   118c4:	movw	r1, #49281	; 0xc081
   118c8:	movt	r1, #1
   118cc:	movw	r2, #49352	; 0xc0c8
   118d0:	movt	r2, #1
   118d4:	movw	ip, #49366	; 0xc0d6
   118d8:	movt	ip, #1
   118dc:	str	ip, [sp]
   118e0:	movw	ip, #49386	; 0xc0ea
   118e4:	movt	ip, #1
   118e8:	str	ip, [sp, #4]
   118ec:	movw	ip, #0
   118f0:	str	ip, [sp, #8]
   118f4:	bl	1615c <close@plt+0x50dc>
   118f8:	movw	r0, #0
   118fc:	bl	10f90 <exit@plt>
   11900:	movw	r0, #1
   11904:	bl	1117c <close@plt+0xfc>
   11908:	b	1167c <close@plt+0x5fc>
   1190c:	movw	r0, #53616	; 0xd170
   11910:	movt	r0, #2
   11914:	ldr	r0, [r0]
   11918:	cmp	r0, #0
   1191c:	bne	11930 <close@plt+0x8b0>
   11920:	movw	r0, #53616	; 0xd170
   11924:	movt	r0, #2
   11928:	movw	r1, #1
   1192c:	str	r1, [r0]
   11930:	ldr	r0, [fp, #-8]
   11934:	movw	r1, #53568	; 0xd140
   11938:	movt	r1, #2
   1193c:	ldr	r1, [r1]
   11940:	sub	r0, r0, r1
   11944:	cmp	r0, #2
   11948:	bge	119d4 <close@plt+0x954>
   1194c:	ldr	r0, [fp, #-8]
   11950:	movw	r1, #53568	; 0xd140
   11954:	movt	r1, #2
   11958:	ldr	r1, [r1]
   1195c:	cmp	r0, r1
   11960:	bgt	11988 <close@plt+0x908>
   11964:	movw	r0, #49402	; 0xc0fa
   11968:	movt	r0, #1
   1196c:	bl	10f9c <gettext@plt>
   11970:	movw	r1, #0
   11974:	str	r0, [sp, #28]
   11978:	mov	r0, r1
   1197c:	ldr	r2, [sp, #28]
   11980:	bl	10f30 <error@plt>
   11984:	b	119cc <close@plt+0x94c>
   11988:	movw	r0, #49418	; 0xc10a
   1198c:	movt	r0, #1
   11990:	bl	10f9c <gettext@plt>
   11994:	ldr	r1, [fp, #-12]
   11998:	ldr	r2, [fp, #-8]
   1199c:	sub	r2, r2, #1
   119a0:	add	r1, r1, r2, lsl #2
   119a4:	ldr	r1, [r1]
   119a8:	str	r0, [sp, #24]
   119ac:	mov	r0, r1
   119b0:	bl	1575c <close@plt+0x46dc>
   119b4:	movw	r1, #0
   119b8:	str	r0, [sp, #20]
   119bc:	mov	r0, r1
   119c0:	ldr	r2, [sp, #24]
   119c4:	ldr	r3, [sp, #20]
   119c8:	bl	10f30 <error@plt>
   119cc:	movw	r0, #1
   119d0:	bl	1117c <close@plt+0xfc>
   119d4:	ldr	r0, [fp, #-8]
   119d8:	movw	r1, #53568	; 0xd140
   119dc:	movt	r1, #2
   119e0:	ldr	r1, [r1]
   119e4:	sub	r0, r0, r1
   119e8:	movw	r1, #2
   119ec:	cmp	r1, r0
   119f0:	bge	11a48 <close@plt+0x9c8>
   119f4:	movw	r0, #49443	; 0xc123
   119f8:	movt	r0, #1
   119fc:	bl	10f9c <gettext@plt>
   11a00:	ldr	r1, [fp, #-12]
   11a04:	movw	r2, #53568	; 0xd140
   11a08:	movt	r2, #2
   11a0c:	ldr	r2, [r2]
   11a10:	add	r2, r2, #2
   11a14:	add	r1, r1, r2, lsl #2
   11a18:	ldr	r1, [r1]
   11a1c:	str	r0, [sp, #16]
   11a20:	mov	r0, r1
   11a24:	bl	1575c <close@plt+0x46dc>
   11a28:	movw	r1, #0
   11a2c:	str	r0, [sp, #12]
   11a30:	mov	r0, r1
   11a34:	ldr	r2, [sp, #16]
   11a38:	ldr	r3, [sp, #12]
   11a3c:	bl	10f30 <error@plt>
   11a40:	movw	r0, #1
   11a44:	bl	1117c <close@plt+0xfc>
   11a48:	ldr	r0, [fp, #-12]
   11a4c:	movw	r1, #53568	; 0xd140
   11a50:	movt	r1, #2
   11a54:	ldr	r1, [r1]
   11a58:	add	r0, r0, r1, lsl #2
   11a5c:	bl	11a6c <close@plt+0x9ec>
   11a60:	ldr	r0, [fp, #-4]
   11a64:	mov	sp, fp
   11a68:	pop	{fp, pc}
   11a6c:	push	{r4, r5, r6, sl, fp, lr}
   11a70:	add	fp, sp, #16
   11a74:	sub	sp, sp, #416	; 0x1a0
   11a78:	str	r0, [fp, #-20]	; 0xffffffec
   11a7c:	add	r0, sp, #216	; 0xd8
   11a80:	movw	r1, #0
   11a84:	and	r1, r1, #255	; 0xff
   11a88:	movw	r2, #24
   11a8c:	bl	10fd8 <memset@plt>
   11a90:	movw	r0, #0
   11a94:	str	r0, [sp, #212]	; 0xd4
   11a98:	ldr	r0, [sp, #212]	; 0xd4
   11a9c:	cmp	r0, #2
   11aa0:	bge	11cfc <close@plt+0xc7c>
   11aa4:	movw	r0, #0
   11aa8:	str	r0, [sp, #208]	; 0xd0
   11aac:	ldr	r0, [sp, #208]	; 0xd0
   11ab0:	cmp	r0, #4
   11ab4:	bge	11b18 <close@plt+0xa98>
   11ab8:	ldr	r0, [sp, #212]	; 0xd4
   11abc:	add	r0, r0, r0, lsl #1
   11ac0:	sub	r1, fp, #116	; 0x74
   11ac4:	add	r0, r1, r0, lsl #4
   11ac8:	ldr	r2, [sp, #208]	; 0xd0
   11acc:	add	r2, r2, r2, lsl #1
   11ad0:	add	r0, r0, r2, lsl #2
   11ad4:	str	r1, [sp, #128]	; 0x80
   11ad8:	bl	12e34 <close@plt+0x1db4>
   11adc:	ldr	r0, [sp, #212]	; 0xd4
   11ae0:	add	r1, r0, r0, lsl #1
   11ae4:	ldr	r2, [sp, #128]	; 0x80
   11ae8:	add	r1, r2, r1, lsl #4
   11aec:	ldr	r3, [sp, #208]	; 0xd0
   11af0:	add	ip, r3, r3, lsl #1
   11af4:	add	r1, r1, ip, lsl #2
   11af8:	sub	ip, fp, #156	; 0x9c
   11afc:	add	r0, ip, r0, lsl #4
   11b00:	add	r0, r0, r3, lsl #2
   11b04:	str	r1, [r0]
   11b08:	ldr	r0, [sp, #208]	; 0xd0
   11b0c:	add	r0, r0, #1
   11b10:	str	r0, [sp, #208]	; 0xd0
   11b14:	b	11aac <close@plt+0xa2c>
   11b18:	ldr	r0, [sp, #212]	; 0xd4
   11b1c:	add	r0, r0, r0, lsl #1
   11b20:	sub	r1, fp, #180	; 0xb4
   11b24:	mov	r2, #0
   11b28:	str	r2, [r1, r0, lsl #2]
   11b2c:	ldr	r0, [sp, #212]	; 0xd4
   11b30:	add	r0, r0, r0, lsl #1
   11b34:	add	r0, r1, r0, lsl #2
   11b38:	str	r2, [r0, #4]
   11b3c:	ldr	r0, [sp, #212]	; 0xd4
   11b40:	add	r0, r0, r0, lsl #1
   11b44:	add	r0, r1, r0, lsl #2
   11b48:	str	r2, [r0, #8]
   11b4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   11b50:	ldr	r1, [sp, #212]	; 0xd4
   11b54:	add	r0, r0, r1, lsl #2
   11b58:	ldr	r0, [r0]
   11b5c:	movw	r1, #50208	; 0xc420
   11b60:	movt	r1, #1
   11b64:	bl	10e4c <strcmp@plt>
   11b68:	cmp	r0, #0
   11b6c:	bne	11b84 <close@plt+0xb04>
   11b70:	movw	r0, #53584	; 0xd150
   11b74:	movt	r0, #2
   11b78:	ldr	r0, [r0]
   11b7c:	str	r0, [sp, #124]	; 0x7c
   11b80:	b	11ba4 <close@plt+0xb24>
   11b84:	ldr	r0, [fp, #-20]	; 0xffffffec
   11b88:	ldr	r1, [sp, #212]	; 0xd4
   11b8c:	add	r0, r0, r1, lsl #2
   11b90:	ldr	r0, [r0]
   11b94:	movw	r1, #49914	; 0xc2fa
   11b98:	movt	r1, #1
   11b9c:	bl	12a34 <close@plt+0x19b4>
   11ba0:	str	r0, [sp, #124]	; 0x7c
   11ba4:	ldr	r0, [sp, #124]	; 0x7c
   11ba8:	ldr	r1, [sp, #212]	; 0xd4
   11bac:	sub	r2, fp, #188	; 0xbc
   11bb0:	str	r0, [r2, r1, lsl #2]
   11bb4:	ldr	r0, [sp, #212]	; 0xd4
   11bb8:	add	r0, r2, r0, lsl #2
   11bbc:	ldr	r0, [r0]
   11bc0:	movw	r1, #0
   11bc4:	cmp	r0, r1
   11bc8:	bne	11c18 <close@plt+0xb98>
   11bcc:	bl	10fc0 <__errno_location@plt>
   11bd0:	ldr	r1, [r0]
   11bd4:	ldr	r0, [fp, #-20]	; 0xffffffec
   11bd8:	ldr	r2, [sp, #212]	; 0xd4
   11bdc:	add	r0, r0, r2, lsl #2
   11be0:	ldr	r2, [r0]
   11be4:	movw	r0, #0
   11be8:	movw	r3, #3
   11bec:	str	r1, [sp, #120]	; 0x78
   11bf0:	mov	r1, r3
   11bf4:	bl	15518 <close@plt+0x4498>
   11bf8:	movw	r1, #1
   11bfc:	str	r0, [sp, #116]	; 0x74
   11c00:	mov	r0, r1
   11c04:	ldr	r1, [sp, #120]	; 0x78
   11c08:	movw	r2, #50131	; 0xc3d3
   11c0c:	movt	r2, #1
   11c10:	ldr	r3, [sp, #116]	; 0x74
   11c14:	bl	10f30 <error@plt>
   11c18:	ldr	r0, [sp, #212]	; 0xd4
   11c1c:	sub	r1, fp, #188	; 0xbc
   11c20:	ldr	r0, [r1, r0, lsl #2]
   11c24:	mov	r2, #2
   11c28:	str	r1, [sp, #112]	; 0x70
   11c2c:	mov	r1, r2
   11c30:	bl	12844 <close@plt+0x17c4>
   11c34:	ldr	r0, [sp, #212]	; 0xd4
   11c38:	sub	r1, fp, #156	; 0x9c
   11c3c:	add	r1, r1, r0, lsl #4
   11c40:	add	r2, r0, r0, lsl #1
   11c44:	sub	r3, fp, #180	; 0xb4
   11c48:	ldr	r2, [r3, r2, lsl #2]
   11c4c:	ldr	r1, [r1, r2, lsl #2]
   11c50:	ldr	r2, [sp, #112]	; 0x70
   11c54:	ldr	r0, [r2, r0, lsl #2]
   11c58:	movw	r3, #53480	; 0xd0e8
   11c5c:	movt	r3, #2
   11c60:	ldrb	r2, [r3]
   11c64:	str	r0, [sp, #108]	; 0x6c
   11c68:	mov	r0, r1
   11c6c:	ldr	r1, [sp, #108]	; 0x6c
   11c70:	bl	12e90 <close@plt+0x1e10>
   11c74:	ldr	r1, [sp, #212]	; 0xd4
   11c78:	sub	r2, fp, #124	; 0x7c
   11c7c:	str	r0, [r2, r1, lsl #2]
   11c80:	ldr	r0, [sp, #212]	; 0xd4
   11c84:	ldr	r1, [sp, #112]	; 0x70
   11c88:	add	r0, r1, r0, lsl #2
   11c8c:	ldr	r0, [r0]
   11c90:	bl	10f18 <ferror_unlocked@plt>
   11c94:	cmp	r0, #0
   11c98:	beq	11ce8 <close@plt+0xc68>
   11c9c:	bl	10fc0 <__errno_location@plt>
   11ca0:	ldr	r1, [r0]
   11ca4:	ldr	r0, [fp, #-20]	; 0xffffffec
   11ca8:	ldr	r2, [sp, #212]	; 0xd4
   11cac:	add	r0, r0, r2, lsl #2
   11cb0:	ldr	r2, [r0]
   11cb4:	movw	r0, #0
   11cb8:	movw	r3, #3
   11cbc:	str	r1, [sp, #104]	; 0x68
   11cc0:	mov	r1, r3
   11cc4:	bl	15518 <close@plt+0x4498>
   11cc8:	movw	r1, #1
   11ccc:	str	r0, [sp, #100]	; 0x64
   11cd0:	mov	r0, r1
   11cd4:	ldr	r1, [sp, #104]	; 0x68
   11cd8:	movw	r2, #50131	; 0xc3d3
   11cdc:	movt	r2, #1
   11ce0:	ldr	r3, [sp, #100]	; 0x64
   11ce4:	bl	10f30 <error@plt>
   11ce8:	b	11cec <close@plt+0xc6c>
   11cec:	ldr	r0, [sp, #212]	; 0xd4
   11cf0:	add	r0, r0, #1
   11cf4:	str	r0, [sp, #212]	; 0xd4
   11cf8:	b	11a98 <close@plt+0xa18>
   11cfc:	b	11d00 <close@plt+0xc80>
   11d00:	ldr	r0, [fp, #-124]	; 0xffffff84
   11d04:	movw	r1, #0
   11d08:	cmp	r0, r1
   11d0c:	movw	r0, #1
   11d10:	str	r0, [sp, #96]	; 0x60
   11d14:	bne	11d30 <close@plt+0xcb0>
   11d18:	ldr	r0, [fp, #-120]	; 0xffffff88
   11d1c:	movw	r1, #0
   11d20:	cmp	r0, r1
   11d24:	movw	r0, #0
   11d28:	movne	r0, #1
   11d2c:	str	r0, [sp, #96]	; 0x60
   11d30:	ldr	r0, [sp, #96]	; 0x60
   11d34:	tst	r0, #1
   11d38:	beq	121a0 <close@plt+0x1120>
   11d3c:	add	r0, sp, #202	; 0xca
   11d40:	movw	r1, #0
   11d44:	and	r1, r1, #255	; 0xff
   11d48:	movw	r2, #2
   11d4c:	bl	10fd8 <memset@plt>
   11d50:	ldr	r0, [fp, #-124]	; 0xffffff84
   11d54:	movw	r1, #0
   11d58:	cmp	r0, r1
   11d5c:	bne	11d6c <close@plt+0xcec>
   11d60:	movw	r0, #1
   11d64:	str	r0, [sp, #204]	; 0xcc
   11d68:	b	11e94 <close@plt+0xe14>
   11d6c:	ldr	r0, [fp, #-120]	; 0xffffff88
   11d70:	movw	r1, #0
   11d74:	cmp	r0, r1
   11d78:	bne	11d88 <close@plt+0xd08>
   11d7c:	mvn	r0, #0
   11d80:	str	r0, [sp, #204]	; 0xcc
   11d84:	b	11e90 <close@plt+0xe10>
   11d88:	movw	r0, #53600	; 0xd160
   11d8c:	movt	r0, #2
   11d90:	ldrb	r0, [r0]
   11d94:	tst	r0, #1
   11d98:	beq	11dd0 <close@plt+0xd50>
   11d9c:	ldr	r0, [fp, #-124]	; 0xffffff84
   11da0:	ldr	r0, [r0, #8]
   11da4:	ldr	r1, [fp, #-124]	; 0xffffff84
   11da8:	ldr	r1, [r1, #4]
   11dac:	sub	r1, r1, #1
   11db0:	ldr	r2, [fp, #-120]	; 0xffffff88
   11db4:	ldr	r2, [r2, #8]
   11db8:	ldr	r3, [fp, #-120]	; 0xffffff88
   11dbc:	ldr	r3, [r3, #4]
   11dc0:	sub	r3, r3, #1
   11dc4:	bl	1906c <close@plt+0x7fec>
   11dc8:	str	r0, [sp, #204]	; 0xcc
   11dcc:	b	11e8c <close@plt+0xe0c>
   11dd0:	ldr	r0, [fp, #-124]	; 0xffffff84
   11dd4:	ldr	r0, [r0, #4]
   11dd8:	ldr	r1, [fp, #-120]	; 0xffffff88
   11ddc:	ldr	r1, [r1, #4]
   11de0:	cmp	r0, r1
   11de4:	bge	11df8 <close@plt+0xd78>
   11de8:	ldr	r0, [fp, #-124]	; 0xffffff84
   11dec:	ldr	r0, [r0, #4]
   11df0:	str	r0, [sp, #92]	; 0x5c
   11df4:	b	11e04 <close@plt+0xd84>
   11df8:	ldr	r0, [fp, #-120]	; 0xffffff88
   11dfc:	ldr	r0, [r0, #4]
   11e00:	str	r0, [sp, #92]	; 0x5c
   11e04:	ldr	r0, [sp, #92]	; 0x5c
   11e08:	sub	r0, r0, #1
   11e0c:	str	r0, [sp, #196]	; 0xc4
   11e10:	ldr	r0, [fp, #-124]	; 0xffffff84
   11e14:	ldr	r0, [r0, #8]
   11e18:	ldr	r1, [fp, #-120]	; 0xffffff88
   11e1c:	ldr	r1, [r1, #8]
   11e20:	ldr	r2, [sp, #196]	; 0xc4
   11e24:	bl	10eb8 <memcmp@plt>
   11e28:	str	r0, [sp, #204]	; 0xcc
   11e2c:	ldr	r0, [sp, #204]	; 0xcc
   11e30:	cmp	r0, #0
   11e34:	bne	11e88 <close@plt+0xe08>
   11e38:	ldr	r0, [fp, #-124]	; 0xffffff84
   11e3c:	ldr	r0, [r0, #4]
   11e40:	ldr	r1, [fp, #-120]	; 0xffffff88
   11e44:	ldr	r1, [r1, #4]
   11e48:	cmp	r0, r1
   11e4c:	bge	11e5c <close@plt+0xddc>
   11e50:	mvn	r0, #0
   11e54:	str	r0, [sp, #88]	; 0x58
   11e58:	b	11e80 <close@plt+0xe00>
   11e5c:	ldr	r0, [fp, #-124]	; 0xffffff84
   11e60:	ldr	r0, [r0, #4]
   11e64:	ldr	r1, [fp, #-120]	; 0xffffff88
   11e68:	ldr	r1, [r1, #4]
   11e6c:	cmp	r0, r1
   11e70:	movw	r0, #0
   11e74:	movne	r0, #1
   11e78:	and	r0, r0, #1
   11e7c:	str	r0, [sp, #88]	; 0x58
   11e80:	ldr	r0, [sp, #88]	; 0x58
   11e84:	str	r0, [sp, #204]	; 0xcc
   11e88:	b	11e8c <close@plt+0xe0c>
   11e8c:	b	11e90 <close@plt+0xe10>
   11e90:	b	11e94 <close@plt+0xe14>
   11e94:	ldr	r0, [sp, #204]	; 0xcc
   11e98:	cmp	r0, #0
   11e9c:	bne	11ed4 <close@plt+0xe54>
   11ea0:	ldr	r0, [sp, #232]	; 0xe8
   11ea4:	ldr	r1, [sp, #236]	; 0xec
   11ea8:	adds	r0, r0, #1
   11eac:	adc	r1, r1, #0
   11eb0:	str	r0, [sp, #232]	; 0xe8
   11eb4:	str	r1, [sp, #236]	; 0xec
   11eb8:	ldr	r0, [fp, #-120]	; 0xffffff88
   11ebc:	movw	r1, #53588	; 0xd154
   11ec0:	movt	r1, #2
   11ec4:	ldr	r1, [r1]
   11ec8:	movw	r2, #3
   11ecc:	bl	12390 <close@plt+0x1310>
   11ed0:	b	11f58 <close@plt+0xed8>
   11ed4:	movw	r0, #53604	; 0xd164
   11ed8:	movt	r0, #2
   11edc:	movw	r1, #1
   11ee0:	strb	r1, [r0]
   11ee4:	ldr	r0, [sp, #204]	; 0xcc
   11ee8:	cmp	r0, #0
   11eec:	bgt	11f24 <close@plt+0xea4>
   11ef0:	ldr	r0, [sp, #216]	; 0xd8
   11ef4:	ldr	r1, [sp, #220]	; 0xdc
   11ef8:	adds	r0, r0, #1
   11efc:	adc	r1, r1, #0
   11f00:	str	r0, [sp, #216]	; 0xd8
   11f04:	str	r1, [sp, #220]	; 0xdc
   11f08:	ldr	r0, [fp, #-124]	; 0xffffff84
   11f0c:	movw	r1, #53588	; 0xd154
   11f10:	movt	r1, #2
   11f14:	ldr	r1, [r1]
   11f18:	movw	r2, #1
   11f1c:	bl	12390 <close@plt+0x1310>
   11f20:	b	11f54 <close@plt+0xed4>
   11f24:	ldr	r0, [sp, #224]	; 0xe0
   11f28:	ldr	r1, [sp, #228]	; 0xe4
   11f2c:	adds	r0, r0, #1
   11f30:	adc	r1, r1, #0
   11f34:	str	r0, [sp, #224]	; 0xe0
   11f38:	str	r1, [sp, #228]	; 0xe4
   11f3c:	ldr	r0, [fp, #-120]	; 0xffffff88
   11f40:	movw	r1, #53588	; 0xd154
   11f44:	movt	r1, #2
   11f48:	ldr	r1, [r1]
   11f4c:	movw	r2, #2
   11f50:	bl	12390 <close@plt+0x1310>
   11f54:	b	11f58 <close@plt+0xed8>
   11f58:	ldr	r0, [sp, #204]	; 0xcc
   11f5c:	movw	r1, #0
   11f60:	cmp	r1, r0
   11f64:	bgt	11f70 <close@plt+0xef0>
   11f68:	movw	r0, #1
   11f6c:	strb	r0, [sp, #203]	; 0xcb
   11f70:	ldr	r0, [sp, #204]	; 0xcc
   11f74:	cmp	r0, #0
   11f78:	bgt	11f84 <close@plt+0xf04>
   11f7c:	movw	r0, #1
   11f80:	strb	r0, [sp, #202]	; 0xca
   11f84:	movw	r0, #0
   11f88:	str	r0, [sp, #212]	; 0xd4
   11f8c:	ldr	r0, [sp, #212]	; 0xd4
   11f90:	cmp	r0, #2
   11f94:	bge	1219c <close@plt+0x111c>
   11f98:	ldr	r0, [sp, #212]	; 0xd4
   11f9c:	add	r1, sp, #202	; 0xca
   11fa0:	add	r0, r1, r0
   11fa4:	ldrb	r0, [r0]
   11fa8:	tst	r0, #1
   11fac:	beq	12188 <close@plt+0x1108>
   11fb0:	ldr	r0, [sp, #212]	; 0xd4
   11fb4:	add	r0, r0, r0, lsl #1
   11fb8:	sub	r1, fp, #180	; 0xb4
   11fbc:	add	r0, r1, r0, lsl #2
   11fc0:	ldr	r2, [r0, #4]
   11fc4:	str	r2, [r0, #8]
   11fc8:	ldr	r0, [sp, #212]	; 0xd4
   11fcc:	add	r0, r0, r0, lsl #1
   11fd0:	add	r2, r1, r0, lsl #2
   11fd4:	ldr	r0, [r1, r0, lsl #2]
   11fd8:	str	r0, [r2, #4]
   11fdc:	ldr	r0, [sp, #212]	; 0xd4
   11fe0:	add	r0, r0, r0, lsl #1
   11fe4:	ldr	r2, [r1, r0, lsl #2]
   11fe8:	add	r2, r2, #1
   11fec:	and	r2, r2, #3
   11ff0:	str	r2, [r1, r0, lsl #2]
   11ff4:	ldr	r0, [sp, #212]	; 0xd4
   11ff8:	sub	r2, fp, #156	; 0x9c
   11ffc:	add	r2, r2, r0, lsl #4
   12000:	add	r3, r0, r0, lsl #1
   12004:	ldr	r1, [r1, r3, lsl #2]
   12008:	ldr	r1, [r2, r1, lsl #2]
   1200c:	sub	r2, fp, #188	; 0xbc
   12010:	ldr	r0, [r2, r0, lsl #2]
   12014:	movw	r2, #53480	; 0xd0e8
   12018:	movt	r2, #2
   1201c:	ldrb	r2, [r2]
   12020:	str	r0, [sp, #84]	; 0x54
   12024:	mov	r0, r1
   12028:	ldr	r1, [sp, #84]	; 0x54
   1202c:	bl	12e90 <close@plt+0x1e10>
   12030:	ldr	r1, [sp, #212]	; 0xd4
   12034:	sub	r2, fp, #124	; 0x7c
   12038:	str	r0, [r2, r1, lsl #2]
   1203c:	ldr	r0, [sp, #212]	; 0xd4
   12040:	add	r0, r2, r0, lsl #2
   12044:	ldr	r0, [r0]
   12048:	movw	r1, #0
   1204c:	cmp	r0, r1
   12050:	beq	1209c <close@plt+0x101c>
   12054:	ldr	r0, [sp, #212]	; 0xd4
   12058:	sub	r1, fp, #156	; 0x9c
   1205c:	add	r1, r1, r0, lsl #4
   12060:	add	r2, r0, r0, lsl #1
   12064:	sub	r3, fp, #180	; 0xb4
   12068:	add	r2, r3, r2, lsl #2
   1206c:	ldr	r2, [r2, #4]
   12070:	ldr	r1, [r1, r2, lsl #2]
   12074:	sub	r2, fp, #124	; 0x7c
   12078:	add	r0, r2, r0, lsl #2
   1207c:	ldr	r0, [r0]
   12080:	ldr	r2, [sp, #212]	; 0xd4
   12084:	add	r2, r2, #1
   12088:	str	r0, [sp, #80]	; 0x50
   1208c:	mov	r0, r1
   12090:	ldr	r1, [sp, #80]	; 0x50
   12094:	bl	124fc <close@plt+0x147c>
   12098:	b	1210c <close@plt+0x108c>
   1209c:	ldr	r0, [sp, #212]	; 0xd4
   120a0:	sub	r1, fp, #156	; 0x9c
   120a4:	add	r1, r1, r0, lsl #4
   120a8:	add	r0, r0, r0, lsl #1
   120ac:	sub	r2, fp, #180	; 0xb4
   120b0:	add	r0, r2, r0, lsl #2
   120b4:	ldr	r0, [r0, #8]
   120b8:	add	r0, r1, r0, lsl #2
   120bc:	ldr	r0, [r0]
   120c0:	ldr	r0, [r0, #8]
   120c4:	movw	r1, #0
   120c8:	cmp	r0, r1
   120cc:	beq	12108 <close@plt+0x1088>
   120d0:	ldr	r0, [sp, #212]	; 0xd4
   120d4:	sub	r1, fp, #156	; 0x9c
   120d8:	add	r1, r1, r0, lsl #4
   120dc:	add	r0, r0, r0, lsl #1
   120e0:	sub	r2, fp, #180	; 0xb4
   120e4:	add	r0, r2, r0, lsl #2
   120e8:	ldr	r2, [r0, #4]
   120ec:	ldr	r0, [r0, #8]
   120f0:	ldr	r0, [r1, r0, lsl #2]
   120f4:	add	r1, r1, r2, lsl #2
   120f8:	ldr	r1, [r1]
   120fc:	ldr	r2, [sp, #212]	; 0xd4
   12100:	add	r2, r2, #1
   12104:	bl	124fc <close@plt+0x147c>
   12108:	b	1210c <close@plt+0x108c>
   1210c:	ldr	r0, [sp, #212]	; 0xd4
   12110:	sub	r1, fp, #188	; 0xbc
   12114:	add	r0, r1, r0, lsl #2
   12118:	ldr	r0, [r0]
   1211c:	bl	10f18 <ferror_unlocked@plt>
   12120:	cmp	r0, #0
   12124:	beq	12174 <close@plt+0x10f4>
   12128:	bl	10fc0 <__errno_location@plt>
   1212c:	ldr	r1, [r0]
   12130:	ldr	r0, [fp, #-20]	; 0xffffffec
   12134:	ldr	r2, [sp, #212]	; 0xd4
   12138:	add	r0, r0, r2, lsl #2
   1213c:	ldr	r2, [r0]
   12140:	movw	r0, #0
   12144:	movw	r3, #3
   12148:	str	r1, [sp, #76]	; 0x4c
   1214c:	mov	r1, r3
   12150:	bl	15518 <close@plt+0x4498>
   12154:	movw	r1, #1
   12158:	str	r0, [sp, #72]	; 0x48
   1215c:	mov	r0, r1
   12160:	ldr	r1, [sp, #76]	; 0x4c
   12164:	movw	r2, #50131	; 0xc3d3
   12168:	movt	r2, #1
   1216c:	ldr	r3, [sp, #72]	; 0x48
   12170:	bl	10f30 <error@plt>
   12174:	ldr	r0, [sp, #212]	; 0xd4
   12178:	add	r1, sp, #202	; 0xca
   1217c:	add	r0, r1, r0
   12180:	movw	r1, #0
   12184:	strb	r1, [r0]
   12188:	b	1218c <close@plt+0x110c>
   1218c:	ldr	r0, [sp, #212]	; 0xd4
   12190:	add	r0, r0, #1
   12194:	str	r0, [sp, #212]	; 0xd4
   12198:	b	11f8c <close@plt+0xf0c>
   1219c:	b	11d00 <close@plt+0xc80>
   121a0:	movw	r0, #0
   121a4:	str	r0, [sp, #212]	; 0xd4
   121a8:	ldr	r0, [sp, #212]	; 0xd4
   121ac:	cmp	r0, #2
   121b0:	bge	12230 <close@plt+0x11b0>
   121b4:	ldr	r0, [sp, #212]	; 0xd4
   121b8:	sub	r1, fp, #188	; 0xbc
   121bc:	add	r0, r1, r0, lsl #2
   121c0:	ldr	r0, [r0]
   121c4:	bl	1289c <close@plt+0x181c>
   121c8:	cmp	r0, #0
   121cc:	beq	1221c <close@plt+0x119c>
   121d0:	bl	10fc0 <__errno_location@plt>
   121d4:	ldr	r1, [r0]
   121d8:	ldr	r0, [fp, #-20]	; 0xffffffec
   121dc:	ldr	r2, [sp, #212]	; 0xd4
   121e0:	add	r0, r0, r2, lsl #2
   121e4:	ldr	r2, [r0]
   121e8:	movw	r0, #0
   121ec:	movw	r3, #3
   121f0:	str	r1, [sp, #68]	; 0x44
   121f4:	mov	r1, r3
   121f8:	bl	15518 <close@plt+0x4498>
   121fc:	movw	r1, #1
   12200:	str	r0, [sp, #64]	; 0x40
   12204:	mov	r0, r1
   12208:	ldr	r1, [sp, #68]	; 0x44
   1220c:	movw	r2, #50131	; 0xc3d3
   12210:	movt	r2, #1
   12214:	ldr	r3, [sp, #64]	; 0x40
   12218:	bl	10f30 <error@plt>
   1221c:	b	12220 <close@plt+0x11a0>
   12220:	ldr	r0, [sp, #212]	; 0xd4
   12224:	add	r0, r0, #1
   12228:	str	r0, [sp, #212]	; 0xd4
   1222c:	b	121a8 <close@plt+0x1128>
   12230:	movw	r0, #53612	; 0xd16c
   12234:	movt	r0, #2
   12238:	ldrb	r0, [r0]
   1223c:	tst	r0, #1
   12240:	beq	1233c <close@plt+0x12bc>
   12244:	add	r2, sp, #133	; 0x85
   12248:	ldr	r0, [sp, #216]	; 0xd8
   1224c:	ldr	r1, [sp, #220]	; 0xdc
   12250:	add	r3, sp, #175	; 0xaf
   12254:	str	r2, [sp, #60]	; 0x3c
   12258:	mov	r2, r3
   1225c:	bl	12d04 <close@plt+0x1c84>
   12260:	movw	r1, #53484	; 0xd0ec
   12264:	movt	r1, #2
   12268:	ldr	r2, [r1]
   1226c:	ldr	r3, [sp, #224]	; 0xe0
   12270:	ldr	ip, [sp, #228]	; 0xe4
   12274:	add	lr, sp, #154	; 0x9a
   12278:	str	r0, [sp, #56]	; 0x38
   1227c:	mov	r0, r3
   12280:	str	r1, [sp, #52]	; 0x34
   12284:	mov	r1, ip
   12288:	str	r2, [sp, #48]	; 0x30
   1228c:	mov	r2, lr
   12290:	bl	12d04 <close@plt+0x1c84>
   12294:	ldr	r1, [sp, #52]	; 0x34
   12298:	ldr	r2, [r1]
   1229c:	ldr	r3, [sp, #232]	; 0xe8
   122a0:	ldr	r1, [sp, #236]	; 0xec
   122a4:	str	r0, [sp, #44]	; 0x2c
   122a8:	mov	r0, r3
   122ac:	ldr	r3, [sp, #60]	; 0x3c
   122b0:	str	r2, [sp, #40]	; 0x28
   122b4:	mov	r2, r3
   122b8:	bl	12d04 <close@plt+0x1c84>
   122bc:	movw	r1, #53484	; 0xd0ec
   122c0:	movt	r1, #2
   122c4:	ldr	r1, [r1]
   122c8:	movw	r2, #49802	; 0xc28a
   122cc:	movt	r2, #1
   122d0:	str	r0, [sp, #36]	; 0x24
   122d4:	mov	r0, r2
   122d8:	str	r1, [sp, #32]
   122dc:	bl	10f9c <gettext@plt>
   122e0:	movw	r1, #53480	; 0xd0e8
   122e4:	movt	r1, #2
   122e8:	ldrb	r1, [r1]
   122ec:	movw	r2, #49839	; 0xc2af
   122f0:	movt	r2, #1
   122f4:	str	r0, [sp, #28]
   122f8:	mov	r0, r2
   122fc:	ldr	r2, [sp, #56]	; 0x38
   12300:	str	r1, [sp, #24]
   12304:	mov	r1, r2
   12308:	ldr	r2, [sp, #48]	; 0x30
   1230c:	ldr	r3, [sp, #44]	; 0x2c
   12310:	ldr	ip, [sp, #40]	; 0x28
   12314:	str	ip, [sp]
   12318:	ldr	lr, [sp, #36]	; 0x24
   1231c:	str	lr, [sp, #4]
   12320:	ldr	r4, [sp, #32]
   12324:	str	r4, [sp, #8]
   12328:	ldr	r5, [sp, #28]
   1232c:	str	r5, [sp, #12]
   12330:	ldr	r6, [sp, #24]
   12334:	str	r6, [sp, #16]
   12338:	bl	10e64 <printf@plt>
   1233c:	movw	r0, #53605	; 0xd165
   12340:	movt	r0, #2
   12344:	ldrb	r0, [r0]
   12348:	tst	r0, #1
   1234c:	bne	12364 <close@plt+0x12e4>
   12350:	movw	r0, #53605	; 0xd165
   12354:	movt	r0, #2
   12358:	ldrb	r0, [r0, #1]
   1235c:	tst	r0, #1
   12360:	beq	12388 <close@plt+0x1308>
   12364:	movw	r0, #49856	; 0xc2c0
   12368:	movt	r0, #1
   1236c:	bl	10f9c <gettext@plt>
   12370:	movw	r1, #1
   12374:	str	r0, [sp, #20]
   12378:	mov	r0, r1
   1237c:	movw	r1, #0
   12380:	ldr	r2, [sp, #20]
   12384:	bl	10f30 <error@plt>
   12388:	movw	r0, #0
   1238c:	bl	10f90 <exit@plt>
   12390:	push	{fp, lr}
   12394:	mov	fp, sp
   12398:	sub	sp, sp, #16
   1239c:	str	r0, [fp, #-4]
   123a0:	str	r1, [sp, #8]
   123a4:	str	r2, [sp, #4]
   123a8:	ldr	r0, [sp, #4]
   123ac:	cmp	r0, #1
   123b0:	str	r0, [sp]
   123b4:	beq	123dc <close@plt+0x135c>
   123b8:	b	123bc <close@plt+0x133c>
   123bc:	ldr	r0, [sp]
   123c0:	cmp	r0, #2
   123c4:	beq	123f8 <close@plt+0x1378>
   123c8:	b	123cc <close@plt+0x134c>
   123cc:	ldr	r0, [sp]
   123d0:	cmp	r0, #3
   123d4:	beq	1244c <close@plt+0x13cc>
   123d8:	b	124d8 <close@plt+0x1458>
   123dc:	movw	r0, #53601	; 0xd161
   123e0:	movt	r0, #2
   123e4:	ldrb	r0, [r0]
   123e8:	tst	r0, #1
   123ec:	bne	123f4 <close@plt+0x1374>
   123f0:	b	124f4 <close@plt+0x1474>
   123f4:	b	124d8 <close@plt+0x1458>
   123f8:	movw	r0, #53602	; 0xd162
   123fc:	movt	r0, #2
   12400:	ldrb	r0, [r0]
   12404:	tst	r0, #1
   12408:	bne	12410 <close@plt+0x1390>
   1240c:	b	124f4 <close@plt+0x1474>
   12410:	movw	r0, #53601	; 0xd161
   12414:	movt	r0, #2
   12418:	ldrb	r0, [r0]
   1241c:	tst	r0, #1
   12420:	beq	12448 <close@plt+0x13c8>
   12424:	movw	r0, #53484	; 0xd0ec
   12428:	movt	r0, #2
   1242c:	ldr	r0, [r0]
   12430:	movw	r1, #53616	; 0xd170
   12434:	movt	r1, #2
   12438:	ldr	r2, [r1]
   1243c:	ldr	r3, [sp, #8]
   12440:	movw	r1, #1
   12444:	bl	10eac <fwrite_unlocked@plt>
   12448:	b	124d8 <close@plt+0x1458>
   1244c:	movw	r0, #53603	; 0xd163
   12450:	movt	r0, #2
   12454:	ldrb	r0, [r0]
   12458:	tst	r0, #1
   1245c:	bne	12464 <close@plt+0x13e4>
   12460:	b	124f4 <close@plt+0x1474>
   12464:	movw	r0, #53601	; 0xd161
   12468:	movt	r0, #2
   1246c:	ldrb	r0, [r0]
   12470:	tst	r0, #1
   12474:	beq	1249c <close@plt+0x141c>
   12478:	movw	r0, #53484	; 0xd0ec
   1247c:	movt	r0, #2
   12480:	ldr	r0, [r0]
   12484:	movw	r1, #53616	; 0xd170
   12488:	movt	r1, #2
   1248c:	ldr	r2, [r1]
   12490:	ldr	r3, [sp, #8]
   12494:	movw	r1, #1
   12498:	bl	10eac <fwrite_unlocked@plt>
   1249c:	movw	r0, #53602	; 0xd162
   124a0:	movt	r0, #2
   124a4:	ldrb	r0, [r0]
   124a8:	tst	r0, #1
   124ac:	beq	124d4 <close@plt+0x1454>
   124b0:	movw	r0, #53484	; 0xd0ec
   124b4:	movt	r0, #2
   124b8:	ldr	r0, [r0]
   124bc:	movw	r1, #53616	; 0xd170
   124c0:	movt	r1, #2
   124c4:	ldr	r2, [r1]
   124c8:	ldr	r3, [sp, #8]
   124cc:	movw	r1, #1
   124d0:	bl	10eac <fwrite_unlocked@plt>
   124d4:	b	124d8 <close@plt+0x1458>
   124d8:	ldr	r0, [fp, #-4]
   124dc:	ldr	r0, [r0, #8]
   124e0:	ldr	r1, [fp, #-4]
   124e4:	ldr	r2, [r1, #4]
   124e8:	ldr	r3, [sp, #8]
   124ec:	movw	r1, #1
   124f0:	bl	10eac <fwrite_unlocked@plt>
   124f4:	mov	sp, fp
   124f8:	pop	{fp, pc}
   124fc:	push	{fp, lr}
   12500:	mov	fp, sp
   12504:	sub	sp, sp, #24
   12508:	str	r0, [fp, #-4]
   1250c:	str	r1, [fp, #-8]
   12510:	str	r2, [sp, #12]
   12514:	movw	r0, #53608	; 0xd168
   12518:	movt	r0, #2
   1251c:	ldr	r0, [r0]
   12520:	cmp	r0, #2
   12524:	beq	12670 <close@plt+0x15f0>
   12528:	movw	r0, #53608	; 0xd168
   1252c:	movt	r0, #2
   12530:	ldr	r0, [r0]
   12534:	cmp	r0, #1
   12538:	beq	12550 <close@plt+0x14d0>
   1253c:	movw	r0, #53604	; 0xd164
   12540:	movt	r0, #2
   12544:	ldrb	r0, [r0]
   12548:	tst	r0, #1
   1254c:	beq	12670 <close@plt+0x15f0>
   12550:	ldr	r0, [sp, #12]
   12554:	sub	r0, r0, #1
   12558:	movw	r1, #53605	; 0xd165
   1255c:	movt	r1, #2
   12560:	add	r0, r1, r0
   12564:	ldrb	r0, [r0]
   12568:	tst	r0, #1
   1256c:	bne	1266c <close@plt+0x15ec>
   12570:	movw	r0, #53600	; 0xd160
   12574:	movt	r0, #2
   12578:	ldrb	r0, [r0]
   1257c:	tst	r0, #1
   12580:	beq	125b8 <close@plt+0x1538>
   12584:	ldr	r0, [fp, #-4]
   12588:	ldr	r0, [r0, #8]
   1258c:	ldr	r1, [fp, #-4]
   12590:	ldr	r1, [r1, #4]
   12594:	sub	r1, r1, #1
   12598:	ldr	r2, [fp, #-8]
   1259c:	ldr	r2, [r2, #8]
   125a0:	ldr	r3, [fp, #-8]
   125a4:	ldr	r3, [r3, #4]
   125a8:	sub	r3, r3, #1
   125ac:	bl	1906c <close@plt+0x7fec>
   125b0:	str	r0, [sp, #8]
   125b4:	b	125e8 <close@plt+0x1568>
   125b8:	ldr	r0, [fp, #-4]
   125bc:	ldr	r0, [r0, #8]
   125c0:	ldr	r1, [fp, #-4]
   125c4:	ldr	r1, [r1, #4]
   125c8:	sub	r1, r1, #1
   125cc:	ldr	r2, [fp, #-8]
   125d0:	ldr	r2, [r2, #8]
   125d4:	ldr	r3, [fp, #-8]
   125d8:	ldr	r3, [r3, #4]
   125dc:	sub	r3, r3, #1
   125e0:	bl	13040 <close@plt+0x1fc0>
   125e4:	str	r0, [sp, #8]
   125e8:	ldr	r0, [sp, #8]
   125ec:	movw	r1, #0
   125f0:	cmp	r1, r0
   125f4:	bge	12668 <close@plt+0x15e8>
   125f8:	movw	r0, #53608	; 0xd168
   125fc:	movt	r0, #2
   12600:	ldr	r0, [r0]
   12604:	cmp	r0, #1
   12608:	movw	r0, #0
   1260c:	moveq	r0, #1
   12610:	tst	r0, #1
   12614:	movw	r0, #1
   12618:	moveq	r0, #0
   1261c:	movw	r1, #49885	; 0xc2dd
   12620:	movt	r1, #1
   12624:	str	r0, [sp, #4]
   12628:	mov	r0, r1
   1262c:	bl	10f9c <gettext@plt>
   12630:	ldr	r3, [sp, #12]
   12634:	ldr	r1, [sp, #4]
   12638:	str	r0, [sp]
   1263c:	mov	r0, r1
   12640:	movw	r1, #0
   12644:	ldr	r2, [sp]
   12648:	bl	10f30 <error@plt>
   1264c:	ldr	r0, [sp, #12]
   12650:	sub	r0, r0, #1
   12654:	movw	r1, #53605	; 0xd165
   12658:	movt	r1, #2
   1265c:	add	r0, r1, r0
   12660:	movw	r1, #1
   12664:	strb	r1, [r0]
   12668:	b	1266c <close@plt+0x15ec>
   1266c:	b	12670 <close@plt+0x15f0>
   12670:	mov	sp, fp
   12674:	pop	{fp, pc}
   12678:	sub	sp, sp, #4
   1267c:	str	r0, [sp]
   12680:	ldr	r0, [sp]
   12684:	movw	r1, #53620	; 0xd174
   12688:	movt	r1, #2
   1268c:	str	r0, [r1]
   12690:	add	sp, sp, #4
   12694:	bx	lr
   12698:	sub	sp, sp, #4
   1269c:	and	r0, r0, #1
   126a0:	strb	r0, [sp, #3]
   126a4:	ldrb	r0, [sp, #3]
   126a8:	and	r0, r0, #1
   126ac:	movw	r1, #53624	; 0xd178
   126b0:	movt	r1, #2
   126b4:	strb	r0, [r1]
   126b8:	add	sp, sp, #4
   126bc:	bx	lr
   126c0:	push	{fp, lr}
   126c4:	mov	fp, sp
   126c8:	sub	sp, sp, #24
   126cc:	movw	r0, #53588	; 0xd154
   126d0:	movt	r0, #2
   126d4:	ldr	r0, [r0]
   126d8:	bl	194b8 <close@plt+0x8438>
   126dc:	cmp	r0, #0
   126e0:	beq	127b0 <close@plt+0x1730>
   126e4:	movw	r0, #53624	; 0xd178
   126e8:	movt	r0, #2
   126ec:	ldrb	r0, [r0]
   126f0:	tst	r0, #1
   126f4:	beq	12708 <close@plt+0x1688>
   126f8:	bl	10fc0 <__errno_location@plt>
   126fc:	ldr	r0, [r0]
   12700:	cmp	r0, #32
   12704:	beq	127b0 <close@plt+0x1730>
   12708:	movw	r0, #50115	; 0xc3c3
   1270c:	movt	r0, #1
   12710:	bl	10f9c <gettext@plt>
   12714:	str	r0, [fp, #-4]
   12718:	movw	r0, #53620	; 0xd174
   1271c:	movt	r0, #2
   12720:	ldr	r0, [r0]
   12724:	movw	r1, #0
   12728:	cmp	r0, r1
   1272c:	beq	12784 <close@plt+0x1704>
   12730:	bl	10fc0 <__errno_location@plt>
   12734:	ldr	r1, [r0]
   12738:	movw	r0, #53620	; 0xd174
   1273c:	movt	r0, #2
   12740:	ldr	r0, [r0]
   12744:	str	r1, [fp, #-8]
   12748:	bl	154c0 <close@plt+0x4440>
   1274c:	ldr	r1, [fp, #-4]
   12750:	movw	r2, #0
   12754:	str	r0, [sp, #12]
   12758:	mov	r0, r2
   1275c:	ldr	r2, [fp, #-8]
   12760:	str	r1, [sp, #8]
   12764:	mov	r1, r2
   12768:	movw	r2, #50127	; 0xc3cf
   1276c:	movt	r2, #1
   12770:	ldr	r3, [sp, #12]
   12774:	ldr	ip, [sp, #8]
   12778:	str	ip, [sp]
   1277c:	bl	10f30 <error@plt>
   12780:	b	127a0 <close@plt+0x1720>
   12784:	bl	10fc0 <__errno_location@plt>
   12788:	ldr	r1, [r0]
   1278c:	ldr	r3, [fp, #-4]
   12790:	movw	r0, #0
   12794:	movw	r2, #50131	; 0xc3d3
   12798:	movt	r2, #1
   1279c:	bl	10f30 <error@plt>
   127a0:	movw	r0, #53492	; 0xd0f4
   127a4:	movt	r0, #2
   127a8:	ldr	r0, [r0]
   127ac:	bl	10e88 <_exit@plt>
   127b0:	movw	r0, #53576	; 0xd148
   127b4:	movt	r0, #2
   127b8:	ldr	r0, [r0]
   127bc:	bl	194b8 <close@plt+0x8438>
   127c0:	cmp	r0, #0
   127c4:	beq	127d8 <close@plt+0x1758>
   127c8:	movw	r0, #53492	; 0xd0f4
   127cc:	movt	r0, #2
   127d0:	ldr	r0, [r0]
   127d4:	bl	10e88 <_exit@plt>
   127d8:	mov	sp, fp
   127dc:	pop	{fp, pc}
   127e0:	push	{r4, r5, fp, lr}
   127e4:	add	fp, sp, #8
   127e8:	sub	sp, sp, #40	; 0x28
   127ec:	ldr	r1, [fp, #12]
   127f0:	ldr	ip, [fp, #8]
   127f4:	ldr	lr, [fp, #16]
   127f8:	str	r0, [fp, #-12]
   127fc:	str	r3, [sp, #28]
   12800:	str	r2, [sp, #24]
   12804:	str	r1, [sp, #20]
   12808:	str	ip, [sp, #16]
   1280c:	ldr	r0, [fp, #-12]
   12810:	ldr	r2, [sp, #24]
   12814:	ldr	r3, [sp, #28]
   12818:	ldr	r1, [sp, #16]
   1281c:	ldr	ip, [sp, #20]
   12820:	ldr	r4, [fp, #16]
   12824:	mov	r5, sp
   12828:	str	r4, [r5, #8]
   1282c:	str	ip, [r5, #4]
   12830:	str	r1, [r5]
   12834:	str	lr, [sp, #12]
   12838:	bl	10e58 <posix_fadvise64@plt>
   1283c:	sub	sp, fp, #8
   12840:	pop	{r4, r5, fp, pc}
   12844:	push	{fp, lr}
   12848:	mov	fp, sp
   1284c:	sub	sp, sp, #24
   12850:	str	r0, [fp, #-4]
   12854:	str	r1, [fp, #-8]
   12858:	ldr	r0, [fp, #-4]
   1285c:	movw	r1, #0
   12860:	cmp	r0, r1
   12864:	beq	12894 <close@plt+0x1814>
   12868:	ldr	r0, [fp, #-4]
   1286c:	bl	10fe4 <fileno@plt>
   12870:	ldr	r1, [fp, #-8]
   12874:	mov	r2, sp
   12878:	str	r1, [r2, #8]
   1287c:	mov	r1, #0
   12880:	str	r1, [r2, #4]
   12884:	str	r1, [r2]
   12888:	mov	r2, r1
   1288c:	mov	r3, r1
   12890:	bl	127e0 <close@plt+0x1760>
   12894:	mov	sp, fp
   12898:	pop	{fp, pc}
   1289c:	push	{fp, lr}
   128a0:	mov	fp, sp
   128a4:	sub	sp, sp, #32
   128a8:	str	r0, [fp, #-8]
   128ac:	movw	r0, #0
   128b0:	str	r0, [fp, #-12]
   128b4:	str	r0, [sp, #12]
   128b8:	ldr	r0, [fp, #-8]
   128bc:	bl	10fe4 <fileno@plt>
   128c0:	str	r0, [sp, #16]
   128c4:	ldr	r0, [sp, #16]
   128c8:	cmp	r0, #0
   128cc:	bge	128e0 <close@plt+0x1860>
   128d0:	ldr	r0, [fp, #-8]
   128d4:	bl	10ff0 <fclose@plt>
   128d8:	str	r0, [fp, #-4]
   128dc:	b	1297c <close@plt+0x18fc>
   128e0:	ldr	r0, [fp, #-8]
   128e4:	bl	10f60 <__freading@plt>
   128e8:	cmp	r0, #0
   128ec:	beq	12924 <close@plt+0x18a4>
   128f0:	ldr	r0, [fp, #-8]
   128f4:	bl	10fe4 <fileno@plt>
   128f8:	mov	r1, sp
   128fc:	mov	r2, #1
   12900:	str	r2, [r1]
   12904:	mov	r1, #0
   12908:	mov	r2, r1
   1290c:	mov	r3, r1
   12910:	bl	10ef4 <lseek64@plt>
   12914:	and	r0, r0, r1
   12918:	cmn	r0, #1
   1291c:	beq	12940 <close@plt+0x18c0>
   12920:	b	12924 <close@plt+0x18a4>
   12924:	ldr	r0, [fp, #-8]
   12928:	bl	12988 <close@plt+0x1908>
   1292c:	cmp	r0, #0
   12930:	beq	12940 <close@plt+0x18c0>
   12934:	bl	10fc0 <__errno_location@plt>
   12938:	ldr	r0, [r0]
   1293c:	str	r0, [fp, #-12]
   12940:	ldr	r0, [fp, #-8]
   12944:	bl	10ff0 <fclose@plt>
   12948:	str	r0, [sp, #12]
   1294c:	ldr	r0, [fp, #-12]
   12950:	cmp	r0, #0
   12954:	beq	12974 <close@plt+0x18f4>
   12958:	ldr	r0, [fp, #-12]
   1295c:	str	r0, [sp, #8]
   12960:	bl	10fc0 <__errno_location@plt>
   12964:	ldr	r1, [sp, #8]
   12968:	str	r1, [r0]
   1296c:	mvn	r0, #0
   12970:	str	r0, [sp, #12]
   12974:	ldr	r0, [sp, #12]
   12978:	str	r0, [fp, #-4]
   1297c:	ldr	r0, [fp, #-4]
   12980:	mov	sp, fp
   12984:	pop	{fp, pc}
   12988:	push	{fp, lr}
   1298c:	mov	fp, sp
   12990:	sub	sp, sp, #8
   12994:	str	r0, [sp]
   12998:	ldr	r0, [sp]
   1299c:	movw	r1, #0
   129a0:	cmp	r0, r1
   129a4:	beq	129b8 <close@plt+0x1938>
   129a8:	ldr	r0, [sp]
   129ac:	bl	10f60 <__freading@plt>
   129b0:	cmp	r0, #0
   129b4:	bne	129c8 <close@plt+0x1948>
   129b8:	ldr	r0, [sp]
   129bc:	bl	10e70 <fflush@plt>
   129c0:	str	r0, [sp, #4]
   129c4:	b	129dc <close@plt+0x195c>
   129c8:	ldr	r0, [sp]
   129cc:	bl	129e8 <close@plt+0x1968>
   129d0:	ldr	r0, [sp]
   129d4:	bl	10e70 <fflush@plt>
   129d8:	str	r0, [sp, #4]
   129dc:	ldr	r0, [sp, #4]
   129e0:	mov	sp, fp
   129e4:	pop	{fp, pc}
   129e8:	push	{fp, lr}
   129ec:	mov	fp, sp
   129f0:	sub	sp, sp, #8
   129f4:	str	r0, [sp, #4]
   129f8:	ldr	r0, [sp, #4]
   129fc:	ldr	r0, [r0]
   12a00:	and	r0, r0, #256	; 0x100
   12a04:	cmp	r0, #0
   12a08:	beq	12a2c <close@plt+0x19ac>
   12a0c:	ldr	r0, [sp, #4]
   12a10:	mov	r1, sp
   12a14:	mov	r2, #1
   12a18:	str	r2, [r1]
   12a1c:	mov	r1, #0
   12a20:	mov	r2, r1
   12a24:	mov	r3, r1
   12a28:	bl	12b60 <close@plt+0x1ae0>
   12a2c:	mov	sp, fp
   12a30:	pop	{fp, pc}
   12a34:	push	{fp, lr}
   12a38:	mov	fp, sp
   12a3c:	sub	sp, sp, #48	; 0x30
   12a40:	str	r0, [fp, #-8]
   12a44:	str	r1, [fp, #-12]
   12a48:	ldr	r0, [fp, #-8]
   12a4c:	ldr	r1, [fp, #-12]
   12a50:	bl	11038 <fopen64@plt>
   12a54:	str	r0, [fp, #-16]
   12a58:	ldr	r0, [fp, #-16]
   12a5c:	movw	r1, #0
   12a60:	cmp	r0, r1
   12a64:	beq	12b4c <close@plt+0x1acc>
   12a68:	ldr	r0, [fp, #-16]
   12a6c:	bl	10fe4 <fileno@plt>
   12a70:	str	r0, [fp, #-20]	; 0xffffffec
   12a74:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a78:	movw	r1, #0
   12a7c:	cmp	r1, r0
   12a80:	bgt	12b48 <close@plt+0x1ac8>
   12a84:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a88:	cmp	r0, #2
   12a8c:	bgt	12b48 <close@plt+0x1ac8>
   12a90:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a94:	bl	159f0 <close@plt+0x4970>
   12a98:	str	r0, [sp, #24]
   12a9c:	ldr	r0, [sp, #24]
   12aa0:	cmp	r0, #0
   12aa4:	bge	12ae0 <close@plt+0x1a60>
   12aa8:	bl	10fc0 <__errno_location@plt>
   12aac:	ldr	r0, [r0]
   12ab0:	str	r0, [sp, #20]
   12ab4:	ldr	r0, [fp, #-16]
   12ab8:	bl	1289c <close@plt+0x181c>
   12abc:	ldr	r1, [sp, #20]
   12ac0:	str	r0, [sp, #12]
   12ac4:	str	r1, [sp, #8]
   12ac8:	bl	10fc0 <__errno_location@plt>
   12acc:	ldr	r1, [sp, #8]
   12ad0:	str	r1, [r0]
   12ad4:	movw	r0, #0
   12ad8:	str	r0, [fp, #-4]
   12adc:	b	12b54 <close@plt+0x1ad4>
   12ae0:	ldr	r0, [fp, #-16]
   12ae4:	bl	1289c <close@plt+0x181c>
   12ae8:	cmp	r0, #0
   12aec:	bne	12b0c <close@plt+0x1a8c>
   12af0:	ldr	r0, [sp, #24]
   12af4:	ldr	r1, [fp, #-12]
   12af8:	bl	10e1c <fdopen@plt>
   12afc:	str	r0, [fp, #-16]
   12b00:	movw	r1, #0
   12b04:	cmp	r0, r1
   12b08:	bne	12b44 <close@plt+0x1ac4>
   12b0c:	bl	10fc0 <__errno_location@plt>
   12b10:	ldr	r0, [r0]
   12b14:	str	r0, [sp, #16]
   12b18:	ldr	r0, [sp, #24]
   12b1c:	bl	11080 <close@plt>
   12b20:	ldr	r1, [sp, #16]
   12b24:	str	r0, [sp, #4]
   12b28:	str	r1, [sp]
   12b2c:	bl	10fc0 <__errno_location@plt>
   12b30:	ldr	r1, [sp]
   12b34:	str	r1, [r0]
   12b38:	movw	r0, #0
   12b3c:	str	r0, [fp, #-4]
   12b40:	b	12b54 <close@plt+0x1ad4>
   12b44:	b	12b48 <close@plt+0x1ac8>
   12b48:	b	12b4c <close@plt+0x1acc>
   12b4c:	ldr	r0, [fp, #-16]
   12b50:	str	r0, [fp, #-4]
   12b54:	ldr	r0, [fp, #-4]
   12b58:	mov	sp, fp
   12b5c:	pop	{fp, pc}
   12b60:	push	{fp, lr}
   12b64:	mov	fp, sp
   12b68:	sub	sp, sp, #32
   12b6c:	ldr	r1, [fp, #8]
   12b70:	str	r0, [fp, #-8]
   12b74:	str	r3, [sp, #20]
   12b78:	str	r2, [sp, #16]
   12b7c:	ldr	r0, [fp, #-8]
   12b80:	ldr	r0, [r0, #8]
   12b84:	ldr	r2, [fp, #-8]
   12b88:	ldr	r2, [r2, #4]
   12b8c:	cmp	r0, r2
   12b90:	bne	12c3c <close@plt+0x1bbc>
   12b94:	ldr	r0, [fp, #-8]
   12b98:	ldr	r0, [r0, #20]
   12b9c:	ldr	r1, [fp, #-8]
   12ba0:	ldr	r1, [r1, #16]
   12ba4:	cmp	r0, r1
   12ba8:	bne	12c3c <close@plt+0x1bbc>
   12bac:	ldr	r0, [fp, #-8]
   12bb0:	ldr	r0, [r0, #36]	; 0x24
   12bb4:	movw	r1, #0
   12bb8:	cmp	r0, r1
   12bbc:	bne	12c3c <close@plt+0x1bbc>
   12bc0:	ldr	r0, [fp, #-8]
   12bc4:	bl	10fe4 <fileno@plt>
   12bc8:	ldr	r2, [sp, #16]
   12bcc:	ldr	r3, [sp, #20]
   12bd0:	ldr	r1, [fp, #8]
   12bd4:	mov	ip, sp
   12bd8:	str	r1, [ip]
   12bdc:	bl	10ef4 <lseek64@plt>
   12be0:	str	r1, [sp, #12]
   12be4:	str	r0, [sp, #8]
   12be8:	ldr	r0, [sp, #8]
   12bec:	ldr	r1, [sp, #12]
   12bf0:	and	r0, r0, r1
   12bf4:	cmn	r0, #1
   12bf8:	bne	12c0c <close@plt+0x1b8c>
   12bfc:	b	12c00 <close@plt+0x1b80>
   12c00:	mvn	r0, #0
   12c04:	str	r0, [fp, #-4]
   12c08:	b	12c5c <close@plt+0x1bdc>
   12c0c:	ldr	r0, [fp, #-8]
   12c10:	ldr	r1, [r0]
   12c14:	bic	r1, r1, #16
   12c18:	str	r1, [r0]
   12c1c:	ldr	r0, [sp, #8]
   12c20:	ldr	r1, [sp, #12]
   12c24:	ldr	r2, [fp, #-8]
   12c28:	str	r1, [r2, #84]	; 0x54
   12c2c:	str	r0, [r2, #80]	; 0x50
   12c30:	movw	r0, #0
   12c34:	str	r0, [fp, #-4]
   12c38:	b	12c5c <close@plt+0x1bdc>
   12c3c:	ldr	r0, [fp, #-8]
   12c40:	ldr	r2, [sp, #16]
   12c44:	ldr	r3, [sp, #20]
   12c48:	ldr	r1, [fp, #8]
   12c4c:	mov	ip, sp
   12c50:	str	r1, [ip]
   12c54:	bl	10ffc <fseeko64@plt>
   12c58:	str	r0, [fp, #-4]
   12c5c:	ldr	r0, [fp, #-4]
   12c60:	mov	sp, fp
   12c64:	pop	{fp, pc}
   12c68:	push	{r4, r5, fp, lr}
   12c6c:	add	fp, sp, #8
   12c70:	sub	sp, sp, #272	; 0x110
   12c74:	add	r1, sp, #7
   12c78:	str	r0, [fp, #-16]
   12c7c:	ldr	r0, [fp, #-16]
   12c80:	movw	r2, #257	; 0x101
   12c84:	bl	15894 <close@plt+0x4814>
   12c88:	cmp	r0, #0
   12c8c:	beq	12ca0 <close@plt+0x1c20>
   12c90:	movw	r0, #0
   12c94:	and	r0, r0, #1
   12c98:	strb	r0, [fp, #-9]
   12c9c:	b	12cf4 <close@plt+0x1c74>
   12ca0:	add	r0, sp, #7
   12ca4:	movw	r1, #50134	; 0xc3d6
   12ca8:	movt	r1, #1
   12cac:	bl	10e4c <strcmp@plt>
   12cb0:	cmp	r0, #0
   12cb4:	movw	r0, #1
   12cb8:	str	r0, [sp]
   12cbc:	beq	12ce0 <close@plt+0x1c60>
   12cc0:	add	r0, sp, #7
   12cc4:	movw	r1, #50136	; 0xc3d8
   12cc8:	movt	r1, #1
   12ccc:	bl	10e4c <strcmp@plt>
   12cd0:	cmp	r0, #0
   12cd4:	movw	r0, #0
   12cd8:	moveq	r0, #1
   12cdc:	str	r0, [sp]
   12ce0:	ldr	r0, [sp]
   12ce4:	mvn	r1, #0
   12ce8:	eor	r0, r0, r1
   12cec:	and	r0, r0, #1
   12cf0:	strb	r0, [fp, #-9]
   12cf4:	ldrb	r0, [fp, #-9]
   12cf8:	and	r0, r0, #1
   12cfc:	sub	sp, fp, #8
   12d00:	pop	{r4, r5, fp, pc}
   12d04:	push	{fp, lr}
   12d08:	mov	fp, sp
   12d0c:	sub	sp, sp, #16
   12d10:	str	r0, [sp, #8]
   12d14:	str	r1, [sp, #12]
   12d18:	str	r2, [sp, #4]
   12d1c:	ldr	r0, [sp, #4]
   12d20:	add	r0, r0, #20
   12d24:	str	r0, [sp]
   12d28:	ldr	r0, [sp]
   12d2c:	mov	r1, #0
   12d30:	strb	r1, [r0]
   12d34:	mov	r0, #1
   12d38:	cmp	r0, #0
   12d3c:	bne	12dc4 <close@plt+0x1d44>
   12d40:	b	12d44 <close@plt+0x1cc4>
   12d44:	b	12d48 <close@plt+0x1cc8>
   12d48:	ldr	r0, [sp, #8]
   12d4c:	ldr	r1, [sp, #12]
   12d50:	mov	r2, #10
   12d54:	mov	r3, #0
   12d58:	bl	1b984 <close@plt+0xa904>
   12d5c:	rsb	r2, r2, #48	; 0x30
   12d60:	ldr	r3, [sp]
   12d64:	mvn	ip, #0
   12d68:	add	lr, r3, ip
   12d6c:	str	lr, [sp]
   12d70:	add	r3, r3, ip
   12d74:	strb	r2, [r3]
   12d78:	ldr	r0, [sp, #8]
   12d7c:	ldr	r1, [sp, #12]
   12d80:	mov	r2, #10
   12d84:	mov	r3, #0
   12d88:	bl	1b984 <close@plt+0xa904>
   12d8c:	str	r1, [sp, #12]
   12d90:	str	r0, [sp, #8]
   12d94:	orr	r0, r0, r1
   12d98:	cmp	r0, #0
   12d9c:	bne	12d48 <close@plt+0x1cc8>
   12da0:	b	12da4 <close@plt+0x1d24>
   12da4:	ldr	r0, [sp]
   12da8:	mvn	r1, #0
   12dac:	add	r2, r0, r1
   12db0:	str	r2, [sp]
   12db4:	add	r0, r0, r1
   12db8:	movw	r1, #45	; 0x2d
   12dbc:	strb	r1, [r0]
   12dc0:	b	12e28 <close@plt+0x1da8>
   12dc4:	b	12dc8 <close@plt+0x1d48>
   12dc8:	ldr	r0, [sp, #8]
   12dcc:	ldr	r1, [sp, #12]
   12dd0:	mov	r2, #10
   12dd4:	mov	r3, #0
   12dd8:	bl	1b984 <close@plt+0xa904>
   12ddc:	orr	r2, r2, #48	; 0x30
   12de0:	ldr	r3, [sp]
   12de4:	mvn	ip, #0
   12de8:	add	lr, r3, ip
   12dec:	str	lr, [sp]
   12df0:	add	r3, r3, ip
   12df4:	strb	r2, [r3]
   12df8:	ldr	r0, [sp, #8]
   12dfc:	ldr	r1, [sp, #12]
   12e00:	mov	r2, #10
   12e04:	mov	r3, #0
   12e08:	bl	1b984 <close@plt+0xa904>
   12e0c:	str	r1, [sp, #12]
   12e10:	str	r0, [sp, #8]
   12e14:	orr	r0, r0, r1
   12e18:	cmp	r0, #0
   12e1c:	bne	12dc8 <close@plt+0x1d48>
   12e20:	b	12e24 <close@plt+0x1da4>
   12e24:	b	12e28 <close@plt+0x1da8>
   12e28:	ldr	r0, [sp]
   12e2c:	mov	sp, fp
   12e30:	pop	{fp, pc}
   12e34:	push	{fp, lr}
   12e38:	mov	fp, sp
   12e3c:	sub	sp, sp, #8
   12e40:	str	r0, [sp, #4]
   12e44:	ldr	r0, [sp, #4]
   12e48:	movw	r1, #0
   12e4c:	and	r1, r1, #255	; 0xff
   12e50:	movw	r2, #12
   12e54:	bl	10fd8 <memset@plt>
   12e58:	mov	sp, fp
   12e5c:	pop	{fp, pc}
   12e60:	push	{fp, lr}
   12e64:	mov	fp, sp
   12e68:	sub	sp, sp, #8
   12e6c:	str	r0, [sp, #4]
   12e70:	str	r1, [sp]
   12e74:	ldr	r0, [sp, #4]
   12e78:	ldr	r1, [sp]
   12e7c:	movw	r2, #10
   12e80:	and	r2, r2, #255	; 0xff
   12e84:	bl	12e90 <close@plt+0x1e10>
   12e88:	mov	sp, fp
   12e8c:	pop	{fp, pc}
   12e90:	push	{fp, lr}
   12e94:	mov	fp, sp
   12e98:	sub	sp, sp, #48	; 0x30
   12e9c:	str	r0, [fp, #-8]
   12ea0:	str	r1, [fp, #-12]
   12ea4:	strb	r2, [fp, #-13]
   12ea8:	ldr	r0, [fp, #-8]
   12eac:	ldr	r0, [r0, #8]
   12eb0:	str	r0, [sp, #24]
   12eb4:	ldr	r0, [fp, #-8]
   12eb8:	ldr	r0, [r0, #8]
   12ebc:	str	r0, [sp, #20]
   12ec0:	ldr	r0, [sp, #24]
   12ec4:	ldr	r1, [fp, #-8]
   12ec8:	ldr	r1, [r1]
   12ecc:	add	r0, r0, r1
   12ed0:	str	r0, [sp, #16]
   12ed4:	ldr	r0, [fp, #-12]
   12ed8:	bl	11074 <feof_unlocked@plt>
   12edc:	cmp	r0, #0
   12ee0:	beq	12ef0 <close@plt+0x1e70>
   12ee4:	movw	r0, #0
   12ee8:	str	r0, [fp, #-4]
   12eec:	b	13010 <close@plt+0x1f90>
   12ef0:	b	12ef4 <close@plt+0x1e74>
   12ef4:	ldr	r0, [fp, #-12]
   12ef8:	bl	10ec4 <getc_unlocked@plt>
   12efc:	str	r0, [fp, #-20]	; 0xffffffec
   12f00:	ldr	r0, [fp, #-20]	; 0xffffffec
   12f04:	cmn	r0, #1
   12f08:	bne	12f60 <close@plt+0x1ee0>
   12f0c:	ldr	r0, [sp, #20]
   12f10:	ldr	r1, [sp, #24]
   12f14:	cmp	r0, r1
   12f18:	beq	12f2c <close@plt+0x1eac>
   12f1c:	ldr	r0, [fp, #-12]
   12f20:	bl	10f18 <ferror_unlocked@plt>
   12f24:	cmp	r0, #0
   12f28:	beq	12f38 <close@plt+0x1eb8>
   12f2c:	movw	r0, #0
   12f30:	str	r0, [fp, #-4]
   12f34:	b	13010 <close@plt+0x1f90>
   12f38:	ldr	r0, [sp, #20]
   12f3c:	mvn	r1, #0
   12f40:	add	r0, r0, r1
   12f44:	ldrb	r0, [r0]
   12f48:	ldrb	r1, [fp, #-13]
   12f4c:	cmp	r0, r1
   12f50:	bne	12f58 <close@plt+0x1ed8>
   12f54:	b	12ff4 <close@plt+0x1f74>
   12f58:	ldrb	r0, [fp, #-13]
   12f5c:	str	r0, [fp, #-20]	; 0xffffffec
   12f60:	ldr	r0, [sp, #20]
   12f64:	ldr	r1, [sp, #16]
   12f68:	cmp	r0, r1
   12f6c:	bne	12fd0 <close@plt+0x1f50>
   12f70:	ldr	r0, [fp, #-8]
   12f74:	ldr	r0, [r0]
   12f78:	str	r0, [sp, #12]
   12f7c:	ldr	r0, [sp, #24]
   12f80:	ldr	r1, [fp, #-8]
   12f84:	movw	r2, #1
   12f88:	str	r2, [sp, #8]
   12f8c:	mvn	r3, #0
   12f90:	ldr	ip, [sp, #8]
   12f94:	str	ip, [sp]
   12f98:	bl	16598 <close@plt+0x5518>
   12f9c:	str	r0, [sp, #24]
   12fa0:	ldr	r0, [sp, #24]
   12fa4:	ldr	r1, [sp, #12]
   12fa8:	add	r0, r0, r1
   12fac:	str	r0, [sp, #20]
   12fb0:	ldr	r0, [sp, #24]
   12fb4:	ldr	r1, [fp, #-8]
   12fb8:	str	r0, [r1, #8]
   12fbc:	ldr	r0, [sp, #24]
   12fc0:	ldr	r1, [fp, #-8]
   12fc4:	ldr	r1, [r1]
   12fc8:	add	r0, r0, r1
   12fcc:	str	r0, [sp, #16]
   12fd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   12fd4:	ldr	r1, [sp, #20]
   12fd8:	add	r2, r1, #1
   12fdc:	str	r2, [sp, #20]
   12fe0:	strb	r0, [r1]
   12fe4:	ldr	r0, [fp, #-20]	; 0xffffffec
   12fe8:	ldrb	r1, [fp, #-13]
   12fec:	cmp	r0, r1
   12ff0:	bne	12ef4 <close@plt+0x1e74>
   12ff4:	ldr	r0, [sp, #20]
   12ff8:	ldr	r1, [sp, #24]
   12ffc:	sub	r0, r0, r1
   13000:	ldr	r1, [fp, #-8]
   13004:	str	r0, [r1, #4]
   13008:	ldr	r0, [fp, #-8]
   1300c:	str	r0, [fp, #-4]
   13010:	ldr	r0, [fp, #-4]
   13014:	mov	sp, fp
   13018:	pop	{fp, pc}
   1301c:	push	{fp, lr}
   13020:	mov	fp, sp
   13024:	sub	sp, sp, #8
   13028:	str	r0, [sp, #4]
   1302c:	ldr	r0, [sp, #4]
   13030:	ldr	r0, [r0, #8]
   13034:	bl	19968 <close@plt+0x88e8>
   13038:	mov	sp, fp
   1303c:	pop	{fp, pc}
   13040:	push	{fp, lr}
   13044:	mov	fp, sp
   13048:	sub	sp, sp, #40	; 0x28
   1304c:	str	r0, [fp, #-4]
   13050:	str	r1, [fp, #-8]
   13054:	str	r2, [fp, #-12]
   13058:	str	r3, [fp, #-16]
   1305c:	ldr	r0, [fp, #-4]
   13060:	ldr	r1, [fp, #-12]
   13064:	ldr	r2, [fp, #-8]
   13068:	ldr	r3, [fp, #-16]
   1306c:	cmp	r2, r3
   13070:	str	r0, [sp, #16]
   13074:	str	r1, [sp, #12]
   13078:	bhi	13088 <close@plt+0x2008>
   1307c:	ldr	r0, [fp, #-8]
   13080:	str	r0, [sp, #8]
   13084:	b	13090 <close@plt+0x2010>
   13088:	ldr	r0, [fp, #-16]
   1308c:	str	r0, [sp, #8]
   13090:	ldr	r0, [sp, #8]
   13094:	ldr	r1, [sp, #16]
   13098:	str	r0, [sp, #4]
   1309c:	mov	r0, r1
   130a0:	ldr	r1, [sp, #12]
   130a4:	ldr	r2, [sp, #4]
   130a8:	bl	10eb8 <memcmp@plt>
   130ac:	str	r0, [sp, #20]
   130b0:	ldr	r0, [sp, #20]
   130b4:	cmp	r0, #0
   130b8:	bne	130f4 <close@plt+0x2074>
   130bc:	ldr	r0, [fp, #-8]
   130c0:	ldr	r1, [fp, #-16]
   130c4:	cmp	r0, r1
   130c8:	movw	r0, #0
   130cc:	movhi	r0, #1
   130d0:	and	r0, r0, #1
   130d4:	ldr	r1, [fp, #-8]
   130d8:	ldr	r2, [fp, #-16]
   130dc:	cmp	r1, r2
   130e0:	movw	r1, #0
   130e4:	movcc	r1, #1
   130e8:	and	r1, r1, #1
   130ec:	sub	r0, r0, r1
   130f0:	str	r0, [sp, #20]
   130f4:	ldr	r0, [sp, #20]
   130f8:	mov	sp, fp
   130fc:	pop	{fp, pc}
   13100:	push	{fp, lr}
   13104:	mov	fp, sp
   13108:	sub	sp, sp, #24
   1310c:	str	r0, [fp, #-4]
   13110:	ldr	r0, [fp, #-4]
   13114:	movw	r1, #0
   13118:	cmp	r0, r1
   1311c:	bne	13140 <close@plt+0x20c0>
   13120:	movw	r0, #53576	; 0xd148
   13124:	movt	r0, #2
   13128:	ldr	r1, [r0]
   1312c:	movw	r0, #50142	; 0xc3de
   13130:	movt	r0, #1
   13134:	bl	11050 <fputs@plt>
   13138:	str	r0, [sp, #8]
   1313c:	bl	11068 <abort@plt>
   13140:	ldr	r0, [fp, #-4]
   13144:	movw	r1, #47	; 0x2f
   13148:	bl	11020 <strrchr@plt>
   1314c:	str	r0, [fp, #-8]
   13150:	ldr	r0, [fp, #-8]
   13154:	movw	r1, #0
   13158:	cmp	r0, r1
   1315c:	beq	13170 <close@plt+0x20f0>
   13160:	ldr	r0, [fp, #-8]
   13164:	add	r0, r0, #1
   13168:	str	r0, [sp, #4]
   1316c:	b	13178 <close@plt+0x20f8>
   13170:	ldr	r0, [fp, #-4]
   13174:	str	r0, [sp, #4]
   13178:	ldr	r0, [sp, #4]
   1317c:	str	r0, [sp, #12]
   13180:	ldr	r0, [sp, #12]
   13184:	ldr	r1, [fp, #-4]
   13188:	sub	r0, r0, r1
   1318c:	cmp	r0, #7
   13190:	blt	131fc <close@plt+0x217c>
   13194:	ldr	r0, [sp, #12]
   13198:	mvn	r1, #6
   1319c:	add	r0, r0, r1
   131a0:	movw	r1, #50198	; 0xc416
   131a4:	movt	r1, #1
   131a8:	movw	r2, #7
   131ac:	bl	1105c <strncmp@plt>
   131b0:	cmp	r0, #0
   131b4:	bne	131fc <close@plt+0x217c>
   131b8:	ldr	r0, [sp, #12]
   131bc:	str	r0, [fp, #-4]
   131c0:	ldr	r0, [sp, #12]
   131c4:	movw	r1, #50206	; 0xc41e
   131c8:	movt	r1, #1
   131cc:	movw	r2, #3
   131d0:	bl	1105c <strncmp@plt>
   131d4:	cmp	r0, #0
   131d8:	bne	131f8 <close@plt+0x2178>
   131dc:	ldr	r0, [sp, #12]
   131e0:	add	r0, r0, #3
   131e4:	str	r0, [fp, #-4]
   131e8:	ldr	r0, [fp, #-4]
   131ec:	movw	r1, #53560	; 0xd138
   131f0:	movt	r1, #2
   131f4:	str	r0, [r1]
   131f8:	b	131fc <close@plt+0x217c>
   131fc:	ldr	r0, [fp, #-4]
   13200:	movw	r1, #53628	; 0xd17c
   13204:	movt	r1, #2
   13208:	str	r0, [r1]
   1320c:	ldr	r0, [fp, #-4]
   13210:	movw	r1, #53564	; 0xd13c
   13214:	movt	r1, #2
   13218:	str	r0, [r1]
   1321c:	mov	sp, fp
   13220:	pop	{fp, pc}
   13224:	push	{fp, lr}
   13228:	mov	fp, sp
   1322c:	sub	sp, sp, #24
   13230:	str	r0, [fp, #-4]
   13234:	bl	10fc0 <__errno_location@plt>
   13238:	ldr	r0, [r0]
   1323c:	str	r0, [fp, #-8]
   13240:	ldr	r0, [fp, #-4]
   13244:	movw	r1, #0
   13248:	cmp	r0, r1
   1324c:	beq	1325c <close@plt+0x21dc>
   13250:	ldr	r0, [fp, #-4]
   13254:	str	r0, [sp, #8]
   13258:	b	1326c <close@plt+0x21ec>
   1325c:	movw	r0, #53632	; 0xd180
   13260:	movt	r0, #2
   13264:	str	r0, [sp, #8]
   13268:	b	1326c <close@plt+0x21ec>
   1326c:	ldr	r0, [sp, #8]
   13270:	movw	r1, #48	; 0x30
   13274:	bl	18f1c <close@plt+0x7e9c>
   13278:	str	r0, [sp, #12]
   1327c:	ldr	r0, [fp, #-8]
   13280:	str	r0, [sp, #4]
   13284:	bl	10fc0 <__errno_location@plt>
   13288:	ldr	r1, [sp, #4]
   1328c:	str	r1, [r0]
   13290:	ldr	r0, [sp, #12]
   13294:	mov	sp, fp
   13298:	pop	{fp, pc}
   1329c:	sub	sp, sp, #8
   132a0:	str	r0, [sp, #4]
   132a4:	ldr	r0, [sp, #4]
   132a8:	movw	r1, #0
   132ac:	cmp	r0, r1
   132b0:	beq	132c0 <close@plt+0x2240>
   132b4:	ldr	r0, [sp, #4]
   132b8:	str	r0, [sp]
   132bc:	b	132d0 <close@plt+0x2250>
   132c0:	movw	r0, #53632	; 0xd180
   132c4:	movt	r0, #2
   132c8:	str	r0, [sp]
   132cc:	b	132d0 <close@plt+0x2250>
   132d0:	ldr	r0, [sp]
   132d4:	ldr	r0, [r0]
   132d8:	add	sp, sp, #8
   132dc:	bx	lr
   132e0:	sub	sp, sp, #16
   132e4:	str	r0, [sp, #12]
   132e8:	str	r1, [sp, #8]
   132ec:	ldr	r0, [sp, #8]
   132f0:	ldr	r1, [sp, #12]
   132f4:	movw	r2, #0
   132f8:	cmp	r1, r2
   132fc:	str	r0, [sp, #4]
   13300:	beq	13310 <close@plt+0x2290>
   13304:	ldr	r0, [sp, #12]
   13308:	str	r0, [sp]
   1330c:	b	13320 <close@plt+0x22a0>
   13310:	movw	r0, #53632	; 0xd180
   13314:	movt	r0, #2
   13318:	str	r0, [sp]
   1331c:	b	13320 <close@plt+0x22a0>
   13320:	ldr	r0, [sp]
   13324:	ldr	r1, [sp, #4]
   13328:	str	r1, [r0]
   1332c:	add	sp, sp, #16
   13330:	bx	lr
   13334:	sub	sp, sp, #32
   13338:	str	r0, [sp, #28]
   1333c:	strb	r1, [sp, #27]
   13340:	str	r2, [sp, #20]
   13344:	ldrb	r0, [sp, #27]
   13348:	strb	r0, [sp, #19]
   1334c:	ldr	r0, [sp, #28]
   13350:	movw	r1, #0
   13354:	cmp	r0, r1
   13358:	beq	13368 <close@plt+0x22e8>
   1335c:	ldr	r0, [sp, #28]
   13360:	str	r0, [sp]
   13364:	b	13378 <close@plt+0x22f8>
   13368:	movw	r0, #53632	; 0xd180
   1336c:	movt	r0, #2
   13370:	str	r0, [sp]
   13374:	b	13378 <close@plt+0x22f8>
   13378:	ldr	r0, [sp]
   1337c:	add	r0, r0, #8
   13380:	ldrb	r1, [sp, #19]
   13384:	lsr	r1, r1, #5
   13388:	add	r0, r0, r1, lsl #2
   1338c:	str	r0, [sp, #12]
   13390:	ldrb	r0, [sp, #19]
   13394:	and	r0, r0, #31
   13398:	str	r0, [sp, #8]
   1339c:	ldr	r0, [sp, #12]
   133a0:	ldr	r0, [r0]
   133a4:	ldr	r1, [sp, #8]
   133a8:	lsr	r0, r0, r1
   133ac:	and	r0, r0, #1
   133b0:	str	r0, [sp, #4]
   133b4:	ldr	r0, [sp, #20]
   133b8:	and	r0, r0, #1
   133bc:	ldr	r1, [sp, #4]
   133c0:	eor	r0, r0, r1
   133c4:	ldr	r1, [sp, #8]
   133c8:	lsl	r0, r0, r1
   133cc:	ldr	r1, [sp, #12]
   133d0:	ldr	r2, [r1]
   133d4:	eor	r0, r2, r0
   133d8:	str	r0, [r1]
   133dc:	ldr	r0, [sp, #4]
   133e0:	add	sp, sp, #32
   133e4:	bx	lr
   133e8:	sub	sp, sp, #12
   133ec:	str	r0, [sp, #8]
   133f0:	str	r1, [sp, #4]
   133f4:	ldr	r0, [sp, #8]
   133f8:	movw	r1, #0
   133fc:	cmp	r0, r1
   13400:	bne	13410 <close@plt+0x2390>
   13404:	movw	r0, #53632	; 0xd180
   13408:	movt	r0, #2
   1340c:	str	r0, [sp, #8]
   13410:	ldr	r0, [sp, #8]
   13414:	ldr	r0, [r0, #4]
   13418:	str	r0, [sp]
   1341c:	ldr	r0, [sp, #4]
   13420:	ldr	r1, [sp, #8]
   13424:	str	r0, [r1, #4]
   13428:	ldr	r0, [sp]
   1342c:	add	sp, sp, #12
   13430:	bx	lr
   13434:	push	{fp, lr}
   13438:	mov	fp, sp
   1343c:	sub	sp, sp, #16
   13440:	str	r0, [fp, #-4]
   13444:	str	r1, [sp, #8]
   13448:	str	r2, [sp, #4]
   1344c:	ldr	r0, [fp, #-4]
   13450:	movw	r1, #0
   13454:	cmp	r0, r1
   13458:	bne	13468 <close@plt+0x23e8>
   1345c:	movw	r0, #53632	; 0xd180
   13460:	movt	r0, #2
   13464:	str	r0, [fp, #-4]
   13468:	ldr	r0, [fp, #-4]
   1346c:	movw	r1, #10
   13470:	str	r1, [r0]
   13474:	ldr	r0, [sp, #8]
   13478:	movw	r1, #0
   1347c:	cmp	r0, r1
   13480:	beq	13494 <close@plt+0x2414>
   13484:	ldr	r0, [sp, #4]
   13488:	movw	r1, #0
   1348c:	cmp	r0, r1
   13490:	bne	13498 <close@plt+0x2418>
   13494:	bl	11068 <abort@plt>
   13498:	ldr	r0, [sp, #8]
   1349c:	ldr	r1, [fp, #-4]
   134a0:	str	r0, [r1, #40]	; 0x28
   134a4:	ldr	r0, [sp, #4]
   134a8:	ldr	r1, [fp, #-4]
   134ac:	str	r0, [r1, #44]	; 0x2c
   134b0:	mov	sp, fp
   134b4:	pop	{fp, pc}
   134b8:	push	{r4, r5, r6, sl, fp, lr}
   134bc:	add	fp, sp, #16
   134c0:	sub	sp, sp, #56	; 0x38
   134c4:	ldr	ip, [fp, #8]
   134c8:	str	r0, [fp, #-20]	; 0xffffffec
   134cc:	str	r1, [fp, #-24]	; 0xffffffe8
   134d0:	str	r2, [fp, #-28]	; 0xffffffe4
   134d4:	str	r3, [fp, #-32]	; 0xffffffe0
   134d8:	ldr	r0, [fp, #8]
   134dc:	movw	r1, #0
   134e0:	cmp	r0, r1
   134e4:	beq	134f4 <close@plt+0x2474>
   134e8:	ldr	r0, [fp, #8]
   134ec:	str	r0, [sp, #24]
   134f0:	b	13504 <close@plt+0x2484>
   134f4:	movw	r0, #53632	; 0xd180
   134f8:	movt	r0, #2
   134fc:	str	r0, [sp, #24]
   13500:	b	13504 <close@plt+0x2484>
   13504:	ldr	r0, [sp, #24]
   13508:	str	r0, [sp, #36]	; 0x24
   1350c:	bl	10fc0 <__errno_location@plt>
   13510:	ldr	r0, [r0]
   13514:	str	r0, [sp, #32]
   13518:	ldr	r0, [fp, #-20]	; 0xffffffec
   1351c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13520:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13524:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13528:	ldr	ip, [sp, #36]	; 0x24
   1352c:	ldr	ip, [ip]
   13530:	ldr	lr, [sp, #36]	; 0x24
   13534:	ldr	lr, [lr, #4]
   13538:	ldr	r4, [sp, #36]	; 0x24
   1353c:	add	r4, r4, #8
   13540:	ldr	r5, [sp, #36]	; 0x24
   13544:	ldr	r5, [r5, #40]	; 0x28
   13548:	ldr	r6, [sp, #36]	; 0x24
   1354c:	ldr	r6, [r6, #44]	; 0x2c
   13550:	str	ip, [sp]
   13554:	str	lr, [sp, #4]
   13558:	str	r4, [sp, #8]
   1355c:	str	r5, [sp, #12]
   13560:	str	r6, [sp, #16]
   13564:	bl	1358c <close@plt+0x250c>
   13568:	str	r0, [sp, #28]
   1356c:	ldr	r0, [sp, #32]
   13570:	str	r0, [sp, #20]
   13574:	bl	10fc0 <__errno_location@plt>
   13578:	ldr	r1, [sp, #20]
   1357c:	str	r1, [r0]
   13580:	ldr	r0, [sp, #28]
   13584:	sub	sp, fp, #16
   13588:	pop	{r4, r5, r6, sl, fp, pc}
   1358c:	push	{r4, r5, r6, sl, fp, lr}
   13590:	add	fp, sp, #16
   13594:	sub	sp, sp, #160	; 0xa0
   13598:	ldr	ip, [fp, #24]
   1359c:	ldr	lr, [fp, #20]
   135a0:	ldr	r4, [fp, #16]
   135a4:	ldr	r5, [fp, #12]
   135a8:	ldr	r6, [fp, #8]
   135ac:	str	r0, [fp, #-24]	; 0xffffffe8
   135b0:	str	r1, [fp, #-28]	; 0xffffffe4
   135b4:	str	r2, [fp, #-32]	; 0xffffffe0
   135b8:	str	r3, [fp, #-36]	; 0xffffffdc
   135bc:	movw	r0, #0
   135c0:	str	r0, [fp, #-44]	; 0xffffffd4
   135c4:	str	r0, [fp, #-48]	; 0xffffffd0
   135c8:	str	r0, [fp, #-52]	; 0xffffffcc
   135cc:	str	r0, [fp, #-56]	; 0xffffffc8
   135d0:	movw	r0, #0
   135d4:	strb	r0, [fp, #-57]	; 0xffffffc7
   135d8:	str	ip, [sp, #72]	; 0x48
   135dc:	str	lr, [sp, #68]	; 0x44
   135e0:	str	r4, [sp, #64]	; 0x40
   135e4:	str	r5, [sp, #60]	; 0x3c
   135e8:	str	r6, [sp, #56]	; 0x38
   135ec:	bl	10f00 <__ctype_get_mb_cur_max@plt>
   135f0:	cmp	r0, #1
   135f4:	movw	r0, #0
   135f8:	moveq	r0, #1
   135fc:	and	r0, r0, #1
   13600:	strb	r0, [fp, #-58]	; 0xffffffc6
   13604:	ldr	r0, [fp, #12]
   13608:	and	r0, r0, #2
   1360c:	cmp	r0, #0
   13610:	movw	r0, #0
   13614:	movne	r0, #1
   13618:	and	r0, r0, #1
   1361c:	strb	r0, [fp, #-59]	; 0xffffffc5
   13620:	movw	r0, #0
   13624:	strb	r0, [fp, #-60]	; 0xffffffc4
   13628:	strb	r0, [fp, #-61]	; 0xffffffc3
   1362c:	movw	r0, #1
   13630:	strb	r0, [fp, #-62]	; 0xffffffc2
   13634:	ldr	r0, [fp, #8]
   13638:	cmp	r0, #10
   1363c:	str	r0, [sp, #52]	; 0x34
   13640:	bhi	13868 <close@plt+0x27e8>
   13644:	add	r0, pc, #8
   13648:	ldr	r1, [sp, #52]	; 0x34
   1364c:	ldr	r0, [r0, r1, lsl #2]
   13650:	mov	pc, r0
   13654:	andeq	r3, r1, ip, asr r8
   13658:	ldrdeq	r3, [r1], -r8
   1365c:	strdeq	r3, [r1], -r8
   13660:	ldrdeq	r3, [r1], -r0
   13664:	andeq	r3, r1, r0, ror #15
   13668:	muleq	r1, r0, r6
   1366c:	andeq	r3, r1, r0, lsl #13
   13670:	strdeq	r3, [r1], -r4
   13674:	andeq	r3, r1, r8, lsl #14
   13678:	andeq	r3, r1, r8, lsl #14
   1367c:	andeq	r3, r1, r8, lsl #14
   13680:	movw	r0, #5
   13684:	str	r0, [fp, #8]
   13688:	movw	r0, #1
   1368c:	strb	r0, [fp, #-59]	; 0xffffffc5
   13690:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13694:	tst	r0, #1
   13698:	bne	136d4 <close@plt+0x2654>
   1369c:	b	136a0 <close@plt+0x2620>
   136a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   136a8:	cmp	r0, r1
   136ac:	bcs	136c4 <close@plt+0x2644>
   136b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   136b8:	add	r0, r0, r1
   136bc:	movw	r1, #34	; 0x22
   136c0:	strb	r1, [r0]
   136c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136c8:	add	r0, r0, #1
   136cc:	str	r0, [fp, #-44]	; 0xffffffd4
   136d0:	b	136d4 <close@plt+0x2654>
   136d4:	movw	r0, #1
   136d8:	strb	r0, [fp, #-57]	; 0xffffffc7
   136dc:	movw	r0, #50286	; 0xc46e
   136e0:	movt	r0, #1
   136e4:	str	r0, [fp, #-52]	; 0xffffffcc
   136e8:	movw	r0, #1
   136ec:	str	r0, [fp, #-56]	; 0xffffffc8
   136f0:	b	1386c <close@plt+0x27ec>
   136f4:	movw	r0, #1
   136f8:	strb	r0, [fp, #-57]	; 0xffffffc7
   136fc:	movw	r0, #0
   13700:	strb	r0, [fp, #-59]	; 0xffffffc5
   13704:	b	1386c <close@plt+0x27ec>
   13708:	ldr	r0, [fp, #8]
   1370c:	cmp	r0, #10
   13710:	beq	1373c <close@plt+0x26bc>
   13714:	ldr	r1, [fp, #8]
   13718:	movw	r0, #50288	; 0xc470
   1371c:	movt	r0, #1
   13720:	bl	15780 <close@plt+0x4700>
   13724:	str	r0, [fp, #20]
   13728:	ldr	r1, [fp, #8]
   1372c:	movw	r0, #50290	; 0xc472
   13730:	movt	r0, #1
   13734:	bl	15780 <close@plt+0x4700>
   13738:	str	r0, [fp, #24]
   1373c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13740:	tst	r0, #1
   13744:	bne	137b0 <close@plt+0x2730>
   13748:	ldr	r0, [fp, #20]
   1374c:	str	r0, [fp, #-52]	; 0xffffffcc
   13750:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13754:	ldrsb	r0, [r0]
   13758:	cmp	r0, #0
   1375c:	beq	137ac <close@plt+0x272c>
   13760:	b	13764 <close@plt+0x26e4>
   13764:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13768:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1376c:	cmp	r0, r1
   13770:	bcs	1378c <close@plt+0x270c>
   13774:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13778:	ldrb	r0, [r0]
   1377c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13780:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13784:	add	r1, r1, r2
   13788:	strb	r0, [r1]
   1378c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13790:	add	r0, r0, #1
   13794:	str	r0, [fp, #-44]	; 0xffffffd4
   13798:	b	1379c <close@plt+0x271c>
   1379c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   137a0:	add	r0, r0, #1
   137a4:	str	r0, [fp, #-52]	; 0xffffffcc
   137a8:	b	13750 <close@plt+0x26d0>
   137ac:	b	137b0 <close@plt+0x2730>
   137b0:	movw	r0, #1
   137b4:	strb	r0, [fp, #-57]	; 0xffffffc7
   137b8:	ldr	r0, [fp, #24]
   137bc:	str	r0, [fp, #-52]	; 0xffffffcc
   137c0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   137c4:	bl	10fa8 <strlen@plt>
   137c8:	str	r0, [fp, #-56]	; 0xffffffc8
   137cc:	b	1386c <close@plt+0x27ec>
   137d0:	movw	r0, #1
   137d4:	strb	r0, [fp, #-57]	; 0xffffffc7
   137d8:	movw	r0, #1
   137dc:	strb	r0, [fp, #-59]	; 0xffffffc5
   137e0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   137e4:	tst	r0, #1
   137e8:	bne	137f4 <close@plt+0x2774>
   137ec:	movw	r0, #1
   137f0:	strb	r0, [fp, #-57]	; 0xffffffc7
   137f4:	b	137f8 <close@plt+0x2778>
   137f8:	movw	r0, #2
   137fc:	str	r0, [fp, #8]
   13800:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13804:	tst	r0, #1
   13808:	bne	13844 <close@plt+0x27c4>
   1380c:	b	13810 <close@plt+0x2790>
   13810:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13814:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13818:	cmp	r0, r1
   1381c:	bcs	13834 <close@plt+0x27b4>
   13820:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13824:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13828:	add	r0, r0, r1
   1382c:	movw	r1, #39	; 0x27
   13830:	strb	r1, [r0]
   13834:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13838:	add	r0, r0, #1
   1383c:	str	r0, [fp, #-44]	; 0xffffffd4
   13840:	b	13844 <close@plt+0x27c4>
   13844:	movw	r0, #50290	; 0xc472
   13848:	movt	r0, #1
   1384c:	str	r0, [fp, #-52]	; 0xffffffcc
   13850:	movw	r0, #1
   13854:	str	r0, [fp, #-56]	; 0xffffffc8
   13858:	b	1386c <close@plt+0x27ec>
   1385c:	movw	r0, #0
   13860:	strb	r0, [fp, #-59]	; 0xffffffc5
   13864:	b	1386c <close@plt+0x27ec>
   13868:	bl	11068 <abort@plt>
   1386c:	movw	r0, #0
   13870:	str	r0, [fp, #-40]	; 0xffffffd8
   13874:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13878:	cmn	r0, #1
   1387c:	bne	138a8 <close@plt+0x2828>
   13880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13884:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13888:	add	r0, r0, r1
   1388c:	ldrb	r0, [r0]
   13890:	cmp	r0, #0
   13894:	movw	r0, #0
   13898:	moveq	r0, #1
   1389c:	and	r0, r0, #1
   138a0:	str	r0, [sp, #48]	; 0x30
   138a4:	b	138c4 <close@plt+0x2844>
   138a8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   138ac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   138b0:	cmp	r0, r1
   138b4:	movw	r0, #0
   138b8:	moveq	r0, #1
   138bc:	and	r0, r0, #1
   138c0:	str	r0, [sp, #48]	; 0x30
   138c4:	ldr	r0, [sp, #48]	; 0x30
   138c8:	cmp	r0, #0
   138cc:	movw	r0, #0
   138d0:	movne	r0, #1
   138d4:	mvn	r1, #0
   138d8:	eor	r0, r0, r1
   138dc:	tst	r0, #1
   138e0:	beq	14acc <close@plt+0x3a4c>
   138e4:	movw	r0, #0
   138e8:	strb	r0, [fp, #-65]	; 0xffffffbf
   138ec:	strb	r0, [fp, #-66]	; 0xffffffbe
   138f0:	strb	r0, [fp, #-67]	; 0xffffffbd
   138f4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   138f8:	tst	r0, #1
   138fc:	beq	139a8 <close@plt+0x2928>
   13900:	ldr	r0, [fp, #8]
   13904:	cmp	r0, #2
   13908:	beq	139a8 <close@plt+0x2928>
   1390c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13910:	cmp	r0, #0
   13914:	beq	139a8 <close@plt+0x2928>
   13918:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1391c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13920:	add	r0, r0, r1
   13924:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13928:	cmn	r1, #1
   1392c:	str	r0, [sp, #44]	; 0x2c
   13930:	bne	13958 <close@plt+0x28d8>
   13934:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13938:	movw	r1, #1
   1393c:	cmp	r1, r0
   13940:	bcs	13958 <close@plt+0x28d8>
   13944:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13948:	bl	10fa8 <strlen@plt>
   1394c:	str	r0, [fp, #-36]	; 0xffffffdc
   13950:	str	r0, [sp, #40]	; 0x28
   13954:	b	13960 <close@plt+0x28e0>
   13958:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1395c:	str	r0, [sp, #40]	; 0x28
   13960:	ldr	r0, [sp, #40]	; 0x28
   13964:	ldr	r1, [sp, #44]	; 0x2c
   13968:	cmp	r1, r0
   1396c:	bhi	139a8 <close@plt+0x2928>
   13970:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13974:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13978:	add	r0, r0, r1
   1397c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13980:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13984:	bl	10eb8 <memcmp@plt>
   13988:	cmp	r0, #0
   1398c:	bne	139a8 <close@plt+0x2928>
   13990:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13994:	tst	r0, #1
   13998:	beq	139a0 <close@plt+0x2920>
   1399c:	b	14c4c <close@plt+0x3bcc>
   139a0:	movw	r0, #1
   139a4:	strb	r0, [fp, #-65]	; 0xffffffbf
   139a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   139ac:	ldr	r1, [fp, #-40]	; 0xffffffd8
   139b0:	ldrb	r0, [r0, r1]
   139b4:	strb	r0, [fp, #-63]	; 0xffffffc1
   139b8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   139bc:	mov	r1, r0
   139c0:	cmp	r0, #126	; 0x7e
   139c4:	str	r1, [sp, #36]	; 0x24
   139c8:	bhi	14238 <close@plt+0x31b8>
   139cc:	add	r0, pc, #8
   139d0:	ldr	r1, [sp, #36]	; 0x24
   139d4:	ldr	r0, [r0, r1, lsl #2]
   139d8:	mov	pc, r0
   139dc:	ldrdeq	r3, [r1], -r8
   139e0:	andeq	r4, r1, r8, lsr r2
   139e4:	andeq	r4, r1, r8, lsr r2
   139e8:	andeq	r4, r1, r8, lsr r2
   139ec:	andeq	r4, r1, r8, lsr r2
   139f0:	andeq	r4, r1, r8, lsr r2
   139f4:	andeq	r4, r1, r8, lsr r2
   139f8:	andeq	r3, r1, r0, ror #31
   139fc:	andeq	r3, r1, ip, ror #31
   13a00:	andeq	r4, r1, ip, lsl r0
   13a04:	andeq	r4, r1, r4
   13a08:	andeq	r4, r1, r8, lsr #32
   13a0c:	strdeq	r3, [r1], -r8
   13a10:	andeq	r4, r1, r0, lsl r0
   13a14:	andeq	r4, r1, r8, lsr r2
   13a18:	andeq	r4, r1, r8, lsr r2
   13a1c:	andeq	r4, r1, r8, lsr r2
   13a20:	andeq	r4, r1, r8, lsr r2
   13a24:	andeq	r4, r1, r8, lsr r2
   13a28:	andeq	r4, r1, r8, lsr r2
   13a2c:	andeq	r4, r1, r8, lsr r2
   13a30:	andeq	r4, r1, r8, lsr r2
   13a34:	andeq	r4, r1, r8, lsr r2
   13a38:	andeq	r4, r1, r8, lsr r2
   13a3c:	andeq	r4, r1, r8, lsr r2
   13a40:	andeq	r4, r1, r8, lsr r2
   13a44:	andeq	r4, r1, r8, lsr r2
   13a48:	andeq	r4, r1, r8, lsr r2
   13a4c:	andeq	r4, r1, r8, lsr r2
   13a50:	andeq	r4, r1, r8, lsr r2
   13a54:	andeq	r4, r1, r8, lsr r2
   13a58:	andeq	r4, r1, r8, lsr r2
   13a5c:	andeq	r4, r1, ip, lsl #2
   13a60:	andeq	r4, r1, r4, lsl r1
   13a64:	andeq	r4, r1, r4, lsl r1
   13a68:	strdeq	r4, [r1], -r8
   13a6c:	andeq	r4, r1, r4, lsl r1
   13a70:	andeq	r4, r1, ip, lsr #4
   13a74:	andeq	r4, r1, r4, lsl r1
   13a78:	andeq	r4, r1, r4, lsr r1
   13a7c:	andeq	r4, r1, r4, lsl r1
   13a80:	andeq	r4, r1, r4, lsl r1
   13a84:	andeq	r4, r1, r4, lsl r1
   13a88:	andeq	r4, r1, ip, lsr #4
   13a8c:	andeq	r4, r1, ip, lsr #4
   13a90:	andeq	r4, r1, ip, lsr #4
   13a94:	andeq	r4, r1, ip, lsr #4
   13a98:	andeq	r4, r1, ip, lsr #4
   13a9c:	andeq	r4, r1, ip, lsr #4
   13aa0:	andeq	r4, r1, ip, lsr #4
   13aa4:	andeq	r4, r1, ip, lsr #4
   13aa8:	andeq	r4, r1, ip, lsr #4
   13aac:	andeq	r4, r1, ip, lsr #4
   13ab0:	andeq	r4, r1, ip, lsr #4
   13ab4:	andeq	r4, r1, ip, lsr #4
   13ab8:	andeq	r4, r1, ip, lsr #4
   13abc:	andeq	r4, r1, ip, lsr #4
   13ac0:	andeq	r4, r1, ip, lsr #4
   13ac4:	andeq	r4, r1, ip, lsr #4
   13ac8:	andeq	r4, r1, r4, lsl r1
   13acc:	andeq	r4, r1, r4, lsl r1
   13ad0:	andeq	r4, r1, r4, lsl r1
   13ad4:	andeq	r4, r1, r4, lsl r1
   13ad8:	andeq	r3, r1, r4, ror #27
   13adc:	andeq	r4, r1, r8, lsr r2
   13ae0:	andeq	r4, r1, ip, lsr #4
   13ae4:	andeq	r4, r1, ip, lsr #4
   13ae8:	andeq	r4, r1, ip, lsr #4
   13aec:	andeq	r4, r1, ip, lsr #4
   13af0:	andeq	r4, r1, ip, lsr #4
   13af4:	andeq	r4, r1, ip, lsr #4
   13af8:	andeq	r4, r1, ip, lsr #4
   13afc:	andeq	r4, r1, ip, lsr #4
   13b00:	andeq	r4, r1, ip, lsr #4
   13b04:	andeq	r4, r1, ip, lsr #4
   13b08:	andeq	r4, r1, ip, lsr #4
   13b0c:	andeq	r4, r1, ip, lsr #4
   13b10:	andeq	r4, r1, ip, lsr #4
   13b14:	andeq	r4, r1, ip, lsr #4
   13b18:	andeq	r4, r1, ip, lsr #4
   13b1c:	andeq	r4, r1, ip, lsr #4
   13b20:	andeq	r4, r1, ip, lsr #4
   13b24:	andeq	r4, r1, ip, lsr #4
   13b28:	andeq	r4, r1, ip, lsr #4
   13b2c:	andeq	r4, r1, ip, lsr #4
   13b30:	andeq	r4, r1, ip, lsr #4
   13b34:	andeq	r4, r1, ip, lsr #4
   13b38:	andeq	r4, r1, ip, lsr #4
   13b3c:	andeq	r4, r1, ip, lsr #4
   13b40:	andeq	r4, r1, ip, lsr #4
   13b44:	andeq	r4, r1, ip, lsr #4
   13b48:	andeq	r4, r1, r4, lsl r1
   13b4c:	andeq	r4, r1, r4, lsr r0
   13b50:	andeq	r4, r1, ip, lsr #4
   13b54:	andeq	r4, r1, r4, lsl r1
   13b58:	andeq	r4, r1, ip, lsr #4
   13b5c:	andeq	r4, r1, r4, lsl r1
   13b60:	andeq	r4, r1, ip, lsr #4
   13b64:	andeq	r4, r1, ip, lsr #4
   13b68:	andeq	r4, r1, ip, lsr #4
   13b6c:	andeq	r4, r1, ip, lsr #4
   13b70:	andeq	r4, r1, ip, lsr #4
   13b74:	andeq	r4, r1, ip, lsr #4
   13b78:	andeq	r4, r1, ip, lsr #4
   13b7c:	andeq	r4, r1, ip, lsr #4
   13b80:	andeq	r4, r1, ip, lsr #4
   13b84:	andeq	r4, r1, ip, lsr #4
   13b88:	andeq	r4, r1, ip, lsr #4
   13b8c:	andeq	r4, r1, ip, lsr #4
   13b90:	andeq	r4, r1, ip, lsr #4
   13b94:	andeq	r4, r1, ip, lsr #4
   13b98:	andeq	r4, r1, ip, lsr #4
   13b9c:	andeq	r4, r1, ip, lsr #4
   13ba0:	andeq	r4, r1, ip, lsr #4
   13ba4:	andeq	r4, r1, ip, lsr #4
   13ba8:	andeq	r4, r1, ip, lsr #4
   13bac:	andeq	r4, r1, ip, lsr #4
   13bb0:	andeq	r4, r1, ip, lsr #4
   13bb4:	andeq	r4, r1, ip, lsr #4
   13bb8:	andeq	r4, r1, ip, lsr #4
   13bbc:	andeq	r4, r1, ip, lsr #4
   13bc0:	andeq	r4, r1, ip, lsr #4
   13bc4:	andeq	r4, r1, ip, lsr #4
   13bc8:	andeq	r4, r1, r4, asr #1
   13bcc:	andeq	r4, r1, r4, lsl r1
   13bd0:	andeq	r4, r1, r4, asr #1
   13bd4:	strdeq	r4, [r1], -r8
   13bd8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13bdc:	tst	r0, #1
   13be0:	beq	13dc8 <close@plt+0x2d48>
   13be4:	b	13be8 <close@plt+0x2b68>
   13be8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13bec:	tst	r0, #1
   13bf0:	beq	13bf8 <close@plt+0x2b78>
   13bf4:	b	14c4c <close@plt+0x3bcc>
   13bf8:	movw	r0, #1
   13bfc:	strb	r0, [fp, #-66]	; 0xffffffbe
   13c00:	ldr	r0, [fp, #8]
   13c04:	cmp	r0, #2
   13c08:	bne	13cbc <close@plt+0x2c3c>
   13c0c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13c10:	tst	r0, #1
   13c14:	bne	13cbc <close@plt+0x2c3c>
   13c18:	b	13c1c <close@plt+0x2b9c>
   13c1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c20:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c24:	cmp	r0, r1
   13c28:	bcs	13c40 <close@plt+0x2bc0>
   13c2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c30:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13c34:	add	r0, r0, r1
   13c38:	movw	r1, #39	; 0x27
   13c3c:	strb	r1, [r0]
   13c40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c44:	add	r0, r0, #1
   13c48:	str	r0, [fp, #-44]	; 0xffffffd4
   13c4c:	b	13c50 <close@plt+0x2bd0>
   13c50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c54:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c58:	cmp	r0, r1
   13c5c:	bcs	13c74 <close@plt+0x2bf4>
   13c60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c64:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13c68:	add	r0, r0, r1
   13c6c:	movw	r1, #36	; 0x24
   13c70:	strb	r1, [r0]
   13c74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c78:	add	r0, r0, #1
   13c7c:	str	r0, [fp, #-44]	; 0xffffffd4
   13c80:	b	13c84 <close@plt+0x2c04>
   13c84:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c88:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c8c:	cmp	r0, r1
   13c90:	bcs	13ca8 <close@plt+0x2c28>
   13c94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c98:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13c9c:	add	r0, r0, r1
   13ca0:	movw	r1, #39	; 0x27
   13ca4:	strb	r1, [r0]
   13ca8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cac:	add	r0, r0, #1
   13cb0:	str	r0, [fp, #-44]	; 0xffffffd4
   13cb4:	movw	r0, #1
   13cb8:	strb	r0, [fp, #-60]	; 0xffffffc4
   13cbc:	b	13cc0 <close@plt+0x2c40>
   13cc0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13cc8:	cmp	r0, r1
   13ccc:	bcs	13ce4 <close@plt+0x2c64>
   13cd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13cd4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13cd8:	add	r0, r0, r1
   13cdc:	movw	r1, #92	; 0x5c
   13ce0:	strb	r1, [r0]
   13ce4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ce8:	add	r0, r0, #1
   13cec:	str	r0, [fp, #-44]	; 0xffffffd4
   13cf0:	b	13cf4 <close@plt+0x2c74>
   13cf4:	ldr	r0, [fp, #8]
   13cf8:	cmp	r0, #2
   13cfc:	beq	13dbc <close@plt+0x2d3c>
   13d00:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13d04:	add	r0, r0, #1
   13d08:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13d0c:	cmp	r0, r1
   13d10:	bcs	13dbc <close@plt+0x2d3c>
   13d14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d18:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13d1c:	add	r1, r1, #1
   13d20:	add	r0, r0, r1
   13d24:	ldrb	r0, [r0]
   13d28:	movw	r1, #48	; 0x30
   13d2c:	cmp	r1, r0
   13d30:	bgt	13dbc <close@plt+0x2d3c>
   13d34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d38:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13d3c:	add	r1, r1, #1
   13d40:	add	r0, r0, r1
   13d44:	ldrb	r0, [r0]
   13d48:	cmp	r0, #57	; 0x39
   13d4c:	bgt	13dbc <close@plt+0x2d3c>
   13d50:	b	13d54 <close@plt+0x2cd4>
   13d54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13d5c:	cmp	r0, r1
   13d60:	bcs	13d78 <close@plt+0x2cf8>
   13d64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13d68:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13d6c:	add	r0, r0, r1
   13d70:	movw	r1, #48	; 0x30
   13d74:	strb	r1, [r0]
   13d78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d7c:	add	r0, r0, #1
   13d80:	str	r0, [fp, #-44]	; 0xffffffd4
   13d84:	b	13d88 <close@plt+0x2d08>
   13d88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13d90:	cmp	r0, r1
   13d94:	bcs	13dac <close@plt+0x2d2c>
   13d98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13d9c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13da0:	add	r0, r0, r1
   13da4:	movw	r1, #48	; 0x30
   13da8:	strb	r1, [r0]
   13dac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13db0:	add	r0, r0, #1
   13db4:	str	r0, [fp, #-44]	; 0xffffffd4
   13db8:	b	13dbc <close@plt+0x2d3c>
   13dbc:	movw	r0, #48	; 0x30
   13dc0:	strb	r0, [fp, #-63]	; 0xffffffc1
   13dc4:	b	13de0 <close@plt+0x2d60>
   13dc8:	ldr	r0, [fp, #12]
   13dcc:	and	r0, r0, #1
   13dd0:	cmp	r0, #0
   13dd4:	beq	13ddc <close@plt+0x2d5c>
   13dd8:	b	14abc <close@plt+0x3a3c>
   13ddc:	b	13de0 <close@plt+0x2d60>
   13de0:	b	14858 <close@plt+0x37d8>
   13de4:	ldr	r0, [fp, #8]
   13de8:	cmp	r0, #2
   13dec:	str	r0, [sp, #32]
   13df0:	beq	13e08 <close@plt+0x2d88>
   13df4:	b	13df8 <close@plt+0x2d78>
   13df8:	ldr	r0, [sp, #32]
   13dfc:	cmp	r0, #5
   13e00:	beq	13e1c <close@plt+0x2d9c>
   13e04:	b	13fd8 <close@plt+0x2f58>
   13e08:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13e0c:	tst	r0, #1
   13e10:	beq	13e18 <close@plt+0x2d98>
   13e14:	b	14c4c <close@plt+0x3bcc>
   13e18:	b	13fdc <close@plt+0x2f5c>
   13e1c:	ldr	r0, [fp, #12]
   13e20:	and	r0, r0, #4
   13e24:	cmp	r0, #0
   13e28:	beq	13fd4 <close@plt+0x2f54>
   13e2c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13e30:	add	r0, r0, #2
   13e34:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13e38:	cmp	r0, r1
   13e3c:	bcs	13fd4 <close@plt+0x2f54>
   13e40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13e44:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13e48:	add	r1, r1, #1
   13e4c:	add	r0, r0, r1
   13e50:	ldrb	r0, [r0]
   13e54:	cmp	r0, #63	; 0x3f
   13e58:	bne	13fd4 <close@plt+0x2f54>
   13e5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13e60:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13e64:	add	r0, r1, r0
   13e68:	ldrb	r0, [r0, #2]
   13e6c:	mov	r1, r0
   13e70:	cmp	r0, #33	; 0x21
   13e74:	str	r1, [sp, #28]
   13e78:	beq	13ec8 <close@plt+0x2e48>
   13e7c:	b	13e80 <close@plt+0x2e00>
   13e80:	ldr	r0, [sp, #28]
   13e84:	sub	r1, r0, #39	; 0x27
   13e88:	cmp	r1, #3
   13e8c:	bcc	13ec8 <close@plt+0x2e48>
   13e90:	b	13e94 <close@plt+0x2e14>
   13e94:	ldr	r0, [sp, #28]
   13e98:	cmp	r0, #45	; 0x2d
   13e9c:	beq	13ec8 <close@plt+0x2e48>
   13ea0:	b	13ea4 <close@plt+0x2e24>
   13ea4:	ldr	r0, [sp, #28]
   13ea8:	cmp	r0, #47	; 0x2f
   13eac:	beq	13ec8 <close@plt+0x2e48>
   13eb0:	b	13eb4 <close@plt+0x2e34>
   13eb4:	ldr	r0, [sp, #28]
   13eb8:	sub	r1, r0, #60	; 0x3c
   13ebc:	cmp	r1, #2
   13ec0:	bhi	13fcc <close@plt+0x2f4c>
   13ec4:	b	13ec8 <close@plt+0x2e48>
   13ec8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13ecc:	tst	r0, #1
   13ed0:	beq	13ed8 <close@plt+0x2e58>
   13ed4:	b	14c4c <close@plt+0x3bcc>
   13ed8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13edc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13ee0:	add	r1, r1, #2
   13ee4:	add	r0, r0, r1
   13ee8:	ldrb	r0, [r0]
   13eec:	strb	r0, [fp, #-63]	; 0xffffffc1
   13ef0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13ef4:	add	r0, r0, #2
   13ef8:	str	r0, [fp, #-40]	; 0xffffffd8
   13efc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f00:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f04:	cmp	r0, r1
   13f08:	bcs	13f20 <close@plt+0x2ea0>
   13f0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f10:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f14:	add	r0, r0, r1
   13f18:	movw	r1, #63	; 0x3f
   13f1c:	strb	r1, [r0]
   13f20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f24:	add	r0, r0, #1
   13f28:	str	r0, [fp, #-44]	; 0xffffffd4
   13f2c:	b	13f30 <close@plt+0x2eb0>
   13f30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f34:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f38:	cmp	r0, r1
   13f3c:	bcs	13f54 <close@plt+0x2ed4>
   13f40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f44:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f48:	add	r0, r0, r1
   13f4c:	movw	r1, #34	; 0x22
   13f50:	strb	r1, [r0]
   13f54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f58:	add	r0, r0, #1
   13f5c:	str	r0, [fp, #-44]	; 0xffffffd4
   13f60:	b	13f64 <close@plt+0x2ee4>
   13f64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f68:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f6c:	cmp	r0, r1
   13f70:	bcs	13f88 <close@plt+0x2f08>
   13f74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f78:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f7c:	add	r0, r0, r1
   13f80:	movw	r1, #34	; 0x22
   13f84:	strb	r1, [r0]
   13f88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f8c:	add	r0, r0, #1
   13f90:	str	r0, [fp, #-44]	; 0xffffffd4
   13f94:	b	13f98 <close@plt+0x2f18>
   13f98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13fa0:	cmp	r0, r1
   13fa4:	bcs	13fbc <close@plt+0x2f3c>
   13fa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13fac:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13fb0:	add	r0, r0, r1
   13fb4:	movw	r1, #63	; 0x3f
   13fb8:	strb	r1, [r0]
   13fbc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fc0:	add	r0, r0, #1
   13fc4:	str	r0, [fp, #-44]	; 0xffffffd4
   13fc8:	b	13fd0 <close@plt+0x2f50>
   13fcc:	b	13fd0 <close@plt+0x2f50>
   13fd0:	b	13fd4 <close@plt+0x2f54>
   13fd4:	b	13fdc <close@plt+0x2f5c>
   13fd8:	b	13fdc <close@plt+0x2f5c>
   13fdc:	b	14858 <close@plt+0x37d8>
   13fe0:	movw	r0, #97	; 0x61
   13fe4:	strb	r0, [fp, #-64]	; 0xffffffc0
   13fe8:	b	140a8 <close@plt+0x3028>
   13fec:	movw	r0, #98	; 0x62
   13ff0:	strb	r0, [fp, #-64]	; 0xffffffc0
   13ff4:	b	140a8 <close@plt+0x3028>
   13ff8:	movw	r0, #102	; 0x66
   13ffc:	strb	r0, [fp, #-64]	; 0xffffffc0
   14000:	b	140a8 <close@plt+0x3028>
   14004:	movw	r0, #110	; 0x6e
   14008:	strb	r0, [fp, #-64]	; 0xffffffc0
   1400c:	b	14088 <close@plt+0x3008>
   14010:	movw	r0, #114	; 0x72
   14014:	strb	r0, [fp, #-64]	; 0xffffffc0
   14018:	b	14088 <close@plt+0x3008>
   1401c:	movw	r0, #116	; 0x74
   14020:	strb	r0, [fp, #-64]	; 0xffffffc0
   14024:	b	14088 <close@plt+0x3008>
   14028:	movw	r0, #118	; 0x76
   1402c:	strb	r0, [fp, #-64]	; 0xffffffc0
   14030:	b	140a8 <close@plt+0x3028>
   14034:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14038:	strb	r0, [fp, #-64]	; 0xffffffc0
   1403c:	ldr	r0, [fp, #8]
   14040:	cmp	r0, #2
   14044:	bne	1405c <close@plt+0x2fdc>
   14048:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1404c:	tst	r0, #1
   14050:	beq	14058 <close@plt+0x2fd8>
   14054:	b	14c4c <close@plt+0x3bcc>
   14058:	b	149e0 <close@plt+0x3960>
   1405c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14060:	tst	r0, #1
   14064:	beq	14084 <close@plt+0x3004>
   14068:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1406c:	tst	r0, #1
   14070:	beq	14084 <close@plt+0x3004>
   14074:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14078:	cmp	r0, #0
   1407c:	beq	14084 <close@plt+0x3004>
   14080:	b	149e0 <close@plt+0x3960>
   14084:	b	14088 <close@plt+0x3008>
   14088:	ldr	r0, [fp, #8]
   1408c:	cmp	r0, #2
   14090:	bne	140a4 <close@plt+0x3024>
   14094:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14098:	tst	r0, #1
   1409c:	beq	140a4 <close@plt+0x3024>
   140a0:	b	14c4c <close@plt+0x3bcc>
   140a4:	b	140a8 <close@plt+0x3028>
   140a8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   140ac:	tst	r0, #1
   140b0:	beq	140c0 <close@plt+0x3040>
   140b4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   140b8:	strb	r0, [fp, #-63]	; 0xffffffc1
   140bc:	b	148cc <close@plt+0x384c>
   140c0:	b	14858 <close@plt+0x37d8>
   140c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   140c8:	cmn	r0, #1
   140cc:	bne	140e4 <close@plt+0x3064>
   140d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   140d4:	ldrb	r0, [r0, #1]
   140d8:	cmp	r0, #0
   140dc:	beq	140f4 <close@plt+0x3074>
   140e0:	b	140f0 <close@plt+0x3070>
   140e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   140e8:	cmp	r0, #1
   140ec:	beq	140f4 <close@plt+0x3074>
   140f0:	b	14858 <close@plt+0x37d8>
   140f4:	b	140f8 <close@plt+0x3078>
   140f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   140fc:	cmp	r0, #0
   14100:	beq	14108 <close@plt+0x3088>
   14104:	b	14858 <close@plt+0x37d8>
   14108:	b	1410c <close@plt+0x308c>
   1410c:	movw	r0, #1
   14110:	strb	r0, [fp, #-67]	; 0xffffffbd
   14114:	ldr	r0, [fp, #8]
   14118:	cmp	r0, #2
   1411c:	bne	14130 <close@plt+0x30b0>
   14120:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14124:	tst	r0, #1
   14128:	beq	14130 <close@plt+0x30b0>
   1412c:	b	14c4c <close@plt+0x3bcc>
   14130:	b	14858 <close@plt+0x37d8>
   14134:	movw	r0, #1
   14138:	strb	r0, [fp, #-61]	; 0xffffffc3
   1413c:	strb	r0, [fp, #-67]	; 0xffffffbd
   14140:	ldr	r0, [fp, #8]
   14144:	cmp	r0, #2
   14148:	bne	14228 <close@plt+0x31a8>
   1414c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14150:	tst	r0, #1
   14154:	beq	1415c <close@plt+0x30dc>
   14158:	b	14c4c <close@plt+0x3bcc>
   1415c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14160:	cmp	r0, #0
   14164:	beq	14184 <close@plt+0x3104>
   14168:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1416c:	cmp	r0, #0
   14170:	bne	14184 <close@plt+0x3104>
   14174:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14178:	str	r0, [fp, #-48]	; 0xffffffd0
   1417c:	movw	r0, #0
   14180:	str	r0, [fp, #-28]	; 0xffffffe4
   14184:	b	14188 <close@plt+0x3108>
   14188:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1418c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14190:	cmp	r0, r1
   14194:	bcs	141ac <close@plt+0x312c>
   14198:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1419c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   141a0:	add	r0, r0, r1
   141a4:	movw	r1, #39	; 0x27
   141a8:	strb	r1, [r0]
   141ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   141b0:	add	r0, r0, #1
   141b4:	str	r0, [fp, #-44]	; 0xffffffd4
   141b8:	b	141bc <close@plt+0x313c>
   141bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   141c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   141c4:	cmp	r0, r1
   141c8:	bcs	141e0 <close@plt+0x3160>
   141cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   141d0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   141d4:	add	r0, r0, r1
   141d8:	movw	r1, #92	; 0x5c
   141dc:	strb	r1, [r0]
   141e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   141e4:	add	r0, r0, #1
   141e8:	str	r0, [fp, #-44]	; 0xffffffd4
   141ec:	b	141f0 <close@plt+0x3170>
   141f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   141f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   141f8:	cmp	r0, r1
   141fc:	bcs	14214 <close@plt+0x3194>
   14200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14204:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14208:	add	r0, r0, r1
   1420c:	movw	r1, #39	; 0x27
   14210:	strb	r1, [r0]
   14214:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14218:	add	r0, r0, #1
   1421c:	str	r0, [fp, #-44]	; 0xffffffd4
   14220:	movw	r0, #0
   14224:	strb	r0, [fp, #-60]	; 0xffffffc4
   14228:	b	14858 <close@plt+0x37d8>
   1422c:	movw	r0, #1
   14230:	strb	r0, [fp, #-67]	; 0xffffffbd
   14234:	b	14858 <close@plt+0x37d8>
   14238:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   1423c:	tst	r0, #1
   14240:	beq	14280 <close@plt+0x3200>
   14244:	mov	r0, #1
   14248:	str	r0, [fp, #-72]	; 0xffffffb8
   1424c:	bl	10f84 <__ctype_b_loc@plt>
   14250:	ldr	r0, [r0]
   14254:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   14258:	mov	r2, r1
   1425c:	add	r0, r0, r1, lsl #1
   14260:	ldrh	r0, [r0]
   14264:	and	r0, r0, #16384	; 0x4000
   14268:	cmp	r0, #0
   1426c:	movw	r0, #0
   14270:	movne	r0, #1
   14274:	and	r0, r0, #1
   14278:	strb	r0, [fp, #-73]	; 0xffffffb7
   1427c:	b	1450c <close@plt+0x348c>
   14280:	sub	r0, fp, #84	; 0x54
   14284:	movw	r1, #0
   14288:	and	r1, r1, #255	; 0xff
   1428c:	movw	r2, #8
   14290:	bl	10fd8 <memset@plt>
   14294:	movw	r0, #0
   14298:	str	r0, [fp, #-72]	; 0xffffffb8
   1429c:	movw	r0, #1
   142a0:	strb	r0, [fp, #-73]	; 0xffffffb7
   142a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   142a8:	cmn	r0, #1
   142ac:	bne	142bc <close@plt+0x323c>
   142b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   142b4:	bl	10fa8 <strlen@plt>
   142b8:	str	r0, [fp, #-36]	; 0xffffffdc
   142bc:	b	142c0 <close@plt+0x3240>
   142c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   142c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   142c8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   142cc:	add	r1, r1, r2
   142d0:	add	r1, r0, r1
   142d4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   142d8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   142dc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   142e0:	add	r2, r2, r3
   142e4:	sub	r2, r0, r2
   142e8:	add	r0, sp, #88	; 0x58
   142ec:	sub	r3, fp, #84	; 0x54
   142f0:	bl	19bd8 <close@plt+0x8b58>
   142f4:	str	r0, [sp, #84]	; 0x54
   142f8:	ldr	r0, [sp, #84]	; 0x54
   142fc:	cmp	r0, #0
   14300:	bne	14308 <close@plt+0x3288>
   14304:	b	14508 <close@plt+0x3488>
   14308:	ldr	r0, [sp, #84]	; 0x54
   1430c:	cmn	r0, #1
   14310:	bne	14320 <close@plt+0x32a0>
   14314:	movw	r0, #0
   14318:	strb	r0, [fp, #-73]	; 0xffffffb7
   1431c:	b	14508 <close@plt+0x3488>
   14320:	ldr	r0, [sp, #84]	; 0x54
   14324:	cmn	r0, #2
   14328:	bne	1439c <close@plt+0x331c>
   1432c:	movw	r0, #0
   14330:	strb	r0, [fp, #-73]	; 0xffffffb7
   14334:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14338:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1433c:	add	r0, r0, r1
   14340:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14344:	cmp	r0, r1
   14348:	movw	r0, #0
   1434c:	str	r0, [sp, #24]
   14350:	bcs	1437c <close@plt+0x32fc>
   14354:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14358:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1435c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14360:	add	r1, r1, r2
   14364:	add	r0, r0, r1
   14368:	ldrb	r0, [r0]
   1436c:	cmp	r0, #0
   14370:	movw	r0, #0
   14374:	movne	r0, #1
   14378:	str	r0, [sp, #24]
   1437c:	ldr	r0, [sp, #24]
   14380:	tst	r0, #1
   14384:	beq	14398 <close@plt+0x3318>
   14388:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1438c:	add	r0, r0, #1
   14390:	str	r0, [fp, #-72]	; 0xffffffb8
   14394:	b	14334 <close@plt+0x32b4>
   14398:	b	14508 <close@plt+0x3488>
   1439c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   143a0:	tst	r0, #1
   143a4:	beq	144b0 <close@plt+0x3430>
   143a8:	ldr	r0, [fp, #8]
   143ac:	cmp	r0, #2
   143b0:	bne	144b0 <close@plt+0x3430>
   143b4:	movw	r0, #1
   143b8:	str	r0, [sp, #80]	; 0x50
   143bc:	ldr	r0, [sp, #80]	; 0x50
   143c0:	ldr	r1, [sp, #84]	; 0x54
   143c4:	cmp	r0, r1
   143c8:	bcs	144ac <close@plt+0x342c>
   143cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   143d0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   143d4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   143d8:	add	r1, r1, r2
   143dc:	ldr	r2, [sp, #80]	; 0x50
   143e0:	add	r1, r1, r2
   143e4:	ldrb	r0, [r0, r1]
   143e8:	sub	r0, r0, #91	; 0x5b
   143ec:	cmp	r0, #33	; 0x21
   143f0:	str	r0, [sp, #20]
   143f4:	bhi	14494 <close@plt+0x3414>
   143f8:	add	r0, pc, #8
   143fc:	ldr	r1, [sp, #20]
   14400:	ldr	r0, [r0, r1, lsl #2]
   14404:	mov	pc, r0
   14408:	muleq	r1, r0, r4
   1440c:	muleq	r1, r0, r4
   14410:	muleq	r1, r4, r4
   14414:	muleq	r1, r0, r4
   14418:	muleq	r1, r4, r4
   1441c:	muleq	r1, r0, r4
   14420:	muleq	r1, r4, r4
   14424:	muleq	r1, r4, r4
   14428:	muleq	r1, r4, r4
   1442c:	muleq	r1, r4, r4
   14430:	muleq	r1, r4, r4
   14434:	muleq	r1, r4, r4
   14438:	muleq	r1, r4, r4
   1443c:	muleq	r1, r4, r4
   14440:	muleq	r1, r4, r4
   14444:	muleq	r1, r4, r4
   14448:	muleq	r1, r4, r4
   1444c:	muleq	r1, r4, r4
   14450:	muleq	r1, r4, r4
   14454:	muleq	r1, r4, r4
   14458:	muleq	r1, r4, r4
   1445c:	muleq	r1, r4, r4
   14460:	muleq	r1, r4, r4
   14464:	muleq	r1, r4, r4
   14468:	muleq	r1, r4, r4
   1446c:	muleq	r1, r4, r4
   14470:	muleq	r1, r4, r4
   14474:	muleq	r1, r4, r4
   14478:	muleq	r1, r4, r4
   1447c:	muleq	r1, r4, r4
   14480:	muleq	r1, r4, r4
   14484:	muleq	r1, r4, r4
   14488:	muleq	r1, r4, r4
   1448c:	muleq	r1, r0, r4
   14490:	b	14c4c <close@plt+0x3bcc>
   14494:	b	14498 <close@plt+0x3418>
   14498:	b	1449c <close@plt+0x341c>
   1449c:	ldr	r0, [sp, #80]	; 0x50
   144a0:	add	r0, r0, #1
   144a4:	str	r0, [sp, #80]	; 0x50
   144a8:	b	143bc <close@plt+0x333c>
   144ac:	b	144b0 <close@plt+0x3430>
   144b0:	ldr	r0, [sp, #88]	; 0x58
   144b4:	bl	10ee8 <iswprint@plt>
   144b8:	cmp	r0, #0
   144bc:	bne	144c8 <close@plt+0x3448>
   144c0:	movw	r0, #0
   144c4:	strb	r0, [fp, #-73]	; 0xffffffb7
   144c8:	ldr	r0, [sp, #84]	; 0x54
   144cc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   144d0:	add	r0, r1, r0
   144d4:	str	r0, [fp, #-72]	; 0xffffffb8
   144d8:	b	144dc <close@plt+0x345c>
   144dc:	b	144e0 <close@plt+0x3460>
   144e0:	b	144e4 <close@plt+0x3464>
   144e4:	sub	r0, fp, #84	; 0x54
   144e8:	bl	10ea0 <mbsinit@plt>
   144ec:	cmp	r0, #0
   144f0:	movw	r0, #0
   144f4:	movne	r0, #1
   144f8:	mvn	r1, #0
   144fc:	eor	r0, r0, r1
   14500:	tst	r0, #1
   14504:	bne	142c0 <close@plt+0x3240>
   14508:	b	1450c <close@plt+0x348c>
   1450c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14510:	and	r0, r0, #1
   14514:	strb	r0, [fp, #-67]	; 0xffffffbd
   14518:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1451c:	movw	r1, #1
   14520:	cmp	r1, r0
   14524:	bcc	14540 <close@plt+0x34c0>
   14528:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1452c:	tst	r0, #1
   14530:	beq	14854 <close@plt+0x37d4>
   14534:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14538:	tst	r0, #1
   1453c:	bne	14854 <close@plt+0x37d4>
   14540:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14544:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14548:	add	r0, r0, r1
   1454c:	str	r0, [sp, #76]	; 0x4c
   14550:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14554:	tst	r0, #1
   14558:	beq	14708 <close@plt+0x3688>
   1455c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14560:	tst	r0, #1
   14564:	bne	14708 <close@plt+0x3688>
   14568:	b	1456c <close@plt+0x34ec>
   1456c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14570:	tst	r0, #1
   14574:	beq	1457c <close@plt+0x34fc>
   14578:	b	14c4c <close@plt+0x3bcc>
   1457c:	movw	r0, #1
   14580:	strb	r0, [fp, #-66]	; 0xffffffbe
   14584:	ldr	r0, [fp, #8]
   14588:	cmp	r0, #2
   1458c:	bne	14640 <close@plt+0x35c0>
   14590:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14594:	tst	r0, #1
   14598:	bne	14640 <close@plt+0x35c0>
   1459c:	b	145a0 <close@plt+0x3520>
   145a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   145a8:	cmp	r0, r1
   145ac:	bcs	145c4 <close@plt+0x3544>
   145b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   145b8:	add	r0, r0, r1
   145bc:	movw	r1, #39	; 0x27
   145c0:	strb	r1, [r0]
   145c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145c8:	add	r0, r0, #1
   145cc:	str	r0, [fp, #-44]	; 0xffffffd4
   145d0:	b	145d4 <close@plt+0x3554>
   145d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   145dc:	cmp	r0, r1
   145e0:	bcs	145f8 <close@plt+0x3578>
   145e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145e8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   145ec:	add	r0, r0, r1
   145f0:	movw	r1, #36	; 0x24
   145f4:	strb	r1, [r0]
   145f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145fc:	add	r0, r0, #1
   14600:	str	r0, [fp, #-44]	; 0xffffffd4
   14604:	b	14608 <close@plt+0x3588>
   14608:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1460c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14610:	cmp	r0, r1
   14614:	bcs	1462c <close@plt+0x35ac>
   14618:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1461c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14620:	add	r0, r0, r1
   14624:	movw	r1, #39	; 0x27
   14628:	strb	r1, [r0]
   1462c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14630:	add	r0, r0, #1
   14634:	str	r0, [fp, #-44]	; 0xffffffd4
   14638:	movw	r0, #1
   1463c:	strb	r0, [fp, #-60]	; 0xffffffc4
   14640:	b	14644 <close@plt+0x35c4>
   14644:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14648:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1464c:	cmp	r0, r1
   14650:	bcs	14668 <close@plt+0x35e8>
   14654:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14658:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1465c:	add	r0, r0, r1
   14660:	movw	r1, #92	; 0x5c
   14664:	strb	r1, [r0]
   14668:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1466c:	add	r0, r0, #1
   14670:	str	r0, [fp, #-44]	; 0xffffffd4
   14674:	b	14678 <close@plt+0x35f8>
   14678:	b	1467c <close@plt+0x35fc>
   1467c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14680:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14684:	cmp	r0, r1
   14688:	bcs	146a8 <close@plt+0x3628>
   1468c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14690:	asr	r0, r0, #6
   14694:	add	r0, r0, #48	; 0x30
   14698:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1469c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   146a0:	add	r1, r1, r2
   146a4:	strb	r0, [r1]
   146a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146ac:	add	r0, r0, #1
   146b0:	str	r0, [fp, #-44]	; 0xffffffd4
   146b4:	b	146b8 <close@plt+0x3638>
   146b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146bc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   146c0:	cmp	r0, r1
   146c4:	bcs	146e8 <close@plt+0x3668>
   146c8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   146cc:	asr	r0, r0, #3
   146d0:	and	r0, r0, #7
   146d4:	add	r0, r0, #48	; 0x30
   146d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   146dc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   146e0:	add	r1, r1, r2
   146e4:	strb	r0, [r1]
   146e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146ec:	add	r0, r0, #1
   146f0:	str	r0, [fp, #-44]	; 0xffffffd4
   146f4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   146f8:	and	r0, r0, #7
   146fc:	add	r0, r0, #48	; 0x30
   14700:	strb	r0, [fp, #-63]	; 0xffffffc1
   14704:	b	14754 <close@plt+0x36d4>
   14708:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   1470c:	tst	r0, #1
   14710:	beq	14750 <close@plt+0x36d0>
   14714:	b	14718 <close@plt+0x3698>
   14718:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1471c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14720:	cmp	r0, r1
   14724:	bcs	1473c <close@plt+0x36bc>
   14728:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1472c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14730:	add	r0, r0, r1
   14734:	movw	r1, #92	; 0x5c
   14738:	strb	r1, [r0]
   1473c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14740:	add	r0, r0, #1
   14744:	str	r0, [fp, #-44]	; 0xffffffd4
   14748:	movw	r0, #0
   1474c:	strb	r0, [fp, #-65]	; 0xffffffbf
   14750:	b	14754 <close@plt+0x36d4>
   14754:	ldr	r0, [sp, #76]	; 0x4c
   14758:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1475c:	add	r1, r1, #1
   14760:	cmp	r0, r1
   14764:	bhi	1476c <close@plt+0x36ec>
   14768:	b	14850 <close@plt+0x37d0>
   1476c:	b	14770 <close@plt+0x36f0>
   14770:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14774:	tst	r0, #1
   14778:	beq	147f8 <close@plt+0x3778>
   1477c:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   14780:	tst	r0, #1
   14784:	bne	147f8 <close@plt+0x3778>
   14788:	b	1478c <close@plt+0x370c>
   1478c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14790:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14794:	cmp	r0, r1
   14798:	bcs	147b0 <close@plt+0x3730>
   1479c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   147a0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   147a4:	add	r0, r0, r1
   147a8:	movw	r1, #39	; 0x27
   147ac:	strb	r1, [r0]
   147b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   147b4:	add	r0, r0, #1
   147b8:	str	r0, [fp, #-44]	; 0xffffffd4
   147bc:	b	147c0 <close@plt+0x3740>
   147c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   147c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   147c8:	cmp	r0, r1
   147cc:	bcs	147e4 <close@plt+0x3764>
   147d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   147d4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   147d8:	add	r0, r0, r1
   147dc:	movw	r1, #39	; 0x27
   147e0:	strb	r1, [r0]
   147e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   147e8:	add	r0, r0, #1
   147ec:	str	r0, [fp, #-44]	; 0xffffffd4
   147f0:	movw	r0, #0
   147f4:	strb	r0, [fp, #-60]	; 0xffffffc4
   147f8:	b	147fc <close@plt+0x377c>
   147fc:	b	14800 <close@plt+0x3780>
   14800:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14804:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14808:	cmp	r0, r1
   1480c:	bcs	14824 <close@plt+0x37a4>
   14810:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14814:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14818:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1481c:	add	r1, r1, r2
   14820:	strb	r0, [r1]
   14824:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14828:	add	r0, r0, #1
   1482c:	str	r0, [fp, #-44]	; 0xffffffd4
   14830:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14834:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14838:	add	r1, r1, #1
   1483c:	str	r1, [fp, #-40]	; 0xffffffd8
   14840:	add	r0, r0, r1
   14844:	ldrb	r0, [r0]
   14848:	strb	r0, [fp, #-63]	; 0xffffffc1
   1484c:	b	14550 <close@plt+0x34d0>
   14850:	b	149e0 <close@plt+0x3960>
   14854:	b	14858 <close@plt+0x37d8>
   14858:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1485c:	tst	r0, #1
   14860:	beq	14870 <close@plt+0x37f0>
   14864:	ldr	r0, [fp, #8]
   14868:	cmp	r0, #2
   1486c:	bne	1487c <close@plt+0x37fc>
   14870:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14874:	tst	r0, #1
   14878:	beq	148b8 <close@plt+0x3838>
   1487c:	ldr	r0, [fp, #16]
   14880:	movw	r1, #0
   14884:	cmp	r0, r1
   14888:	beq	148b8 <close@plt+0x3838>
   1488c:	ldr	r0, [fp, #16]
   14890:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   14894:	lsr	r1, r1, #5
   14898:	add	r0, r0, r1, lsl #2
   1489c:	ldr	r0, [r0]
   148a0:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   148a4:	and	r1, r1, #31
   148a8:	lsr	r0, r0, r1
   148ac:	and	r0, r0, #1
   148b0:	cmp	r0, #0
   148b4:	bne	148c8 <close@plt+0x3848>
   148b8:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   148bc:	tst	r0, #1
   148c0:	bne	148c8 <close@plt+0x3848>
   148c4:	b	149e0 <close@plt+0x3960>
   148c8:	b	148cc <close@plt+0x384c>
   148cc:	b	148d0 <close@plt+0x3850>
   148d0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   148d4:	tst	r0, #1
   148d8:	beq	148e0 <close@plt+0x3860>
   148dc:	b	14c4c <close@plt+0x3bcc>
   148e0:	movw	r0, #1
   148e4:	strb	r0, [fp, #-66]	; 0xffffffbe
   148e8:	ldr	r0, [fp, #8]
   148ec:	cmp	r0, #2
   148f0:	bne	149a4 <close@plt+0x3924>
   148f4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   148f8:	tst	r0, #1
   148fc:	bne	149a4 <close@plt+0x3924>
   14900:	b	14904 <close@plt+0x3884>
   14904:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14908:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1490c:	cmp	r0, r1
   14910:	bcs	14928 <close@plt+0x38a8>
   14914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14918:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1491c:	add	r0, r0, r1
   14920:	movw	r1, #39	; 0x27
   14924:	strb	r1, [r0]
   14928:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1492c:	add	r0, r0, #1
   14930:	str	r0, [fp, #-44]	; 0xffffffd4
   14934:	b	14938 <close@plt+0x38b8>
   14938:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1493c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14940:	cmp	r0, r1
   14944:	bcs	1495c <close@plt+0x38dc>
   14948:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1494c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14950:	add	r0, r0, r1
   14954:	movw	r1, #36	; 0x24
   14958:	strb	r1, [r0]
   1495c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14960:	add	r0, r0, #1
   14964:	str	r0, [fp, #-44]	; 0xffffffd4
   14968:	b	1496c <close@plt+0x38ec>
   1496c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14970:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14974:	cmp	r0, r1
   14978:	bcs	14990 <close@plt+0x3910>
   1497c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14980:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14984:	add	r0, r0, r1
   14988:	movw	r1, #39	; 0x27
   1498c:	strb	r1, [r0]
   14990:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14994:	add	r0, r0, #1
   14998:	str	r0, [fp, #-44]	; 0xffffffd4
   1499c:	movw	r0, #1
   149a0:	strb	r0, [fp, #-60]	; 0xffffffc4
   149a4:	b	149a8 <close@plt+0x3928>
   149a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   149b0:	cmp	r0, r1
   149b4:	bcs	149cc <close@plt+0x394c>
   149b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   149bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   149c0:	add	r0, r0, r1
   149c4:	movw	r1, #92	; 0x5c
   149c8:	strb	r1, [r0]
   149cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149d0:	add	r0, r0, #1
   149d4:	str	r0, [fp, #-44]	; 0xffffffd4
   149d8:	b	149dc <close@plt+0x395c>
   149dc:	b	149e0 <close@plt+0x3960>
   149e0:	b	149e4 <close@plt+0x3964>
   149e4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   149e8:	tst	r0, #1
   149ec:	beq	14a6c <close@plt+0x39ec>
   149f0:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   149f4:	tst	r0, #1
   149f8:	bne	14a6c <close@plt+0x39ec>
   149fc:	b	14a00 <close@plt+0x3980>
   14a00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a04:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a08:	cmp	r0, r1
   14a0c:	bcs	14a24 <close@plt+0x39a4>
   14a10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a18:	add	r0, r0, r1
   14a1c:	movw	r1, #39	; 0x27
   14a20:	strb	r1, [r0]
   14a24:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a28:	add	r0, r0, #1
   14a2c:	str	r0, [fp, #-44]	; 0xffffffd4
   14a30:	b	14a34 <close@plt+0x39b4>
   14a34:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a38:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a3c:	cmp	r0, r1
   14a40:	bcs	14a58 <close@plt+0x39d8>
   14a44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a48:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a4c:	add	r0, r0, r1
   14a50:	movw	r1, #39	; 0x27
   14a54:	strb	r1, [r0]
   14a58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a5c:	add	r0, r0, #1
   14a60:	str	r0, [fp, #-44]	; 0xffffffd4
   14a64:	movw	r0, #0
   14a68:	strb	r0, [fp, #-60]	; 0xffffffc4
   14a6c:	b	14a70 <close@plt+0x39f0>
   14a70:	b	14a74 <close@plt+0x39f4>
   14a74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a78:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a7c:	cmp	r0, r1
   14a80:	bcs	14a98 <close@plt+0x3a18>
   14a84:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14a88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14a8c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14a90:	add	r1, r1, r2
   14a94:	strb	r0, [r1]
   14a98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a9c:	add	r0, r0, #1
   14aa0:	str	r0, [fp, #-44]	; 0xffffffd4
   14aa4:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   14aa8:	tst	r0, #1
   14aac:	bne	14ab8 <close@plt+0x3a38>
   14ab0:	movw	r0, #0
   14ab4:	strb	r0, [fp, #-62]	; 0xffffffc2
   14ab8:	b	14abc <close@plt+0x3a3c>
   14abc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14ac0:	add	r0, r0, #1
   14ac4:	str	r0, [fp, #-40]	; 0xffffffd8
   14ac8:	b	13874 <close@plt+0x27f4>
   14acc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ad0:	cmp	r0, #0
   14ad4:	bne	14af4 <close@plt+0x3a74>
   14ad8:	ldr	r0, [fp, #8]
   14adc:	cmp	r0, #2
   14ae0:	bne	14af4 <close@plt+0x3a74>
   14ae4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14ae8:	tst	r0, #1
   14aec:	beq	14af4 <close@plt+0x3a74>
   14af0:	b	14c4c <close@plt+0x3bcc>
   14af4:	ldr	r0, [fp, #8]
   14af8:	cmp	r0, #2
   14afc:	bne	14b9c <close@plt+0x3b1c>
   14b00:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14b04:	tst	r0, #1
   14b08:	bne	14b9c <close@plt+0x3b1c>
   14b0c:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   14b10:	tst	r0, #1
   14b14:	beq	14b9c <close@plt+0x3b1c>
   14b18:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   14b1c:	tst	r0, #1
   14b20:	beq	14b68 <close@plt+0x3ae8>
   14b24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b28:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14b2c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14b30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14b34:	ldr	ip, [fp, #12]
   14b38:	ldr	lr, [fp, #16]
   14b3c:	ldr	r4, [fp, #20]
   14b40:	ldr	r5, [fp, #24]
   14b44:	movw	r6, #5
   14b48:	str	r6, [sp]
   14b4c:	str	ip, [sp, #4]
   14b50:	str	lr, [sp, #8]
   14b54:	str	r4, [sp, #12]
   14b58:	str	r5, [sp, #16]
   14b5c:	bl	1358c <close@plt+0x250c>
   14b60:	str	r0, [fp, #-20]	; 0xffffffec
   14b64:	b	14cb4 <close@plt+0x3c34>
   14b68:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14b6c:	cmp	r0, #0
   14b70:	bne	14b94 <close@plt+0x3b14>
   14b74:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14b78:	cmp	r0, #0
   14b7c:	beq	14b94 <close@plt+0x3b14>
   14b80:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14b84:	str	r0, [fp, #-28]	; 0xffffffe4
   14b88:	movw	r0, #0
   14b8c:	str	r0, [fp, #-44]	; 0xffffffd4
   14b90:	b	13634 <close@plt+0x25b4>
   14b94:	b	14b98 <close@plt+0x3b18>
   14b98:	b	14b9c <close@plt+0x3b1c>
   14b9c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14ba0:	movw	r1, #0
   14ba4:	cmp	r0, r1
   14ba8:	beq	14c1c <close@plt+0x3b9c>
   14bac:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14bb0:	tst	r0, #1
   14bb4:	bne	14c1c <close@plt+0x3b9c>
   14bb8:	b	14bbc <close@plt+0x3b3c>
   14bbc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14bc0:	ldrsb	r0, [r0]
   14bc4:	cmp	r0, #0
   14bc8:	beq	14c18 <close@plt+0x3b98>
   14bcc:	b	14bd0 <close@plt+0x3b50>
   14bd0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bd4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14bd8:	cmp	r0, r1
   14bdc:	bcs	14bf8 <close@plt+0x3b78>
   14be0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14be4:	ldrb	r0, [r0]
   14be8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14bec:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14bf0:	add	r1, r1, r2
   14bf4:	strb	r0, [r1]
   14bf8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bfc:	add	r0, r0, #1
   14c00:	str	r0, [fp, #-44]	; 0xffffffd4
   14c04:	b	14c08 <close@plt+0x3b88>
   14c08:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14c0c:	add	r0, r0, #1
   14c10:	str	r0, [fp, #-52]	; 0xffffffcc
   14c14:	b	14bbc <close@plt+0x3b3c>
   14c18:	b	14c1c <close@plt+0x3b9c>
   14c1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c20:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14c24:	cmp	r0, r1
   14c28:	bcs	14c40 <close@plt+0x3bc0>
   14c2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14c30:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14c34:	add	r0, r0, r1
   14c38:	movw	r1, #0
   14c3c:	strb	r1, [r0]
   14c40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c44:	str	r0, [fp, #-20]	; 0xffffffec
   14c48:	b	14cb4 <close@plt+0x3c34>
   14c4c:	ldr	r0, [fp, #8]
   14c50:	cmp	r0, #2
   14c54:	bne	14c6c <close@plt+0x3bec>
   14c58:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14c5c:	tst	r0, #1
   14c60:	beq	14c6c <close@plt+0x3bec>
   14c64:	movw	r0, #4
   14c68:	str	r0, [fp, #8]
   14c6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14c70:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14c74:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14c78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14c7c:	ldr	ip, [fp, #8]
   14c80:	ldr	lr, [fp, #12]
   14c84:	mvn	r4, #2
   14c88:	and	lr, lr, r4
   14c8c:	ldr	r4, [fp, #20]
   14c90:	ldr	r5, [fp, #24]
   14c94:	str	ip, [sp]
   14c98:	str	lr, [sp, #4]
   14c9c:	movw	ip, #0
   14ca0:	str	ip, [sp, #8]
   14ca4:	str	r4, [sp, #12]
   14ca8:	str	r5, [sp, #16]
   14cac:	bl	1358c <close@plt+0x250c>
   14cb0:	str	r0, [fp, #-20]	; 0xffffffec
   14cb4:	ldr	r0, [fp, #-20]	; 0xffffffec
   14cb8:	sub	sp, fp, #16
   14cbc:	pop	{r4, r5, r6, sl, fp, pc}
   14cc0:	push	{fp, lr}
   14cc4:	mov	fp, sp
   14cc8:	sub	sp, sp, #16
   14ccc:	str	r0, [fp, #-4]
   14cd0:	str	r1, [sp, #8]
   14cd4:	str	r2, [sp, #4]
   14cd8:	ldr	r0, [fp, #-4]
   14cdc:	ldr	r1, [sp, #8]
   14ce0:	ldr	r3, [sp, #4]
   14ce4:	movw	r2, #0
   14ce8:	bl	14cf4 <close@plt+0x3c74>
   14cec:	mov	sp, fp
   14cf0:	pop	{fp, pc}
   14cf4:	push	{r4, r5, r6, sl, fp, lr}
   14cf8:	add	fp, sp, #16
   14cfc:	sub	sp, sp, #80	; 0x50
   14d00:	str	r0, [fp, #-20]	; 0xffffffec
   14d04:	str	r1, [fp, #-24]	; 0xffffffe8
   14d08:	str	r2, [fp, #-28]	; 0xffffffe4
   14d0c:	str	r3, [fp, #-32]	; 0xffffffe0
   14d10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d14:	movw	r1, #0
   14d18:	cmp	r0, r1
   14d1c:	beq	14d2c <close@plt+0x3cac>
   14d20:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d24:	str	r0, [sp, #40]	; 0x28
   14d28:	b	14d3c <close@plt+0x3cbc>
   14d2c:	movw	r0, #53632	; 0xd180
   14d30:	movt	r0, #2
   14d34:	str	r0, [sp, #40]	; 0x28
   14d38:	b	14d3c <close@plt+0x3cbc>
   14d3c:	ldr	r0, [sp, #40]	; 0x28
   14d40:	str	r0, [fp, #-36]	; 0xffffffdc
   14d44:	bl	10fc0 <__errno_location@plt>
   14d48:	ldr	r0, [r0]
   14d4c:	str	r0, [fp, #-40]	; 0xffffffd8
   14d50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14d54:	ldr	r0, [r0, #4]
   14d58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14d5c:	movw	r2, #0
   14d60:	cmp	r1, r2
   14d64:	movw	r1, #0
   14d68:	movne	r1, #1
   14d6c:	tst	r1, #1
   14d70:	mov	r1, r2
   14d74:	moveq	r1, #1
   14d78:	orr	r0, r0, r1
   14d7c:	str	r0, [fp, #-44]	; 0xffffffd4
   14d80:	ldr	r0, [fp, #-20]	; 0xffffffec
   14d84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d88:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14d8c:	ldr	r1, [r1]
   14d90:	ldr	ip, [fp, #-44]	; 0xffffffd4
   14d94:	ldr	lr, [fp, #-36]	; 0xffffffdc
   14d98:	add	lr, lr, #8
   14d9c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14da0:	ldr	r4, [r4, #40]	; 0x28
   14da4:	ldr	r5, [fp, #-36]	; 0xffffffdc
   14da8:	ldr	r5, [r5, #44]	; 0x2c
   14dac:	str	r0, [sp, #36]	; 0x24
   14db0:	mov	r0, r2
   14db4:	str	r1, [sp, #32]
   14db8:	mov	r1, r2
   14dbc:	ldr	r2, [sp, #36]	; 0x24
   14dc0:	ldr	r6, [sp, #32]
   14dc4:	str	r6, [sp]
   14dc8:	str	ip, [sp, #4]
   14dcc:	str	lr, [sp, #8]
   14dd0:	str	r4, [sp, #12]
   14dd4:	str	r5, [sp, #16]
   14dd8:	bl	1358c <close@plt+0x250c>
   14ddc:	add	r0, r0, #1
   14de0:	str	r0, [sp, #48]	; 0x30
   14de4:	ldr	r0, [sp, #48]	; 0x30
   14de8:	bl	1635c <close@plt+0x52dc>
   14dec:	str	r0, [sp, #44]	; 0x2c
   14df0:	ldr	r0, [sp, #44]	; 0x2c
   14df4:	ldr	r1, [sp, #48]	; 0x30
   14df8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14dfc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14e00:	ldr	ip, [fp, #-36]	; 0xffffffdc
   14e04:	ldr	ip, [ip]
   14e08:	ldr	lr, [fp, #-44]	; 0xffffffd4
   14e0c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14e10:	add	r4, r4, #8
   14e14:	ldr	r5, [fp, #-36]	; 0xffffffdc
   14e18:	ldr	r5, [r5, #40]	; 0x28
   14e1c:	ldr	r6, [fp, #-36]	; 0xffffffdc
   14e20:	ldr	r6, [r6, #44]	; 0x2c
   14e24:	str	ip, [sp]
   14e28:	str	lr, [sp, #4]
   14e2c:	str	r4, [sp, #8]
   14e30:	str	r5, [sp, #12]
   14e34:	str	r6, [sp, #16]
   14e38:	bl	1358c <close@plt+0x250c>
   14e3c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14e40:	str	r0, [sp, #28]
   14e44:	str	r1, [sp, #24]
   14e48:	bl	10fc0 <__errno_location@plt>
   14e4c:	ldr	r1, [sp, #24]
   14e50:	str	r1, [r0]
   14e54:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14e58:	movw	r2, #0
   14e5c:	cmp	r0, r2
   14e60:	beq	14e74 <close@plt+0x3df4>
   14e64:	ldr	r0, [sp, #48]	; 0x30
   14e68:	sub	r0, r0, #1
   14e6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e70:	str	r0, [r1]
   14e74:	ldr	r0, [sp, #44]	; 0x2c
   14e78:	sub	sp, fp, #16
   14e7c:	pop	{r4, r5, r6, sl, fp, pc}
   14e80:	push	{fp, lr}
   14e84:	mov	fp, sp
   14e88:	sub	sp, sp, #8
   14e8c:	movw	r0, #53496	; 0xd0f8
   14e90:	movt	r0, #2
   14e94:	ldr	r0, [r0]
   14e98:	str	r0, [sp, #4]
   14e9c:	movw	r0, #1
   14ea0:	str	r0, [sp]
   14ea4:	ldr	r0, [sp]
   14ea8:	movw	r1, #53500	; 0xd0fc
   14eac:	movt	r1, #2
   14eb0:	ldr	r1, [r1]
   14eb4:	cmp	r0, r1
   14eb8:	bge	14ee0 <close@plt+0x3e60>
   14ebc:	ldr	r0, [sp, #4]
   14ec0:	ldr	r1, [sp]
   14ec4:	add	r0, r0, r1, lsl #3
   14ec8:	ldr	r0, [r0, #4]
   14ecc:	bl	19968 <close@plt+0x88e8>
   14ed0:	ldr	r0, [sp]
   14ed4:	add	r0, r0, #1
   14ed8:	str	r0, [sp]
   14edc:	b	14ea4 <close@plt+0x3e24>
   14ee0:	ldr	r0, [sp, #4]
   14ee4:	ldr	r0, [r0, #4]
   14ee8:	movw	r1, #53680	; 0xd1b0
   14eec:	movt	r1, #2
   14ef0:	cmp	r0, r1
   14ef4:	beq	14f20 <close@plt+0x3ea0>
   14ef8:	ldr	r0, [sp, #4]
   14efc:	ldr	r0, [r0, #4]
   14f00:	bl	19968 <close@plt+0x88e8>
   14f04:	movw	r0, #256	; 0x100
   14f08:	movw	r1, #53504	; 0xd100
   14f0c:	movt	r1, #2
   14f10:	str	r0, [r1]
   14f14:	movw	r0, #53680	; 0xd1b0
   14f18:	movt	r0, #2
   14f1c:	str	r0, [r1, #4]
   14f20:	ldr	r0, [sp, #4]
   14f24:	movw	r1, #53504	; 0xd100
   14f28:	movt	r1, #2
   14f2c:	cmp	r0, r1
   14f30:	beq	14f50 <close@plt+0x3ed0>
   14f34:	ldr	r0, [sp, #4]
   14f38:	bl	19968 <close@plt+0x88e8>
   14f3c:	movw	r0, #53496	; 0xd0f8
   14f40:	movt	r0, #2
   14f44:	movw	r1, #53504	; 0xd100
   14f48:	movt	r1, #2
   14f4c:	str	r1, [r0]
   14f50:	movw	r0, #53500	; 0xd0fc
   14f54:	movt	r0, #2
   14f58:	movw	r1, #1
   14f5c:	str	r1, [r0]
   14f60:	mov	sp, fp
   14f64:	pop	{fp, pc}
   14f68:	push	{fp, lr}
   14f6c:	mov	fp, sp
   14f70:	sub	sp, sp, #8
   14f74:	str	r0, [sp, #4]
   14f78:	str	r1, [sp]
   14f7c:	ldr	r0, [sp, #4]
   14f80:	ldr	r1, [sp]
   14f84:	mvn	r2, #0
   14f88:	movw	r3, #53632	; 0xd180
   14f8c:	movt	r3, #2
   14f90:	bl	14f9c <close@plt+0x3f1c>
   14f94:	mov	sp, fp
   14f98:	pop	{fp, pc}
   14f9c:	push	{r4, r5, r6, sl, fp, lr}
   14fa0:	add	fp, sp, #16
   14fa4:	sub	sp, sp, #80	; 0x50
   14fa8:	str	r0, [fp, #-20]	; 0xffffffec
   14fac:	str	r1, [fp, #-24]	; 0xffffffe8
   14fb0:	str	r2, [fp, #-28]	; 0xffffffe4
   14fb4:	str	r3, [fp, #-32]	; 0xffffffe0
   14fb8:	bl	10fc0 <__errno_location@plt>
   14fbc:	ldr	r1, [pc, #672]	; 15264 <close@plt+0x41e4>
   14fc0:	ldr	r0, [r0]
   14fc4:	str	r0, [fp, #-36]	; 0xffffffdc
   14fc8:	movw	r0, #53496	; 0xd0f8
   14fcc:	movt	r0, #2
   14fd0:	ldr	r0, [r0]
   14fd4:	str	r0, [fp, #-40]	; 0xffffffd8
   14fd8:	str	r1, [fp, #-44]	; 0xffffffd4
   14fdc:	ldr	r0, [fp, #-20]	; 0xffffffec
   14fe0:	movw	r1, #0
   14fe4:	cmp	r1, r0
   14fe8:	bgt	14ffc <close@plt+0x3f7c>
   14fec:	ldr	r0, [fp, #-20]	; 0xffffffec
   14ff0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14ff4:	cmp	r0, r1
   14ff8:	blt	15000 <close@plt+0x3f80>
   14ffc:	bl	11068 <abort@plt>
   15000:	movw	r0, #53500	; 0xd0fc
   15004:	movt	r0, #2
   15008:	ldr	r0, [r0]
   1500c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15010:	cmp	r0, r1
   15014:	bgt	1510c <close@plt+0x408c>
   15018:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1501c:	movw	r1, #53504	; 0xd100
   15020:	movt	r1, #2
   15024:	cmp	r0, r1
   15028:	movw	r0, #0
   1502c:	moveq	r0, #1
   15030:	and	r0, r0, #1
   15034:	strb	r0, [fp, #-45]	; 0xffffffd3
   15038:	movw	r0, #53500	; 0xd0fc
   1503c:	movt	r0, #2
   15040:	ldr	r0, [r0]
   15044:	str	r0, [sp, #44]	; 0x2c
   15048:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   1504c:	tst	r0, #1
   15050:	beq	15060 <close@plt+0x3fe0>
   15054:	movw	r0, #0
   15058:	str	r0, [sp, #24]
   1505c:	b	15068 <close@plt+0x3fe8>
   15060:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15064:	str	r0, [sp, #24]
   15068:	ldr	r0, [sp, #24]
   1506c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15070:	movw	r2, #53500	; 0xd0fc
   15074:	movt	r2, #2
   15078:	ldr	r2, [r2]
   1507c:	sub	r1, r1, r2
   15080:	add	r2, r1, #1
   15084:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15088:	add	r1, sp, #44	; 0x2c
   1508c:	movw	ip, #8
   15090:	str	ip, [sp]
   15094:	bl	16598 <close@plt+0x5518>
   15098:	str	r0, [fp, #-40]	; 0xffffffd8
   1509c:	movw	r1, #53496	; 0xd0f8
   150a0:	movt	r1, #2
   150a4:	str	r0, [r1]
   150a8:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   150ac:	tst	r0, #1
   150b0:	beq	150d0 <close@plt+0x4050>
   150b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   150b8:	movw	r1, #53504	; 0xd100
   150bc:	movt	r1, #2
   150c0:	ldr	r2, [r1]
   150c4:	str	r2, [r0]
   150c8:	ldr	r1, [r1, #4]
   150cc:	str	r1, [r0, #4]
   150d0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   150d4:	movw	r1, #53500	; 0xd0fc
   150d8:	movt	r1, #2
   150dc:	ldr	r1, [r1]
   150e0:	add	r0, r0, r1, lsl #3
   150e4:	ldr	r2, [sp, #44]	; 0x2c
   150e8:	sub	r1, r2, r1
   150ec:	lsl	r2, r1, #3
   150f0:	movw	r1, #0
   150f4:	and	r1, r1, #255	; 0xff
   150f8:	bl	10fd8 <memset@plt>
   150fc:	ldr	r0, [sp, #44]	; 0x2c
   15100:	movw	r1, #53500	; 0xd0fc
   15104:	movt	r1, #2
   15108:	str	r0, [r1]
   1510c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15110:	ldr	r1, [fp, #-20]	; 0xffffffec
   15114:	ldr	r0, [r0, r1, lsl #3]
   15118:	str	r0, [sp, #40]	; 0x28
   1511c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15120:	ldr	r1, [fp, #-20]	; 0xffffffec
   15124:	add	r0, r0, r1, lsl #3
   15128:	ldr	r0, [r0, #4]
   1512c:	str	r0, [sp, #36]	; 0x24
   15130:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15134:	ldr	r0, [r0, #4]
   15138:	orr	r0, r0, #1
   1513c:	str	r0, [sp, #32]
   15140:	ldr	r0, [sp, #36]	; 0x24
   15144:	ldr	r1, [sp, #40]	; 0x28
   15148:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1514c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15150:	ldr	ip, [fp, #-32]	; 0xffffffe0
   15154:	ldr	ip, [ip]
   15158:	ldr	lr, [sp, #32]
   1515c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15160:	add	r4, r4, #8
   15164:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15168:	ldr	r5, [r5, #40]	; 0x28
   1516c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15170:	ldr	r6, [r6, #44]	; 0x2c
   15174:	str	ip, [sp]
   15178:	str	lr, [sp, #4]
   1517c:	str	r4, [sp, #8]
   15180:	str	r5, [sp, #12]
   15184:	str	r6, [sp, #16]
   15188:	bl	1358c <close@plt+0x250c>
   1518c:	str	r0, [sp, #28]
   15190:	ldr	r0, [sp, #40]	; 0x28
   15194:	ldr	r1, [sp, #28]
   15198:	cmp	r0, r1
   1519c:	bhi	15244 <close@plt+0x41c4>
   151a0:	ldr	r0, [sp, #28]
   151a4:	add	r0, r0, #1
   151a8:	str	r0, [sp, #40]	; 0x28
   151ac:	ldr	r1, [fp, #-40]	; 0xffffffd8
   151b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   151b4:	add	r1, r1, r2, lsl #3
   151b8:	str	r0, [r1]
   151bc:	ldr	r0, [sp, #36]	; 0x24
   151c0:	movw	r1, #53680	; 0xd1b0
   151c4:	movt	r1, #2
   151c8:	cmp	r0, r1
   151cc:	beq	151d8 <close@plt+0x4158>
   151d0:	ldr	r0, [sp, #36]	; 0x24
   151d4:	bl	19968 <close@plt+0x88e8>
   151d8:	ldr	r0, [sp, #40]	; 0x28
   151dc:	bl	1635c <close@plt+0x52dc>
   151e0:	mov	r1, r0
   151e4:	str	r0, [sp, #36]	; 0x24
   151e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   151ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   151f0:	add	r0, r0, r2, lsl #3
   151f4:	str	r1, [r0, #4]
   151f8:	ldr	r0, [sp, #36]	; 0x24
   151fc:	ldr	r1, [sp, #40]	; 0x28
   15200:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15204:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15208:	ldr	ip, [fp, #-32]	; 0xffffffe0
   1520c:	ldr	ip, [ip]
   15210:	ldr	lr, [sp, #32]
   15214:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15218:	add	r4, r4, #8
   1521c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15220:	ldr	r5, [r5, #40]	; 0x28
   15224:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15228:	ldr	r6, [r6, #44]	; 0x2c
   1522c:	str	ip, [sp]
   15230:	str	lr, [sp, #4]
   15234:	str	r4, [sp, #8]
   15238:	str	r5, [sp, #12]
   1523c:	str	r6, [sp, #16]
   15240:	bl	1358c <close@plt+0x250c>
   15244:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15248:	str	r0, [sp, #20]
   1524c:	bl	10fc0 <__errno_location@plt>
   15250:	ldr	r1, [sp, #20]
   15254:	str	r1, [r0]
   15258:	ldr	r0, [sp, #36]	; 0x24
   1525c:	sub	sp, fp, #16
   15260:	pop	{r4, r5, r6, sl, fp, pc}
   15264:	svcvc	0x00ffffff
   15268:	push	{fp, lr}
   1526c:	mov	fp, sp
   15270:	sub	sp, sp, #16
   15274:	str	r0, [fp, #-4]
   15278:	str	r1, [sp, #8]
   1527c:	str	r2, [sp, #4]
   15280:	ldr	r0, [fp, #-4]
   15284:	ldr	r1, [sp, #8]
   15288:	ldr	r2, [sp, #4]
   1528c:	movw	r3, #53632	; 0xd180
   15290:	movt	r3, #2
   15294:	bl	14f9c <close@plt+0x3f1c>
   15298:	mov	sp, fp
   1529c:	pop	{fp, pc}
   152a0:	push	{fp, lr}
   152a4:	mov	fp, sp
   152a8:	sub	sp, sp, #8
   152ac:	str	r0, [sp, #4]
   152b0:	ldr	r1, [sp, #4]
   152b4:	movw	r0, #0
   152b8:	bl	14f68 <close@plt+0x3ee8>
   152bc:	mov	sp, fp
   152c0:	pop	{fp, pc}
   152c4:	push	{fp, lr}
   152c8:	mov	fp, sp
   152cc:	sub	sp, sp, #8
   152d0:	str	r0, [sp, #4]
   152d4:	str	r1, [sp]
   152d8:	ldr	r1, [sp, #4]
   152dc:	ldr	r2, [sp]
   152e0:	movw	r0, #0
   152e4:	bl	15268 <close@plt+0x41e8>
   152e8:	mov	sp, fp
   152ec:	pop	{fp, pc}
   152f0:	push	{fp, lr}
   152f4:	mov	fp, sp
   152f8:	sub	sp, sp, #64	; 0x40
   152fc:	str	r0, [fp, #-4]
   15300:	str	r1, [fp, #-8]
   15304:	str	r2, [fp, #-12]
   15308:	ldr	r1, [fp, #-8]
   1530c:	add	r0, sp, #4
   15310:	bl	15330 <close@plt+0x42b0>
   15314:	ldr	r0, [fp, #-4]
   15318:	ldr	r1, [fp, #-12]
   1531c:	mvn	r2, #0
   15320:	add	r3, sp, #4
   15324:	bl	14f9c <close@plt+0x3f1c>
   15328:	mov	sp, fp
   1532c:	pop	{fp, pc}
   15330:	push	{fp, lr}
   15334:	mov	fp, sp
   15338:	sub	sp, sp, #8
   1533c:	str	r1, [sp, #4]
   15340:	mov	r1, r0
   15344:	str	r0, [sp]
   15348:	mov	r0, r1
   1534c:	movw	r1, #0
   15350:	and	r1, r1, #255	; 0xff
   15354:	movw	r2, #48	; 0x30
   15358:	bl	10fd8 <memset@plt>
   1535c:	ldr	r0, [sp, #4]
   15360:	cmp	r0, #10
   15364:	bne	1536c <close@plt+0x42ec>
   15368:	bl	11068 <abort@plt>
   1536c:	ldr	r0, [sp, #4]
   15370:	ldr	r1, [sp]
   15374:	str	r0, [r1]
   15378:	mov	sp, fp
   1537c:	pop	{fp, pc}
   15380:	push	{fp, lr}
   15384:	mov	fp, sp
   15388:	sub	sp, sp, #64	; 0x40
   1538c:	str	r0, [fp, #-4]
   15390:	str	r1, [fp, #-8]
   15394:	str	r2, [fp, #-12]
   15398:	str	r3, [fp, #-16]
   1539c:	ldr	r1, [fp, #-8]
   153a0:	mov	r0, sp
   153a4:	bl	15330 <close@plt+0x42b0>
   153a8:	ldr	r0, [fp, #-4]
   153ac:	ldr	r1, [fp, #-12]
   153b0:	ldr	r2, [fp, #-16]
   153b4:	mov	r3, sp
   153b8:	bl	14f9c <close@plt+0x3f1c>
   153bc:	mov	sp, fp
   153c0:	pop	{fp, pc}
   153c4:	push	{fp, lr}
   153c8:	mov	fp, sp
   153cc:	sub	sp, sp, #8
   153d0:	str	r0, [sp, #4]
   153d4:	str	r1, [sp]
   153d8:	ldr	r1, [sp, #4]
   153dc:	ldr	r2, [sp]
   153e0:	movw	r0, #0
   153e4:	bl	152f0 <close@plt+0x4270>
   153e8:	mov	sp, fp
   153ec:	pop	{fp, pc}
   153f0:	push	{fp, lr}
   153f4:	mov	fp, sp
   153f8:	sub	sp, sp, #16
   153fc:	str	r0, [fp, #-4]
   15400:	str	r1, [sp, #8]
   15404:	str	r2, [sp, #4]
   15408:	ldr	r1, [fp, #-4]
   1540c:	ldr	r2, [sp, #8]
   15410:	ldr	r3, [sp, #4]
   15414:	movw	r0, #0
   15418:	bl	15380 <close@plt+0x4300>
   1541c:	mov	sp, fp
   15420:	pop	{fp, pc}
   15424:	push	{fp, lr}
   15428:	mov	fp, sp
   1542c:	sub	sp, sp, #72	; 0x48
   15430:	movw	r3, #53632	; 0xd180
   15434:	movt	r3, #2
   15438:	str	r0, [fp, #-4]
   1543c:	str	r1, [fp, #-8]
   15440:	strb	r2, [fp, #-9]
   15444:	add	r0, sp, #12
   15448:	mov	r1, r0
   1544c:	str	r0, [sp, #8]
   15450:	mov	r0, r1
   15454:	mov	r1, r3
   15458:	movw	r2, #48	; 0x30
   1545c:	bl	10e94 <memcpy@plt>
   15460:	ldr	r0, [sp, #8]
   15464:	ldrb	r1, [fp, #-9]
   15468:	movw	r2, #1
   1546c:	bl	13334 <close@plt+0x22b4>
   15470:	ldr	r1, [fp, #-4]
   15474:	ldr	r2, [fp, #-8]
   15478:	movw	r3, #0
   1547c:	str	r0, [sp, #4]
   15480:	mov	r0, r3
   15484:	add	r3, sp, #12
   15488:	bl	14f9c <close@plt+0x3f1c>
   1548c:	mov	sp, fp
   15490:	pop	{fp, pc}
   15494:	push	{fp, lr}
   15498:	mov	fp, sp
   1549c:	sub	sp, sp, #8
   154a0:	str	r0, [sp, #4]
   154a4:	strb	r1, [sp, #3]
   154a8:	ldr	r0, [sp, #4]
   154ac:	mvn	r1, #0
   154b0:	ldrb	r2, [sp, #3]
   154b4:	bl	15424 <close@plt+0x43a4>
   154b8:	mov	sp, fp
   154bc:	pop	{fp, pc}
   154c0:	push	{fp, lr}
   154c4:	mov	fp, sp
   154c8:	sub	sp, sp, #8
   154cc:	str	r0, [sp, #4]
   154d0:	ldr	r0, [sp, #4]
   154d4:	movw	r1, #58	; 0x3a
   154d8:	and	r1, r1, #255	; 0xff
   154dc:	bl	15494 <close@plt+0x4414>
   154e0:	mov	sp, fp
   154e4:	pop	{fp, pc}
   154e8:	push	{fp, lr}
   154ec:	mov	fp, sp
   154f0:	sub	sp, sp, #8
   154f4:	str	r0, [sp, #4]
   154f8:	str	r1, [sp]
   154fc:	ldr	r0, [sp, #4]
   15500:	ldr	r1, [sp]
   15504:	movw	r2, #58	; 0x3a
   15508:	and	r2, r2, #255	; 0xff
   1550c:	bl	15424 <close@plt+0x43a4>
   15510:	mov	sp, fp
   15514:	pop	{fp, pc}
   15518:	push	{fp, lr}
   1551c:	mov	fp, sp
   15520:	sub	sp, sp, #120	; 0x78
   15524:	str	r0, [fp, #-4]
   15528:	str	r1, [fp, #-8]
   1552c:	str	r2, [fp, #-12]
   15530:	ldr	r1, [fp, #-8]
   15534:	add	r0, sp, #12
   15538:	bl	15330 <close@plt+0x42b0>
   1553c:	add	r0, sp, #60	; 0x3c
   15540:	mov	r1, r0
   15544:	add	r2, sp, #12
   15548:	str	r0, [sp, #8]
   1554c:	mov	r0, r1
   15550:	mov	r1, r2
   15554:	movw	r2, #48	; 0x30
   15558:	bl	10e94 <memcpy@plt>
   1555c:	ldr	r0, [sp, #8]
   15560:	movw	r1, #58	; 0x3a
   15564:	and	r1, r1, #255	; 0xff
   15568:	movw	r2, #1
   1556c:	bl	13334 <close@plt+0x22b4>
   15570:	ldr	r1, [fp, #-4]
   15574:	ldr	r2, [fp, #-12]
   15578:	str	r0, [sp, #4]
   1557c:	mov	r0, r1
   15580:	mov	r1, r2
   15584:	mvn	r2, #0
   15588:	add	r3, sp, #60	; 0x3c
   1558c:	bl	14f9c <close@plt+0x3f1c>
   15590:	mov	sp, fp
   15594:	pop	{fp, pc}
   15598:	push	{fp, lr}
   1559c:	mov	fp, sp
   155a0:	sub	sp, sp, #24
   155a4:	str	r0, [fp, #-4]
   155a8:	str	r1, [fp, #-8]
   155ac:	str	r2, [sp, #12]
   155b0:	str	r3, [sp, #8]
   155b4:	ldr	r0, [fp, #-4]
   155b8:	ldr	r1, [fp, #-8]
   155bc:	ldr	r2, [sp, #12]
   155c0:	ldr	r3, [sp, #8]
   155c4:	mvn	ip, #0
   155c8:	str	ip, [sp]
   155cc:	bl	155d8 <close@plt+0x4558>
   155d0:	mov	sp, fp
   155d4:	pop	{fp, pc}
   155d8:	push	{fp, lr}
   155dc:	mov	fp, sp
   155e0:	sub	sp, sp, #72	; 0x48
   155e4:	ldr	ip, [fp, #8]
   155e8:	movw	lr, #53632	; 0xd180
   155ec:	movt	lr, #2
   155f0:	str	r0, [fp, #-4]
   155f4:	str	r1, [fp, #-8]
   155f8:	str	r2, [fp, #-12]
   155fc:	str	r3, [fp, #-16]
   15600:	add	r0, sp, #8
   15604:	mov	r1, r0
   15608:	str	r0, [sp, #4]
   1560c:	mov	r0, r1
   15610:	mov	r1, lr
   15614:	movw	r2, #48	; 0x30
   15618:	str	ip, [sp]
   1561c:	bl	10e94 <memcpy@plt>
   15620:	ldr	r1, [fp, #-8]
   15624:	ldr	r2, [fp, #-12]
   15628:	ldr	r0, [sp, #4]
   1562c:	bl	13434 <close@plt+0x23b4>
   15630:	ldr	r0, [fp, #-4]
   15634:	ldr	r1, [fp, #-16]
   15638:	ldr	r2, [fp, #8]
   1563c:	add	r3, sp, #8
   15640:	bl	14f9c <close@plt+0x3f1c>
   15644:	mov	sp, fp
   15648:	pop	{fp, pc}
   1564c:	push	{fp, lr}
   15650:	mov	fp, sp
   15654:	sub	sp, sp, #16
   15658:	str	r0, [fp, #-4]
   1565c:	str	r1, [sp, #8]
   15660:	str	r2, [sp, #4]
   15664:	ldr	r1, [fp, #-4]
   15668:	ldr	r2, [sp, #8]
   1566c:	ldr	r3, [sp, #4]
   15670:	movw	r0, #0
   15674:	bl	15598 <close@plt+0x4518>
   15678:	mov	sp, fp
   1567c:	pop	{fp, pc}
   15680:	push	{fp, lr}
   15684:	mov	fp, sp
   15688:	sub	sp, sp, #24
   1568c:	str	r0, [fp, #-4]
   15690:	str	r1, [fp, #-8]
   15694:	str	r2, [sp, #12]
   15698:	str	r3, [sp, #8]
   1569c:	ldr	r1, [fp, #-4]
   156a0:	ldr	r2, [fp, #-8]
   156a4:	ldr	r3, [sp, #12]
   156a8:	ldr	r0, [sp, #8]
   156ac:	movw	ip, #0
   156b0:	str	r0, [sp, #4]
   156b4:	mov	r0, ip
   156b8:	ldr	ip, [sp, #4]
   156bc:	str	ip, [sp]
   156c0:	bl	155d8 <close@plt+0x4558>
   156c4:	mov	sp, fp
   156c8:	pop	{fp, pc}
   156cc:	push	{fp, lr}
   156d0:	mov	fp, sp
   156d4:	sub	sp, sp, #16
   156d8:	str	r0, [fp, #-4]
   156dc:	str	r1, [sp, #8]
   156e0:	str	r2, [sp, #4]
   156e4:	ldr	r0, [fp, #-4]
   156e8:	ldr	r1, [sp, #8]
   156ec:	ldr	r2, [sp, #4]
   156f0:	movw	r3, #53512	; 0xd108
   156f4:	movt	r3, #2
   156f8:	bl	14f9c <close@plt+0x3f1c>
   156fc:	mov	sp, fp
   15700:	pop	{fp, pc}
   15704:	push	{fp, lr}
   15708:	mov	fp, sp
   1570c:	sub	sp, sp, #8
   15710:	str	r0, [sp, #4]
   15714:	str	r1, [sp]
   15718:	ldr	r1, [sp, #4]
   1571c:	ldr	r2, [sp]
   15720:	movw	r0, #0
   15724:	bl	156cc <close@plt+0x464c>
   15728:	mov	sp, fp
   1572c:	pop	{fp, pc}
   15730:	push	{fp, lr}
   15734:	mov	fp, sp
   15738:	sub	sp, sp, #8
   1573c:	str	r0, [sp, #4]
   15740:	str	r1, [sp]
   15744:	ldr	r0, [sp, #4]
   15748:	ldr	r1, [sp]
   1574c:	mvn	r2, #0
   15750:	bl	156cc <close@plt+0x464c>
   15754:	mov	sp, fp
   15758:	pop	{fp, pc}
   1575c:	push	{fp, lr}
   15760:	mov	fp, sp
   15764:	sub	sp, sp, #8
   15768:	str	r0, [sp, #4]
   1576c:	ldr	r1, [sp, #4]
   15770:	movw	r0, #0
   15774:	bl	15730 <close@plt+0x46b0>
   15778:	mov	sp, fp
   1577c:	pop	{fp, pc}
   15780:	push	{fp, lr}
   15784:	mov	fp, sp
   15788:	sub	sp, sp, #24
   1578c:	str	r0, [fp, #-8]
   15790:	str	r1, [sp, #12]
   15794:	ldr	r0, [fp, #-8]
   15798:	bl	10f9c <gettext@plt>
   1579c:	str	r0, [sp, #8]
   157a0:	ldr	r0, [sp, #8]
   157a4:	ldr	r1, [fp, #-8]
   157a8:	cmp	r0, r1
   157ac:	beq	157bc <close@plt+0x473c>
   157b0:	ldr	r0, [sp, #8]
   157b4:	str	r0, [fp, #-4]
   157b8:	b	15888 <close@plt+0x4808>
   157bc:	bl	19b7c <close@plt+0x8afc>
   157c0:	str	r0, [sp, #4]
   157c4:	ldr	r0, [sp, #4]
   157c8:	movw	r1, #50292	; 0xc474
   157cc:	movt	r1, #1
   157d0:	bl	19400 <close@plt+0x8380>
   157d4:	cmp	r0, #0
   157d8:	bne	15810 <close@plt+0x4790>
   157dc:	ldr	r0, [fp, #-8]
   157e0:	ldrb	r0, [r0]
   157e4:	cmp	r0, #96	; 0x60
   157e8:	movw	r0, #0
   157ec:	moveq	r0, #1
   157f0:	tst	r0, #1
   157f4:	movw	r0, #50302	; 0xc47e
   157f8:	movt	r0, #1
   157fc:	movw	r1, #50298	; 0xc47a
   15800:	movt	r1, #1
   15804:	movne	r0, r1
   15808:	str	r0, [fp, #-4]
   1580c:	b	15888 <close@plt+0x4808>
   15810:	ldr	r0, [sp, #4]
   15814:	movw	r1, #50306	; 0xc482
   15818:	movt	r1, #1
   1581c:	bl	19400 <close@plt+0x8380>
   15820:	cmp	r0, #0
   15824:	bne	1585c <close@plt+0x47dc>
   15828:	ldr	r0, [fp, #-8]
   1582c:	ldrb	r0, [r0]
   15830:	cmp	r0, #96	; 0x60
   15834:	movw	r0, #0
   15838:	moveq	r0, #1
   1583c:	tst	r0, #1
   15840:	movw	r0, #50318	; 0xc48e
   15844:	movt	r0, #1
   15848:	movw	r1, #50314	; 0xc48a
   1584c:	movt	r1, #1
   15850:	movne	r0, r1
   15854:	str	r0, [fp, #-4]
   15858:	b	15888 <close@plt+0x4808>
   1585c:	ldr	r0, [sp, #12]
   15860:	cmp	r0, #9
   15864:	movw	r0, #0
   15868:	moveq	r0, #1
   1586c:	tst	r0, #1
   15870:	movw	r0, #50290	; 0xc472
   15874:	movt	r0, #1
   15878:	movw	r1, #50286	; 0xc46e
   1587c:	movt	r1, #1
   15880:	movne	r0, r1
   15884:	str	r0, [fp, #-4]
   15888:	ldr	r0, [fp, #-4]
   1588c:	mov	sp, fp
   15890:	pop	{fp, pc}
   15894:	push	{fp, lr}
   15898:	mov	fp, sp
   1589c:	sub	sp, sp, #16
   158a0:	str	r0, [fp, #-4]
   158a4:	str	r1, [sp, #8]
   158a8:	str	r2, [sp, #4]
   158ac:	ldr	r0, [fp, #-4]
   158b0:	ldr	r1, [sp, #8]
   158b4:	ldr	r2, [sp, #4]
   158b8:	bl	158c4 <close@plt+0x4844>
   158bc:	mov	sp, fp
   158c0:	pop	{fp, pc}
   158c4:	push	{fp, lr}
   158c8:	mov	fp, sp
   158cc:	sub	sp, sp, #24
   158d0:	str	r0, [fp, #-8]
   158d4:	str	r1, [sp, #12]
   158d8:	str	r2, [sp, #8]
   158dc:	ldr	r0, [fp, #-8]
   158e0:	bl	159c4 <close@plt+0x4944>
   158e4:	str	r0, [sp, #4]
   158e8:	ldr	r0, [sp, #4]
   158ec:	movw	r1, #0
   158f0:	cmp	r0, r1
   158f4:	bne	1591c <close@plt+0x489c>
   158f8:	ldr	r0, [sp, #8]
   158fc:	cmp	r0, #0
   15900:	bls	15910 <close@plt+0x4890>
   15904:	ldr	r0, [sp, #12]
   15908:	movw	r1, #0
   1590c:	strb	r1, [r0]
   15910:	movw	r0, #22
   15914:	str	r0, [fp, #-4]
   15918:	b	15998 <close@plt+0x4918>
   1591c:	ldr	r0, [sp, #4]
   15920:	bl	10fa8 <strlen@plt>
   15924:	str	r0, [sp]
   15928:	ldr	r0, [sp]
   1592c:	ldr	r1, [sp, #8]
   15930:	cmp	r0, r1
   15934:	bcs	15958 <close@plt+0x48d8>
   15938:	ldr	r0, [sp, #12]
   1593c:	ldr	r1, [sp, #4]
   15940:	ldr	r2, [sp]
   15944:	add	r2, r2, #1
   15948:	bl	10e94 <memcpy@plt>
   1594c:	movw	r0, #0
   15950:	str	r0, [fp, #-4]
   15954:	b	15998 <close@plt+0x4918>
   15958:	ldr	r0, [sp, #8]
   1595c:	cmp	r0, #0
   15960:	bls	15990 <close@plt+0x4910>
   15964:	ldr	r0, [sp, #12]
   15968:	ldr	r1, [sp, #4]
   1596c:	ldr	r2, [sp, #8]
   15970:	sub	r2, r2, #1
   15974:	bl	10e94 <memcpy@plt>
   15978:	ldr	r0, [sp, #12]
   1597c:	ldr	r1, [sp, #8]
   15980:	sub	r1, r1, #1
   15984:	add	r0, r0, r1
   15988:	movw	r1, #0
   1598c:	strb	r1, [r0]
   15990:	movw	r0, #34	; 0x22
   15994:	str	r0, [fp, #-4]
   15998:	ldr	r0, [fp, #-4]
   1599c:	mov	sp, fp
   159a0:	pop	{fp, pc}
   159a4:	push	{fp, lr}
   159a8:	mov	fp, sp
   159ac:	sub	sp, sp, #8
   159b0:	str	r0, [sp, #4]
   159b4:	ldr	r0, [sp, #4]
   159b8:	bl	159c4 <close@plt+0x4944>
   159bc:	mov	sp, fp
   159c0:	pop	{fp, pc}
   159c4:	push	{fp, lr}
   159c8:	mov	fp, sp
   159cc:	sub	sp, sp, #8
   159d0:	str	r0, [sp, #4]
   159d4:	ldr	r0, [sp, #4]
   159d8:	movw	r1, #0
   159dc:	bl	11014 <setlocale@plt>
   159e0:	str	r0, [sp]
   159e4:	ldr	r0, [sp]
   159e8:	mov	sp, fp
   159ec:	pop	{fp, pc}
   159f0:	push	{fp, lr}
   159f4:	mov	fp, sp
   159f8:	sub	sp, sp, #8
   159fc:	str	r0, [sp, #4]
   15a00:	ldr	r0, [sp, #4]
   15a04:	movw	r1, #0
   15a08:	movw	r2, #3
   15a0c:	bl	19588 <close@plt+0x8508>
   15a10:	mov	sp, fp
   15a14:	pop	{fp, pc}
   15a18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a1c:	add	fp, sp, #28
   15a20:	sub	sp, sp, #196	; 0xc4
   15a24:	ldr	ip, [fp, #12]
   15a28:	ldr	lr, [fp, #8]
   15a2c:	str	r0, [fp, #-32]	; 0xffffffe0
   15a30:	str	r1, [fp, #-36]	; 0xffffffdc
   15a34:	str	r2, [fp, #-40]	; 0xffffffd8
   15a38:	str	r3, [fp, #-44]	; 0xffffffd4
   15a3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15a40:	movw	r1, #0
   15a44:	cmp	r0, r1
   15a48:	beq	15a7c <close@plt+0x49fc>
   15a4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15a50:	ldr	r2, [fp, #-36]	; 0xffffffdc
   15a54:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15a58:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15a5c:	movw	ip, #50408	; 0xc4e8
   15a60:	movt	ip, #1
   15a64:	str	r1, [fp, #-48]	; 0xffffffd0
   15a68:	mov	r1, ip
   15a6c:	ldr	ip, [fp, #-48]	; 0xffffffd0
   15a70:	str	ip, [sp]
   15a74:	bl	10fb4 <fprintf@plt>
   15a78:	b	15a94 <close@plt+0x4a14>
   15a7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15a80:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15a84:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15a88:	movw	r1, #50420	; 0xc4f4
   15a8c:	movt	r1, #1
   15a90:	bl	10fb4 <fprintf@plt>
   15a94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15a98:	movw	r1, #50427	; 0xc4fb
   15a9c:	movt	r1, #1
   15aa0:	str	r0, [fp, #-52]	; 0xffffffcc
   15aa4:	mov	r0, r1
   15aa8:	bl	10f9c <gettext@plt>
   15aac:	movw	r1, #51145	; 0xc7c9
   15ab0:	movt	r1, #1
   15ab4:	movw	r3, #2022	; 0x7e6
   15ab8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15abc:	str	r0, [fp, #-56]	; 0xffffffc8
   15ac0:	mov	r0, r2
   15ac4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   15ac8:	bl	10fb4 <fprintf@plt>
   15acc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15ad0:	movw	r2, #49769	; 0xc269
   15ad4:	movt	r2, #1
   15ad8:	str	r0, [fp, #-60]	; 0xffffffc4
   15adc:	mov	r0, r2
   15ae0:	str	r2, [fp, #-64]	; 0xffffffc0
   15ae4:	bl	10e34 <fputs_unlocked@plt>
   15ae8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15aec:	movw	r2, #50431	; 0xc4ff
   15af0:	movt	r2, #1
   15af4:	str	r0, [fp, #-68]	; 0xffffffbc
   15af8:	mov	r0, r2
   15afc:	str	r1, [fp, #-72]	; 0xffffffb8
   15b00:	bl	10f9c <gettext@plt>
   15b04:	movw	r2, #50602	; 0xc5aa
   15b08:	movt	r2, #1
   15b0c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   15b10:	str	r0, [fp, #-76]	; 0xffffffb4
   15b14:	mov	r0, r1
   15b18:	ldr	r1, [fp, #-76]	; 0xffffffb4
   15b1c:	bl	10fb4 <fprintf@plt>
   15b20:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15b24:	ldr	r2, [fp, #-64]	; 0xffffffc0
   15b28:	str	r0, [fp, #-80]	; 0xffffffb0
   15b2c:	mov	r0, r2
   15b30:	bl	10e34 <fputs_unlocked@plt>
   15b34:	ldr	r1, [fp, #12]
   15b38:	cmp	r1, #9
   15b3c:	str	r1, [fp, #-84]	; 0xffffffac
   15b40:	bhi	15f5c <close@plt+0x4edc>
   15b44:	add	r0, pc, #8
   15b48:	ldr	r1, [fp, #-84]	; 0xffffffac
   15b4c:	ldr	r0, [r0, r1, lsl #2]
   15b50:	mov	pc, r0
   15b54:	andeq	r5, r1, ip, ror fp
   15b58:	andeq	r5, r1, r0, lsl #23
   15b5c:			; <UNDEFINED> instruction: 0x00015bb8
   15b60:	strdeq	r5, [r1], -r8
   15b64:	andeq	r5, r1, r0, asr ip
   15b68:			; <UNDEFINED> instruction: 0x00015cb4
   15b6c:	andeq	r5, r1, r4, lsr #26
   15b70:	andeq	r5, r1, r0, lsr #27
   15b74:	andeq	r5, r1, r8, lsr #28
   15b78:			; <UNDEFINED> instruction: 0x00015ebc
   15b7c:	b	15ff8 <close@plt+0x4f78>
   15b80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15b84:	movw	r1, #50636	; 0xc5cc
   15b88:	movt	r1, #1
   15b8c:	str	r0, [fp, #-88]	; 0xffffffa8
   15b90:	mov	r0, r1
   15b94:	bl	10f9c <gettext@plt>
   15b98:	ldr	r1, [fp, #8]
   15b9c:	ldr	r2, [r1]
   15ba0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   15ba4:	str	r0, [fp, #-92]	; 0xffffffa4
   15ba8:	mov	r0, r1
   15bac:	ldr	r1, [fp, #-92]	; 0xffffffa4
   15bb0:	bl	10fb4 <fprintf@plt>
   15bb4:	b	15ff8 <close@plt+0x4f78>
   15bb8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15bbc:	movw	r1, #50652	; 0xc5dc
   15bc0:	movt	r1, #1
   15bc4:	str	r0, [fp, #-96]	; 0xffffffa0
   15bc8:	mov	r0, r1
   15bcc:	bl	10f9c <gettext@plt>
   15bd0:	ldr	r1, [fp, #8]
   15bd4:	ldr	r2, [r1]
   15bd8:	ldr	r1, [fp, #8]
   15bdc:	ldr	r3, [r1, #4]
   15be0:	ldr	r1, [fp, #-96]	; 0xffffffa0
   15be4:	str	r0, [fp, #-100]	; 0xffffff9c
   15be8:	mov	r0, r1
   15bec:	ldr	r1, [fp, #-100]	; 0xffffff9c
   15bf0:	bl	10fb4 <fprintf@plt>
   15bf4:	b	15ff8 <close@plt+0x4f78>
   15bf8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15bfc:	movw	r1, #50675	; 0xc5f3
   15c00:	movt	r1, #1
   15c04:	str	r0, [fp, #-104]	; 0xffffff98
   15c08:	mov	r0, r1
   15c0c:	bl	10f9c <gettext@plt>
   15c10:	ldr	r1, [fp, #8]
   15c14:	ldr	r2, [r1]
   15c18:	ldr	r1, [fp, #8]
   15c1c:	ldr	r3, [r1, #4]
   15c20:	ldr	r1, [fp, #8]
   15c24:	ldr	r1, [r1, #8]
   15c28:	ldr	ip, [fp, #-104]	; 0xffffff98
   15c2c:	str	r0, [fp, #-108]	; 0xffffff94
   15c30:	mov	r0, ip
   15c34:	ldr	lr, [fp, #-108]	; 0xffffff94
   15c38:	str	r1, [sp, #112]	; 0x70
   15c3c:	mov	r1, lr
   15c40:	ldr	r4, [sp, #112]	; 0x70
   15c44:	str	r4, [sp]
   15c48:	bl	10fb4 <fprintf@plt>
   15c4c:	b	15ff8 <close@plt+0x4f78>
   15c50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15c54:	movw	r1, #50703	; 0xc60f
   15c58:	movt	r1, #1
   15c5c:	str	r0, [sp, #108]	; 0x6c
   15c60:	mov	r0, r1
   15c64:	bl	10f9c <gettext@plt>
   15c68:	ldr	r1, [fp, #8]
   15c6c:	ldr	r2, [r1]
   15c70:	ldr	r1, [fp, #8]
   15c74:	ldr	r3, [r1, #4]
   15c78:	ldr	r1, [fp, #8]
   15c7c:	ldr	r1, [r1, #8]
   15c80:	ldr	ip, [fp, #8]
   15c84:	ldr	ip, [ip, #12]
   15c88:	ldr	lr, [sp, #108]	; 0x6c
   15c8c:	str	r0, [sp, #104]	; 0x68
   15c90:	mov	r0, lr
   15c94:	ldr	r4, [sp, #104]	; 0x68
   15c98:	str	r1, [sp, #100]	; 0x64
   15c9c:	mov	r1, r4
   15ca0:	ldr	r5, [sp, #100]	; 0x64
   15ca4:	str	r5, [sp]
   15ca8:	str	ip, [sp, #4]
   15cac:	bl	10fb4 <fprintf@plt>
   15cb0:	b	15ff8 <close@plt+0x4f78>
   15cb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15cb8:	movw	r1, #50735	; 0xc62f
   15cbc:	movt	r1, #1
   15cc0:	str	r0, [sp, #96]	; 0x60
   15cc4:	mov	r0, r1
   15cc8:	bl	10f9c <gettext@plt>
   15ccc:	ldr	r1, [fp, #8]
   15cd0:	ldr	r2, [r1]
   15cd4:	ldr	r1, [fp, #8]
   15cd8:	ldr	r3, [r1, #4]
   15cdc:	ldr	r1, [fp, #8]
   15ce0:	ldr	r1, [r1, #8]
   15ce4:	ldr	ip, [fp, #8]
   15ce8:	ldr	ip, [ip, #12]
   15cec:	ldr	lr, [fp, #8]
   15cf0:	ldr	lr, [lr, #16]
   15cf4:	ldr	r4, [sp, #96]	; 0x60
   15cf8:	str	r0, [sp, #92]	; 0x5c
   15cfc:	mov	r0, r4
   15d00:	ldr	r5, [sp, #92]	; 0x5c
   15d04:	str	r1, [sp, #88]	; 0x58
   15d08:	mov	r1, r5
   15d0c:	ldr	r6, [sp, #88]	; 0x58
   15d10:	str	r6, [sp]
   15d14:	str	ip, [sp, #4]
   15d18:	str	lr, [sp, #8]
   15d1c:	bl	10fb4 <fprintf@plt>
   15d20:	b	15ff8 <close@plt+0x4f78>
   15d24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15d28:	movw	r1, #50771	; 0xc653
   15d2c:	movt	r1, #1
   15d30:	str	r0, [sp, #84]	; 0x54
   15d34:	mov	r0, r1
   15d38:	bl	10f9c <gettext@plt>
   15d3c:	ldr	r1, [fp, #8]
   15d40:	ldr	r2, [r1]
   15d44:	ldr	r1, [fp, #8]
   15d48:	ldr	r3, [r1, #4]
   15d4c:	ldr	r1, [fp, #8]
   15d50:	ldr	r1, [r1, #8]
   15d54:	ldr	ip, [fp, #8]
   15d58:	ldr	ip, [ip, #12]
   15d5c:	ldr	lr, [fp, #8]
   15d60:	ldr	lr, [lr, #16]
   15d64:	ldr	r4, [fp, #8]
   15d68:	ldr	r4, [r4, #20]
   15d6c:	ldr	r5, [sp, #84]	; 0x54
   15d70:	str	r0, [sp, #80]	; 0x50
   15d74:	mov	r0, r5
   15d78:	ldr	r6, [sp, #80]	; 0x50
   15d7c:	str	r1, [sp, #76]	; 0x4c
   15d80:	mov	r1, r6
   15d84:	ldr	r7, [sp, #76]	; 0x4c
   15d88:	str	r7, [sp]
   15d8c:	str	ip, [sp, #4]
   15d90:	str	lr, [sp, #8]
   15d94:	str	r4, [sp, #12]
   15d98:	bl	10fb4 <fprintf@plt>
   15d9c:	b	15ff8 <close@plt+0x4f78>
   15da0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15da4:	movw	r1, #50811	; 0xc67b
   15da8:	movt	r1, #1
   15dac:	str	r0, [sp, #72]	; 0x48
   15db0:	mov	r0, r1
   15db4:	bl	10f9c <gettext@plt>
   15db8:	ldr	r1, [fp, #8]
   15dbc:	ldr	r2, [r1]
   15dc0:	ldr	r1, [fp, #8]
   15dc4:	ldr	r3, [r1, #4]
   15dc8:	ldr	r1, [fp, #8]
   15dcc:	ldr	r1, [r1, #8]
   15dd0:	ldr	ip, [fp, #8]
   15dd4:	ldr	ip, [ip, #12]
   15dd8:	ldr	lr, [fp, #8]
   15ddc:	ldr	lr, [lr, #16]
   15de0:	ldr	r4, [fp, #8]
   15de4:	ldr	r4, [r4, #20]
   15de8:	ldr	r5, [fp, #8]
   15dec:	ldr	r5, [r5, #24]
   15df0:	ldr	r6, [sp, #72]	; 0x48
   15df4:	str	r0, [sp, #68]	; 0x44
   15df8:	mov	r0, r6
   15dfc:	ldr	r7, [sp, #68]	; 0x44
   15e00:	str	r1, [sp, #64]	; 0x40
   15e04:	mov	r1, r7
   15e08:	ldr	r8, [sp, #64]	; 0x40
   15e0c:	str	r8, [sp]
   15e10:	str	ip, [sp, #4]
   15e14:	str	lr, [sp, #8]
   15e18:	str	r4, [sp, #12]
   15e1c:	str	r5, [sp, #16]
   15e20:	bl	10fb4 <fprintf@plt>
   15e24:	b	15ff8 <close@plt+0x4f78>
   15e28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e2c:	movw	r1, #50855	; 0xc6a7
   15e30:	movt	r1, #1
   15e34:	str	r0, [sp, #60]	; 0x3c
   15e38:	mov	r0, r1
   15e3c:	bl	10f9c <gettext@plt>
   15e40:	ldr	r1, [fp, #8]
   15e44:	ldr	r2, [r1]
   15e48:	ldr	r1, [fp, #8]
   15e4c:	ldr	r3, [r1, #4]
   15e50:	ldr	r1, [fp, #8]
   15e54:	ldr	r1, [r1, #8]
   15e58:	ldr	ip, [fp, #8]
   15e5c:	ldr	ip, [ip, #12]
   15e60:	ldr	lr, [fp, #8]
   15e64:	ldr	lr, [lr, #16]
   15e68:	ldr	r4, [fp, #8]
   15e6c:	ldr	r4, [r4, #20]
   15e70:	ldr	r5, [fp, #8]
   15e74:	ldr	r5, [r5, #24]
   15e78:	ldr	r6, [fp, #8]
   15e7c:	ldr	r6, [r6, #28]
   15e80:	ldr	r7, [sp, #60]	; 0x3c
   15e84:	str	r0, [sp, #56]	; 0x38
   15e88:	mov	r0, r7
   15e8c:	ldr	r8, [sp, #56]	; 0x38
   15e90:	str	r1, [sp, #52]	; 0x34
   15e94:	mov	r1, r8
   15e98:	ldr	r9, [sp, #52]	; 0x34
   15e9c:	str	r9, [sp]
   15ea0:	str	ip, [sp, #4]
   15ea4:	str	lr, [sp, #8]
   15ea8:	str	r4, [sp, #12]
   15eac:	str	r5, [sp, #16]
   15eb0:	str	r6, [sp, #20]
   15eb4:	bl	10fb4 <fprintf@plt>
   15eb8:	b	15ff8 <close@plt+0x4f78>
   15ebc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15ec0:	movw	r1, #50903	; 0xc6d7
   15ec4:	movt	r1, #1
   15ec8:	str	r0, [sp, #48]	; 0x30
   15ecc:	mov	r0, r1
   15ed0:	bl	10f9c <gettext@plt>
   15ed4:	ldr	r1, [fp, #8]
   15ed8:	ldr	r2, [r1]
   15edc:	ldr	r1, [fp, #8]
   15ee0:	ldr	r3, [r1, #4]
   15ee4:	ldr	r1, [fp, #8]
   15ee8:	ldr	r1, [r1, #8]
   15eec:	ldr	ip, [fp, #8]
   15ef0:	ldr	ip, [ip, #12]
   15ef4:	ldr	lr, [fp, #8]
   15ef8:	ldr	lr, [lr, #16]
   15efc:	ldr	r4, [fp, #8]
   15f00:	ldr	r4, [r4, #20]
   15f04:	ldr	r5, [fp, #8]
   15f08:	ldr	r5, [r5, #24]
   15f0c:	ldr	r6, [fp, #8]
   15f10:	ldr	r6, [r6, #28]
   15f14:	ldr	r7, [fp, #8]
   15f18:	ldr	r7, [r7, #32]
   15f1c:	ldr	r8, [sp, #48]	; 0x30
   15f20:	str	r0, [sp, #44]	; 0x2c
   15f24:	mov	r0, r8
   15f28:	ldr	r9, [sp, #44]	; 0x2c
   15f2c:	str	r1, [sp, #40]	; 0x28
   15f30:	mov	r1, r9
   15f34:	ldr	sl, [sp, #40]	; 0x28
   15f38:	str	sl, [sp]
   15f3c:	str	ip, [sp, #4]
   15f40:	str	lr, [sp, #8]
   15f44:	str	r4, [sp, #12]
   15f48:	str	r5, [sp, #16]
   15f4c:	str	r6, [sp, #20]
   15f50:	str	r7, [sp, #24]
   15f54:	bl	10fb4 <fprintf@plt>
   15f58:	b	15ff8 <close@plt+0x4f78>
   15f5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15f60:	movw	r1, #50955	; 0xc70b
   15f64:	movt	r1, #1
   15f68:	str	r0, [sp, #36]	; 0x24
   15f6c:	mov	r0, r1
   15f70:	bl	10f9c <gettext@plt>
   15f74:	ldr	r1, [fp, #8]
   15f78:	ldr	r2, [r1]
   15f7c:	ldr	r1, [fp, #8]
   15f80:	ldr	r3, [r1, #4]
   15f84:	ldr	r1, [fp, #8]
   15f88:	ldr	r1, [r1, #8]
   15f8c:	ldr	ip, [fp, #8]
   15f90:	ldr	ip, [ip, #12]
   15f94:	ldr	lr, [fp, #8]
   15f98:	ldr	lr, [lr, #16]
   15f9c:	ldr	r4, [fp, #8]
   15fa0:	ldr	r4, [r4, #20]
   15fa4:	ldr	r5, [fp, #8]
   15fa8:	ldr	r5, [r5, #24]
   15fac:	ldr	r6, [fp, #8]
   15fb0:	ldr	r6, [r6, #28]
   15fb4:	ldr	r7, [fp, #8]
   15fb8:	ldr	r7, [r7, #32]
   15fbc:	ldr	r8, [sp, #36]	; 0x24
   15fc0:	str	r0, [sp, #32]
   15fc4:	mov	r0, r8
   15fc8:	ldr	r9, [sp, #32]
   15fcc:	str	r1, [sp, #28]
   15fd0:	mov	r1, r9
   15fd4:	ldr	sl, [sp, #28]
   15fd8:	str	sl, [sp]
   15fdc:	str	ip, [sp, #4]
   15fe0:	str	lr, [sp, #8]
   15fe4:	str	r4, [sp, #12]
   15fe8:	str	r5, [sp, #16]
   15fec:	str	r6, [sp, #20]
   15ff0:	str	r7, [sp, #24]
   15ff4:	bl	10fb4 <fprintf@plt>
   15ff8:	sub	sp, fp, #28
   15ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16000:	push	{fp, lr}
   16004:	mov	fp, sp
   16008:	sub	sp, sp, #32
   1600c:	ldr	ip, [fp, #8]
   16010:	str	r0, [fp, #-4]
   16014:	str	r1, [fp, #-8]
   16018:	str	r2, [fp, #-12]
   1601c:	str	r3, [sp, #16]
   16020:	movw	r0, #0
   16024:	str	r0, [sp, #12]
   16028:	ldr	r0, [fp, #8]
   1602c:	ldr	r1, [sp, #12]
   16030:	add	r0, r0, r1, lsl #2
   16034:	ldr	r0, [r0]
   16038:	movw	r1, #0
   1603c:	cmp	r0, r1
   16040:	beq	16058 <close@plt+0x4fd8>
   16044:	b	16048 <close@plt+0x4fc8>
   16048:	ldr	r0, [sp, #12]
   1604c:	add	r0, r0, #1
   16050:	str	r0, [sp, #12]
   16054:	b	16028 <close@plt+0x4fa8>
   16058:	ldr	r0, [fp, #-4]
   1605c:	ldr	r1, [fp, #-8]
   16060:	ldr	r2, [fp, #-12]
   16064:	ldr	r3, [sp, #16]
   16068:	ldr	ip, [fp, #8]
   1606c:	ldr	lr, [sp, #12]
   16070:	str	ip, [sp]
   16074:	str	lr, [sp, #4]
   16078:	bl	15a18 <close@plt+0x4998>
   1607c:	mov	sp, fp
   16080:	pop	{fp, pc}
   16084:	push	{fp, lr}
   16088:	mov	fp, sp
   1608c:	sub	sp, sp, #80	; 0x50
   16090:	ldr	ip, [fp, #8]
   16094:	str	ip, [fp, #-4]
   16098:	str	r0, [fp, #-8]
   1609c:	str	r1, [fp, #-12]
   160a0:	str	r2, [fp, #-16]
   160a4:	str	r3, [fp, #-20]	; 0xffffffec
   160a8:	movw	r0, #0
   160ac:	str	r0, [fp, #-24]	; 0xffffffe8
   160b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   160b4:	cmp	r0, #10
   160b8:	movw	r0, #0
   160bc:	str	r0, [sp, #12]
   160c0:	bcs	160f8 <close@plt+0x5078>
   160c4:	ldr	r0, [fp, #-4]
   160c8:	add	r1, r0, #4
   160cc:	str	r1, [fp, #-4]
   160d0:	ldr	r0, [r0]
   160d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   160d8:	add	r2, sp, #16
   160dc:	add	r1, r2, r1, lsl #2
   160e0:	str	r0, [r1]
   160e4:	movw	r1, #0
   160e8:	cmp	r0, r1
   160ec:	movw	r0, #0
   160f0:	movne	r0, #1
   160f4:	str	r0, [sp, #12]
   160f8:	ldr	r0, [sp, #12]
   160fc:	tst	r0, #1
   16100:	beq	16118 <close@plt+0x5098>
   16104:	b	16108 <close@plt+0x5088>
   16108:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1610c:	add	r0, r0, #1
   16110:	str	r0, [fp, #-24]	; 0xffffffe8
   16114:	b	160b0 <close@plt+0x5030>
   16118:	add	r0, sp, #16
   1611c:	ldr	r1, [fp, #-8]
   16120:	ldr	r2, [fp, #-12]
   16124:	ldr	r3, [fp, #-16]
   16128:	ldr	ip, [fp, #-20]	; 0xffffffec
   1612c:	ldr	lr, [fp, #-24]	; 0xffffffe8
   16130:	str	r0, [sp, #8]
   16134:	mov	r0, r1
   16138:	mov	r1, r2
   1613c:	mov	r2, r3
   16140:	mov	r3, ip
   16144:	ldr	ip, [sp, #8]
   16148:	str	ip, [sp]
   1614c:	str	lr, [sp, #4]
   16150:	bl	15a18 <close@plt+0x4998>
   16154:	mov	sp, fp
   16158:	pop	{fp, pc}
   1615c:	push	{fp, lr}
   16160:	mov	fp, sp
   16164:	sub	sp, sp, #24
   16168:	str	r0, [fp, #-4]
   1616c:	str	r1, [fp, #-8]
   16170:	str	r2, [sp, #12]
   16174:	str	r3, [sp, #8]
   16178:	add	r0, fp, #8
   1617c:	str	r0, [sp, #4]
   16180:	ldr	r0, [fp, #-4]
   16184:	ldr	r1, [fp, #-8]
   16188:	ldr	r2, [sp, #12]
   1618c:	ldr	r3, [sp, #8]
   16190:	ldr	ip, [sp, #4]
   16194:	mov	lr, sp
   16198:	str	ip, [lr]
   1619c:	bl	16084 <close@plt+0x5004>
   161a0:	add	r0, sp, #4
   161a4:	mov	sp, fp
   161a8:	pop	{fp, pc}
   161ac:	push	{fp, lr}
   161b0:	mov	fp, sp
   161b4:	sub	sp, sp, #16
   161b8:	movw	r0, #53588	; 0xd154
   161bc:	movt	r0, #2
   161c0:	ldr	r1, [r0]
   161c4:	movw	r0, #49769	; 0xc269
   161c8:	movt	r0, #1
   161cc:	bl	10e34 <fputs_unlocked@plt>
   161d0:	movw	r1, #51015	; 0xc747
   161d4:	movt	r1, #1
   161d8:	str	r0, [fp, #-4]
   161dc:	mov	r0, r1
   161e0:	bl	10f9c <gettext@plt>
   161e4:	movw	r1, #51035	; 0xc75b
   161e8:	movt	r1, #1
   161ec:	bl	10e64 <printf@plt>
   161f0:	movw	r1, #51057	; 0xc771
   161f4:	movt	r1, #1
   161f8:	str	r0, [sp, #8]
   161fc:	mov	r0, r1
   16200:	bl	10f9c <gettext@plt>
   16204:	movw	r1, #49352	; 0xc0c8
   16208:	movt	r1, #1
   1620c:	movw	r2, #49578	; 0xc1aa
   16210:	movt	r2, #1
   16214:	bl	10e64 <printf@plt>
   16218:	movw	r1, #51077	; 0xc785
   1621c:	movt	r1, #1
   16220:	str	r0, [sp, #4]
   16224:	mov	r0, r1
   16228:	bl	10f9c <gettext@plt>
   1622c:	movw	r1, #51116	; 0xc7ac
   16230:	movt	r1, #1
   16234:	bl	10e64 <printf@plt>
   16238:	mov	sp, fp
   1623c:	pop	{fp, pc}
   16240:	push	{fp, lr}
   16244:	mov	fp, sp
   16248:	sub	sp, sp, #16
   1624c:	str	r0, [fp, #-4]
   16250:	str	r1, [sp, #8]
   16254:	str	r2, [sp, #4]
   16258:	ldr	r0, [fp, #-4]
   1625c:	ldr	r1, [sp, #8]
   16260:	ldr	r2, [sp, #4]
   16264:	bl	16270 <close@plt+0x51f0>
   16268:	mov	sp, fp
   1626c:	pop	{fp, pc}
   16270:	push	{fp, lr}
   16274:	mov	fp, sp
   16278:	sub	sp, sp, #16
   1627c:	str	r0, [fp, #-4]
   16280:	str	r1, [sp, #8]
   16284:	str	r2, [sp, #4]
   16288:	ldr	r0, [fp, #-4]
   1628c:	ldr	r1, [sp, #8]
   16290:	ldr	r2, [sp, #4]
   16294:	bl	19f30 <close@plt+0x8eb0>
   16298:	str	r0, [sp]
   1629c:	ldr	r0, [sp]
   162a0:	movw	r1, #0
   162a4:	cmp	r0, r1
   162a8:	bne	162d8 <close@plt+0x5258>
   162ac:	ldr	r0, [fp, #-4]
   162b0:	movw	r1, #0
   162b4:	cmp	r0, r1
   162b8:	beq	162d4 <close@plt+0x5254>
   162bc:	ldr	r0, [sp, #8]
   162c0:	cmp	r0, #0
   162c4:	beq	162d8 <close@plt+0x5258>
   162c8:	ldr	r0, [sp, #4]
   162cc:	cmp	r0, #0
   162d0:	beq	162d8 <close@plt+0x5258>
   162d4:	bl	1901c <close@plt+0x7f9c>
   162d8:	ldr	r0, [sp]
   162dc:	mov	sp, fp
   162e0:	pop	{fp, pc}
   162e4:	push	{fp, lr}
   162e8:	mov	fp, sp
   162ec:	sub	sp, sp, #8
   162f0:	str	r0, [sp, #4]
   162f4:	ldr	r0, [sp, #4]
   162f8:	bl	192ec <close@plt+0x826c>
   162fc:	bl	16308 <close@plt+0x5288>
   16300:	mov	sp, fp
   16304:	pop	{fp, pc}
   16308:	push	{fp, lr}
   1630c:	mov	fp, sp
   16310:	sub	sp, sp, #8
   16314:	str	r0, [sp, #4]
   16318:	ldr	r0, [sp, #4]
   1631c:	movw	r1, #0
   16320:	cmp	r0, r1
   16324:	bne	1632c <close@plt+0x52ac>
   16328:	bl	1901c <close@plt+0x7f9c>
   1632c:	ldr	r0, [sp, #4]
   16330:	mov	sp, fp
   16334:	pop	{fp, pc}
   16338:	push	{fp, lr}
   1633c:	mov	fp, sp
   16340:	sub	sp, sp, #8
   16344:	str	r0, [sp, #4]
   16348:	ldr	r0, [sp, #4]
   1634c:	bl	199c4 <close@plt+0x8944>
   16350:	bl	16308 <close@plt+0x5288>
   16354:	mov	sp, fp
   16358:	pop	{fp, pc}
   1635c:	push	{fp, lr}
   16360:	mov	fp, sp
   16364:	sub	sp, sp, #8
   16368:	str	r0, [sp, #4]
   1636c:	ldr	r0, [sp, #4]
   16370:	bl	162e4 <close@plt+0x5264>
   16374:	mov	sp, fp
   16378:	pop	{fp, pc}
   1637c:	push	{fp, lr}
   16380:	mov	fp, sp
   16384:	sub	sp, sp, #16
   16388:	str	r0, [fp, #-4]
   1638c:	str	r1, [sp, #8]
   16390:	ldr	r0, [fp, #-4]
   16394:	ldr	r1, [sp, #8]
   16398:	bl	1935c <close@plt+0x82dc>
   1639c:	str	r0, [sp, #4]
   163a0:	ldr	r0, [sp, #4]
   163a4:	movw	r1, #0
   163a8:	cmp	r0, r1
   163ac:	bne	163d0 <close@plt+0x5350>
   163b0:	ldr	r0, [fp, #-4]
   163b4:	movw	r1, #0
   163b8:	cmp	r0, r1
   163bc:	beq	163cc <close@plt+0x534c>
   163c0:	ldr	r0, [sp, #8]
   163c4:	cmp	r0, #0
   163c8:	beq	163d0 <close@plt+0x5350>
   163cc:	bl	1901c <close@plt+0x7f9c>
   163d0:	ldr	r0, [sp, #4]
   163d4:	mov	sp, fp
   163d8:	pop	{fp, pc}
   163dc:	push	{fp, lr}
   163e0:	mov	fp, sp
   163e4:	sub	sp, sp, #8
   163e8:	str	r0, [sp, #4]
   163ec:	str	r1, [sp]
   163f0:	ldr	r0, [sp, #4]
   163f4:	ldr	r1, [sp]
   163f8:	bl	19a04 <close@plt+0x8984>
   163fc:	bl	16308 <close@plt+0x5288>
   16400:	mov	sp, fp
   16404:	pop	{fp, pc}
   16408:	push	{fp, lr}
   1640c:	mov	fp, sp
   16410:	sub	sp, sp, #16
   16414:	str	r0, [fp, #-4]
   16418:	str	r1, [sp, #8]
   1641c:	str	r2, [sp, #4]
   16420:	ldr	r0, [fp, #-4]
   16424:	ldr	r1, [sp, #8]
   16428:	ldr	r2, [sp, #4]
   1642c:	bl	19afc <close@plt+0x8a7c>
   16430:	bl	16308 <close@plt+0x5288>
   16434:	mov	sp, fp
   16438:	pop	{fp, pc}
   1643c:	push	{fp, lr}
   16440:	mov	fp, sp
   16444:	sub	sp, sp, #8
   16448:	str	r0, [sp, #4]
   1644c:	str	r1, [sp]
   16450:	ldr	r1, [sp, #4]
   16454:	ldr	r2, [sp]
   16458:	movw	r0, #0
   1645c:	bl	16270 <close@plt+0x51f0>
   16460:	mov	sp, fp
   16464:	pop	{fp, pc}
   16468:	push	{fp, lr}
   1646c:	mov	fp, sp
   16470:	sub	sp, sp, #8
   16474:	str	r0, [sp, #4]
   16478:	str	r1, [sp]
   1647c:	ldr	r1, [sp, #4]
   16480:	ldr	r2, [sp]
   16484:	movw	r0, #0
   16488:	bl	16408 <close@plt+0x5388>
   1648c:	mov	sp, fp
   16490:	pop	{fp, pc}
   16494:	push	{fp, lr}
   16498:	mov	fp, sp
   1649c:	sub	sp, sp, #8
   164a0:	str	r0, [sp, #4]
   164a4:	str	r1, [sp]
   164a8:	ldr	r0, [sp, #4]
   164ac:	ldr	r1, [sp]
   164b0:	movw	r2, #1
   164b4:	bl	164c0 <close@plt+0x5440>
   164b8:	mov	sp, fp
   164bc:	pop	{fp, pc}
   164c0:	push	{fp, lr}
   164c4:	mov	fp, sp
   164c8:	sub	sp, sp, #16
   164cc:	str	r0, [fp, #-4]
   164d0:	str	r1, [sp, #8]
   164d4:	str	r2, [sp, #4]
   164d8:	ldr	r0, [sp, #8]
   164dc:	ldr	r0, [r0]
   164e0:	str	r0, [sp]
   164e4:	ldr	r0, [fp, #-4]
   164e8:	movw	r1, #0
   164ec:	cmp	r0, r1
   164f0:	bne	1653c <close@plt+0x54bc>
   164f4:	ldr	r0, [sp]
   164f8:	cmp	r0, #0
   164fc:	bne	16538 <close@plt+0x54b8>
   16500:	ldr	r0, [sp, #4]
   16504:	movw	r1, #64	; 0x40
   16508:	udiv	r0, r1, r0
   1650c:	str	r0, [sp]
   16510:	ldr	r0, [sp]
   16514:	cmp	r0, #0
   16518:	movw	r0, #0
   1651c:	movne	r0, #1
   16520:	mvn	r1, #0
   16524:	eor	r0, r0, r1
   16528:	and	r0, r0, #1
   1652c:	ldr	r1, [sp]
   16530:	add	r0, r1, r0
   16534:	str	r0, [sp]
   16538:	b	1656c <close@plt+0x54ec>
   1653c:	ldr	r0, [sp]
   16540:	ldr	r1, [sp]
   16544:	lsr	r1, r1, #1
   16548:	add	r1, r1, #1
   1654c:	adds	r0, r0, r1
   16550:	mov	r1, #0
   16554:	adc	r1, r1, #0
   16558:	str	r0, [sp]
   1655c:	tst	r1, #1
   16560:	beq	16568 <close@plt+0x54e8>
   16564:	bl	1901c <close@plt+0x7f9c>
   16568:	b	1656c <close@plt+0x54ec>
   1656c:	ldr	r0, [fp, #-4]
   16570:	ldr	r1, [sp]
   16574:	ldr	r2, [sp, #4]
   16578:	bl	16270 <close@plt+0x51f0>
   1657c:	str	r0, [fp, #-4]
   16580:	ldr	r0, [sp]
   16584:	ldr	r1, [sp, #8]
   16588:	str	r0, [r1]
   1658c:	ldr	r0, [fp, #-4]
   16590:	mov	sp, fp
   16594:	pop	{fp, pc}
   16598:	push	{fp, lr}
   1659c:	mov	fp, sp
   165a0:	sub	sp, sp, #216	; 0xd8
   165a4:	ldr	ip, [fp, #8]
   165a8:	str	r0, [fp, #-4]
   165ac:	str	r1, [fp, #-8]
   165b0:	str	r2, [fp, #-12]
   165b4:	str	r3, [fp, #-16]
   165b8:	ldr	r0, [fp, #-8]
   165bc:	ldr	r0, [r0]
   165c0:	str	r0, [fp, #-20]	; 0xffffffec
   165c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   165c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   165cc:	asr	r1, r1, #1
   165d0:	add	r1, r0, r1
   165d4:	mov	r2, #1
   165d8:	cmp	r1, r0
   165dc:	movwvc	r2, #0
   165e0:	str	r1, [fp, #-24]	; 0xffffffe8
   165e4:	tst	r2, #1
   165e8:	beq	165f4 <close@plt+0x5574>
   165ec:	ldr	r0, [pc, #4036]	; 175b8 <close@plt+0x6538>
   165f0:	str	r0, [fp, #-24]	; 0xffffffe8
   165f4:	ldr	r0, [fp, #-16]
   165f8:	movw	r1, #0
   165fc:	cmp	r1, r0
   16600:	bgt	1661c <close@plt+0x559c>
   16604:	ldr	r0, [fp, #-16]
   16608:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1660c:	cmp	r0, r1
   16610:	bge	1661c <close@plt+0x559c>
   16614:	ldr	r0, [fp, #-16]
   16618:	str	r0, [fp, #-24]	; 0xffffffe8
   1661c:	b	169f4 <close@plt+0x5974>
   16620:	b	16624 <close@plt+0x55a4>
   16624:	ldr	r0, [fp, #8]
   16628:	cmp	r0, #0
   1662c:	bge	16740 <close@plt+0x56c0>
   16630:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16634:	cmp	r0, #0
   16638:	bge	166c4 <close@plt+0x5644>
   1663c:	b	16640 <close@plt+0x55c0>
   16640:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16644:	ldr	r1, [fp, #8]
   16648:	movw	r2, #127	; 0x7f
   1664c:	sdiv	r1, r2, r1
   16650:	cmp	r0, r1
   16654:	blt	167e0 <close@plt+0x5760>
   16658:	b	167f8 <close@plt+0x5778>
   1665c:	b	16660 <close@plt+0x55e0>
   16660:	ldr	r0, [pc, #4084]	; 1765c <close@plt+0x65dc>
   16664:	ldr	r1, [fp, #8]
   16668:	cmp	r1, r0
   1666c:	blt	16684 <close@plt+0x5604>
   16670:	b	16690 <close@plt+0x5610>
   16674:	ldr	r0, [fp, #8]
   16678:	movw	r1, #0
   1667c:	cmp	r1, r0
   16680:	bge	16690 <close@plt+0x5610>
   16684:	movw	r0, #0
   16688:	str	r0, [fp, #-36]	; 0xffffffdc
   1668c:	b	166a8 <close@plt+0x5628>
   16690:	ldr	r0, [fp, #8]
   16694:	movw	r1, #0
   16698:	sub	r0, r1, r0
   1669c:	movw	r1, #127	; 0x7f
   166a0:	sdiv	r0, r1, r0
   166a4:	str	r0, [fp, #-36]	; 0xffffffdc
   166a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   166ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   166b0:	mvn	r2, #0
   166b4:	sub	r1, r2, r1
   166b8:	cmp	r0, r1
   166bc:	ble	167e0 <close@plt+0x5760>
   166c0:	b	167f8 <close@plt+0x5778>
   166c4:	b	166c8 <close@plt+0x5648>
   166c8:	b	16724 <close@plt+0x56a4>
   166cc:	b	16724 <close@plt+0x56a4>
   166d0:	ldr	r0, [fp, #8]
   166d4:	cmn	r0, #1
   166d8:	bne	16724 <close@plt+0x56a4>
   166dc:	b	166e0 <close@plt+0x5660>
   166e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166e4:	mvn	r1, #127	; 0x7f
   166e8:	add	r0, r0, r1
   166ec:	movw	r1, #0
   166f0:	cmp	r1, r0
   166f4:	blt	167e0 <close@plt+0x5760>
   166f8:	b	167f8 <close@plt+0x5778>
   166fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16700:	movw	r1, #0
   16704:	cmp	r1, r0
   16708:	bge	167f8 <close@plt+0x5778>
   1670c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16710:	sub	r0, r0, #1
   16714:	movw	r1, #127	; 0x7f
   16718:	cmp	r1, r0
   1671c:	blt	167e0 <close@plt+0x5760>
   16720:	b	167f8 <close@plt+0x5778>
   16724:	ldr	r0, [fp, #8]
   16728:	mvn	r1, #127	; 0x7f
   1672c:	sdiv	r0, r1, r0
   16730:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16734:	cmp	r0, r1
   16738:	blt	167e0 <close@plt+0x5760>
   1673c:	b	167f8 <close@plt+0x5778>
   16740:	ldr	r0, [fp, #8]
   16744:	cmp	r0, #0
   16748:	bne	16750 <close@plt+0x56d0>
   1674c:	b	167f8 <close@plt+0x5778>
   16750:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16754:	cmp	r0, #0
   16758:	bge	167c8 <close@plt+0x5748>
   1675c:	b	16760 <close@plt+0x56e0>
   16760:	b	167ac <close@plt+0x572c>
   16764:	b	167ac <close@plt+0x572c>
   16768:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1676c:	cmn	r0, #1
   16770:	bne	167ac <close@plt+0x572c>
   16774:	b	16778 <close@plt+0x56f8>
   16778:	ldr	r0, [fp, #8]
   1677c:	mvn	r1, #127	; 0x7f
   16780:	add	r0, r0, r1
   16784:	movw	r1, #0
   16788:	cmp	r1, r0
   1678c:	blt	167e0 <close@plt+0x5760>
   16790:	b	167f8 <close@plt+0x5778>
   16794:	ldr	r0, [fp, #8]
   16798:	sub	r0, r0, #1
   1679c:	movw	r1, #127	; 0x7f
   167a0:	cmp	r1, r0
   167a4:	blt	167e0 <close@plt+0x5760>
   167a8:	b	167f8 <close@plt+0x5778>
   167ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167b0:	mvn	r1, #127	; 0x7f
   167b4:	sdiv	r0, r1, r0
   167b8:	ldr	r1, [fp, #8]
   167bc:	cmp	r0, r1
   167c0:	blt	167e0 <close@plt+0x5760>
   167c4:	b	167f8 <close@plt+0x5778>
   167c8:	ldr	r0, [fp, #8]
   167cc:	movw	r1, #127	; 0x7f
   167d0:	sdiv	r0, r1, r0
   167d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   167d8:	cmp	r0, r1
   167dc:	bge	167f8 <close@plt+0x5778>
   167e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167e4:	ldr	r1, [fp, #8]
   167e8:	mul	r0, r0, r1
   167ec:	sxtb	r0, r0
   167f0:	str	r0, [fp, #-28]	; 0xffffffe4
   167f4:	b	179bc <close@plt+0x693c>
   167f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167fc:	ldr	r1, [fp, #8]
   16800:	mul	r0, r0, r1
   16804:	sxtb	r0, r0
   16808:	str	r0, [fp, #-28]	; 0xffffffe4
   1680c:	b	179c8 <close@plt+0x6948>
   16810:	ldr	r0, [fp, #8]
   16814:	cmp	r0, #0
   16818:	bge	16928 <close@plt+0x58a8>
   1681c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16820:	cmp	r0, #0
   16824:	bge	168b0 <close@plt+0x5830>
   16828:	b	1682c <close@plt+0x57ac>
   1682c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16830:	ldr	r1, [fp, #8]
   16834:	movw	r2, #255	; 0xff
   16838:	sdiv	r1, r2, r1
   1683c:	cmp	r0, r1
   16840:	blt	169c4 <close@plt+0x5944>
   16844:	b	169dc <close@plt+0x595c>
   16848:	b	1684c <close@plt+0x57cc>
   1684c:	ldr	r0, [pc, #3592]	; 1765c <close@plt+0x65dc>
   16850:	ldr	r1, [fp, #8]
   16854:	cmp	r1, r0
   16858:	blt	16870 <close@plt+0x57f0>
   1685c:	b	1687c <close@plt+0x57fc>
   16860:	ldr	r0, [fp, #8]
   16864:	movw	r1, #0
   16868:	cmp	r1, r0
   1686c:	bge	1687c <close@plt+0x57fc>
   16870:	movw	r0, #0
   16874:	str	r0, [fp, #-40]	; 0xffffffd8
   16878:	b	16894 <close@plt+0x5814>
   1687c:	ldr	r0, [fp, #8]
   16880:	movw	r1, #0
   16884:	sub	r0, r1, r0
   16888:	movw	r1, #255	; 0xff
   1688c:	sdiv	r0, r1, r0
   16890:	str	r0, [fp, #-40]	; 0xffffffd8
   16894:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16898:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1689c:	mvn	r2, #0
   168a0:	sub	r1, r2, r1
   168a4:	cmp	r0, r1
   168a8:	ble	169c4 <close@plt+0x5944>
   168ac:	b	169dc <close@plt+0x595c>
   168b0:	b	168b4 <close@plt+0x5834>
   168b4:	b	1690c <close@plt+0x588c>
   168b8:	b	1690c <close@plt+0x588c>
   168bc:	ldr	r0, [fp, #8]
   168c0:	cmn	r0, #1
   168c4:	bne	1690c <close@plt+0x588c>
   168c8:	b	168cc <close@plt+0x584c>
   168cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168d0:	add	r0, r0, #0
   168d4:	movw	r1, #0
   168d8:	cmp	r1, r0
   168dc:	blt	169c4 <close@plt+0x5944>
   168e0:	b	169dc <close@plt+0x595c>
   168e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168e8:	movw	r1, #0
   168ec:	cmp	r1, r0
   168f0:	bge	169dc <close@plt+0x595c>
   168f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168f8:	sub	r0, r0, #1
   168fc:	mvn	r1, #0
   16900:	cmp	r1, r0
   16904:	blt	169c4 <close@plt+0x5944>
   16908:	b	169dc <close@plt+0x595c>
   1690c:	ldr	r0, [fp, #8]
   16910:	movw	r1, #0
   16914:	sdiv	r0, r1, r0
   16918:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1691c:	cmp	r0, r1
   16920:	blt	169c4 <close@plt+0x5944>
   16924:	b	169dc <close@plt+0x595c>
   16928:	ldr	r0, [fp, #8]
   1692c:	cmp	r0, #0
   16930:	bne	16938 <close@plt+0x58b8>
   16934:	b	169dc <close@plt+0x595c>
   16938:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1693c:	cmp	r0, #0
   16940:	bge	169ac <close@plt+0x592c>
   16944:	b	16948 <close@plt+0x58c8>
   16948:	b	16990 <close@plt+0x5910>
   1694c:	b	16990 <close@plt+0x5910>
   16950:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16954:	cmn	r0, #1
   16958:	bne	16990 <close@plt+0x5910>
   1695c:	b	16960 <close@plt+0x58e0>
   16960:	ldr	r0, [fp, #8]
   16964:	add	r0, r0, #0
   16968:	movw	r1, #0
   1696c:	cmp	r1, r0
   16970:	blt	169c4 <close@plt+0x5944>
   16974:	b	169dc <close@plt+0x595c>
   16978:	ldr	r0, [fp, #8]
   1697c:	sub	r0, r0, #1
   16980:	mvn	r1, #0
   16984:	cmp	r1, r0
   16988:	blt	169c4 <close@plt+0x5944>
   1698c:	b	169dc <close@plt+0x595c>
   16990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16994:	movw	r1, #0
   16998:	sdiv	r0, r1, r0
   1699c:	ldr	r1, [fp, #8]
   169a0:	cmp	r0, r1
   169a4:	blt	169c4 <close@plt+0x5944>
   169a8:	b	169dc <close@plt+0x595c>
   169ac:	ldr	r0, [fp, #8]
   169b0:	movw	r1, #255	; 0xff
   169b4:	sdiv	r0, r1, r0
   169b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   169bc:	cmp	r0, r1
   169c0:	bge	169dc <close@plt+0x595c>
   169c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   169c8:	ldr	r1, [fp, #8]
   169cc:	mul	r0, r0, r1
   169d0:	and	r0, r0, #255	; 0xff
   169d4:	str	r0, [fp, #-28]	; 0xffffffe4
   169d8:	b	179bc <close@plt+0x693c>
   169dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   169e0:	ldr	r1, [fp, #8]
   169e4:	mul	r0, r0, r1
   169e8:	and	r0, r0, #255	; 0xff
   169ec:	str	r0, [fp, #-28]	; 0xffffffe4
   169f0:	b	179c8 <close@plt+0x6948>
   169f4:	b	16dcc <close@plt+0x5d4c>
   169f8:	b	169fc <close@plt+0x597c>
   169fc:	ldr	r0, [fp, #8]
   16a00:	cmp	r0, #0
   16a04:	bge	16b18 <close@plt+0x5a98>
   16a08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a0c:	cmp	r0, #0
   16a10:	bge	16a9c <close@plt+0x5a1c>
   16a14:	b	16a18 <close@plt+0x5998>
   16a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a1c:	ldr	r1, [fp, #8]
   16a20:	movw	r2, #32767	; 0x7fff
   16a24:	sdiv	r1, r2, r1
   16a28:	cmp	r0, r1
   16a2c:	blt	16bb8 <close@plt+0x5b38>
   16a30:	b	16bd0 <close@plt+0x5b50>
   16a34:	b	16a38 <close@plt+0x59b8>
   16a38:	ldr	r0, [pc, #3100]	; 1765c <close@plt+0x65dc>
   16a3c:	ldr	r1, [fp, #8]
   16a40:	cmp	r1, r0
   16a44:	blt	16a5c <close@plt+0x59dc>
   16a48:	b	16a68 <close@plt+0x59e8>
   16a4c:	ldr	r0, [fp, #8]
   16a50:	movw	r1, #0
   16a54:	cmp	r1, r0
   16a58:	bge	16a68 <close@plt+0x59e8>
   16a5c:	movw	r0, #0
   16a60:	str	r0, [fp, #-44]	; 0xffffffd4
   16a64:	b	16a80 <close@plt+0x5a00>
   16a68:	ldr	r0, [fp, #8]
   16a6c:	movw	r1, #0
   16a70:	sub	r0, r1, r0
   16a74:	movw	r1, #32767	; 0x7fff
   16a78:	sdiv	r0, r1, r0
   16a7c:	str	r0, [fp, #-44]	; 0xffffffd4
   16a80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16a84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16a88:	mvn	r2, #0
   16a8c:	sub	r1, r2, r1
   16a90:	cmp	r0, r1
   16a94:	ble	16bb8 <close@plt+0x5b38>
   16a98:	b	16bd0 <close@plt+0x5b50>
   16a9c:	b	16aa0 <close@plt+0x5a20>
   16aa0:	b	16afc <close@plt+0x5a7c>
   16aa4:	b	16afc <close@plt+0x5a7c>
   16aa8:	ldr	r0, [fp, #8]
   16aac:	cmn	r0, #1
   16ab0:	bne	16afc <close@plt+0x5a7c>
   16ab4:	b	16ab8 <close@plt+0x5a38>
   16ab8:	ldr	r0, [pc, #4068]	; 17aa4 <close@plt+0x6a24>
   16abc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ac0:	add	r0, r1, r0
   16ac4:	movw	r1, #0
   16ac8:	cmp	r1, r0
   16acc:	blt	16bb8 <close@plt+0x5b38>
   16ad0:	b	16bd0 <close@plt+0x5b50>
   16ad4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ad8:	movw	r1, #0
   16adc:	cmp	r1, r0
   16ae0:	bge	16bd0 <close@plt+0x5b50>
   16ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ae8:	sub	r0, r0, #1
   16aec:	movw	r1, #32767	; 0x7fff
   16af0:	cmp	r1, r0
   16af4:	blt	16bb8 <close@plt+0x5b38>
   16af8:	b	16bd0 <close@plt+0x5b50>
   16afc:	ldr	r0, [pc, #4000]	; 17aa4 <close@plt+0x6a24>
   16b00:	ldr	r1, [fp, #8]
   16b04:	sdiv	r0, r0, r1
   16b08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16b0c:	cmp	r0, r1
   16b10:	blt	16bb8 <close@plt+0x5b38>
   16b14:	b	16bd0 <close@plt+0x5b50>
   16b18:	ldr	r0, [fp, #8]
   16b1c:	cmp	r0, #0
   16b20:	bne	16b28 <close@plt+0x5aa8>
   16b24:	b	16bd0 <close@plt+0x5b50>
   16b28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b2c:	cmp	r0, #0
   16b30:	bge	16ba0 <close@plt+0x5b20>
   16b34:	b	16b38 <close@plt+0x5ab8>
   16b38:	b	16b84 <close@plt+0x5b04>
   16b3c:	b	16b84 <close@plt+0x5b04>
   16b40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b44:	cmn	r0, #1
   16b48:	bne	16b84 <close@plt+0x5b04>
   16b4c:	b	16b50 <close@plt+0x5ad0>
   16b50:	ldr	r0, [pc, #3916]	; 17aa4 <close@plt+0x6a24>
   16b54:	ldr	r1, [fp, #8]
   16b58:	add	r0, r1, r0
   16b5c:	movw	r1, #0
   16b60:	cmp	r1, r0
   16b64:	blt	16bb8 <close@plt+0x5b38>
   16b68:	b	16bd0 <close@plt+0x5b50>
   16b6c:	ldr	r0, [fp, #8]
   16b70:	sub	r0, r0, #1
   16b74:	movw	r1, #32767	; 0x7fff
   16b78:	cmp	r1, r0
   16b7c:	blt	16bb8 <close@plt+0x5b38>
   16b80:	b	16bd0 <close@plt+0x5b50>
   16b84:	ldr	r0, [pc, #3864]	; 17aa4 <close@plt+0x6a24>
   16b88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16b8c:	sdiv	r0, r0, r1
   16b90:	ldr	r1, [fp, #8]
   16b94:	cmp	r0, r1
   16b98:	blt	16bb8 <close@plt+0x5b38>
   16b9c:	b	16bd0 <close@plt+0x5b50>
   16ba0:	ldr	r0, [fp, #8]
   16ba4:	movw	r1, #32767	; 0x7fff
   16ba8:	sdiv	r0, r1, r0
   16bac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16bb0:	cmp	r0, r1
   16bb4:	bge	16bd0 <close@plt+0x5b50>
   16bb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bbc:	ldr	r1, [fp, #8]
   16bc0:	mul	r0, r0, r1
   16bc4:	sxth	r0, r0
   16bc8:	str	r0, [fp, #-28]	; 0xffffffe4
   16bcc:	b	179bc <close@plt+0x693c>
   16bd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bd4:	ldr	r1, [fp, #8]
   16bd8:	mul	r0, r0, r1
   16bdc:	sxth	r0, r0
   16be0:	str	r0, [fp, #-28]	; 0xffffffe4
   16be4:	b	179c8 <close@plt+0x6948>
   16be8:	ldr	r0, [fp, #8]
   16bec:	cmp	r0, #0
   16bf0:	bge	16d00 <close@plt+0x5c80>
   16bf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bf8:	cmp	r0, #0
   16bfc:	bge	16c88 <close@plt+0x5c08>
   16c00:	b	16c04 <close@plt+0x5b84>
   16c04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c08:	ldr	r1, [fp, #8]
   16c0c:	movw	r2, #65535	; 0xffff
   16c10:	sdiv	r1, r2, r1
   16c14:	cmp	r0, r1
   16c18:	blt	16d9c <close@plt+0x5d1c>
   16c1c:	b	16db4 <close@plt+0x5d34>
   16c20:	b	16c24 <close@plt+0x5ba4>
   16c24:	ldr	r0, [pc, #2608]	; 1765c <close@plt+0x65dc>
   16c28:	ldr	r1, [fp, #8]
   16c2c:	cmp	r1, r0
   16c30:	blt	16c48 <close@plt+0x5bc8>
   16c34:	b	16c54 <close@plt+0x5bd4>
   16c38:	ldr	r0, [fp, #8]
   16c3c:	movw	r1, #0
   16c40:	cmp	r1, r0
   16c44:	bge	16c54 <close@plt+0x5bd4>
   16c48:	movw	r0, #0
   16c4c:	str	r0, [fp, #-48]	; 0xffffffd0
   16c50:	b	16c6c <close@plt+0x5bec>
   16c54:	ldr	r0, [fp, #8]
   16c58:	movw	r1, #0
   16c5c:	sub	r0, r1, r0
   16c60:	movw	r1, #65535	; 0xffff
   16c64:	sdiv	r0, r1, r0
   16c68:	str	r0, [fp, #-48]	; 0xffffffd0
   16c6c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16c70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16c74:	mvn	r2, #0
   16c78:	sub	r1, r2, r1
   16c7c:	cmp	r0, r1
   16c80:	ble	16d9c <close@plt+0x5d1c>
   16c84:	b	16db4 <close@plt+0x5d34>
   16c88:	b	16c8c <close@plt+0x5c0c>
   16c8c:	b	16ce4 <close@plt+0x5c64>
   16c90:	b	16ce4 <close@plt+0x5c64>
   16c94:	ldr	r0, [fp, #8]
   16c98:	cmn	r0, #1
   16c9c:	bne	16ce4 <close@plt+0x5c64>
   16ca0:	b	16ca4 <close@plt+0x5c24>
   16ca4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ca8:	add	r0, r0, #0
   16cac:	movw	r1, #0
   16cb0:	cmp	r1, r0
   16cb4:	blt	16d9c <close@plt+0x5d1c>
   16cb8:	b	16db4 <close@plt+0x5d34>
   16cbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16cc0:	movw	r1, #0
   16cc4:	cmp	r1, r0
   16cc8:	bge	16db4 <close@plt+0x5d34>
   16ccc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16cd0:	sub	r0, r0, #1
   16cd4:	mvn	r1, #0
   16cd8:	cmp	r1, r0
   16cdc:	blt	16d9c <close@plt+0x5d1c>
   16ce0:	b	16db4 <close@plt+0x5d34>
   16ce4:	ldr	r0, [fp, #8]
   16ce8:	movw	r1, #0
   16cec:	sdiv	r0, r1, r0
   16cf0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16cf4:	cmp	r0, r1
   16cf8:	blt	16d9c <close@plt+0x5d1c>
   16cfc:	b	16db4 <close@plt+0x5d34>
   16d00:	ldr	r0, [fp, #8]
   16d04:	cmp	r0, #0
   16d08:	bne	16d10 <close@plt+0x5c90>
   16d0c:	b	16db4 <close@plt+0x5d34>
   16d10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d14:	cmp	r0, #0
   16d18:	bge	16d84 <close@plt+0x5d04>
   16d1c:	b	16d20 <close@plt+0x5ca0>
   16d20:	b	16d68 <close@plt+0x5ce8>
   16d24:	b	16d68 <close@plt+0x5ce8>
   16d28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d2c:	cmn	r0, #1
   16d30:	bne	16d68 <close@plt+0x5ce8>
   16d34:	b	16d38 <close@plt+0x5cb8>
   16d38:	ldr	r0, [fp, #8]
   16d3c:	add	r0, r0, #0
   16d40:	movw	r1, #0
   16d44:	cmp	r1, r0
   16d48:	blt	16d9c <close@plt+0x5d1c>
   16d4c:	b	16db4 <close@plt+0x5d34>
   16d50:	ldr	r0, [fp, #8]
   16d54:	sub	r0, r0, #1
   16d58:	mvn	r1, #0
   16d5c:	cmp	r1, r0
   16d60:	blt	16d9c <close@plt+0x5d1c>
   16d64:	b	16db4 <close@plt+0x5d34>
   16d68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d6c:	movw	r1, #0
   16d70:	sdiv	r0, r1, r0
   16d74:	ldr	r1, [fp, #8]
   16d78:	cmp	r0, r1
   16d7c:	blt	16d9c <close@plt+0x5d1c>
   16d80:	b	16db4 <close@plt+0x5d34>
   16d84:	ldr	r0, [fp, #8]
   16d88:	movw	r1, #65535	; 0xffff
   16d8c:	sdiv	r0, r1, r0
   16d90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16d94:	cmp	r0, r1
   16d98:	bge	16db4 <close@plt+0x5d34>
   16d9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16da0:	ldr	r1, [fp, #8]
   16da4:	mul	r0, r0, r1
   16da8:	uxth	r0, r0
   16dac:	str	r0, [fp, #-28]	; 0xffffffe4
   16db0:	b	179bc <close@plt+0x693c>
   16db4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16db8:	ldr	r1, [fp, #8]
   16dbc:	mul	r0, r0, r1
   16dc0:	uxth	r0, r0
   16dc4:	str	r0, [fp, #-28]	; 0xffffffe4
   16dc8:	b	179c8 <close@plt+0x6948>
   16dcc:	b	16dd0 <close@plt+0x5d50>
   16dd0:	b	16dd4 <close@plt+0x5d54>
   16dd4:	ldr	r0, [fp, #8]
   16dd8:	cmp	r0, #0
   16ddc:	bge	16ee0 <close@plt+0x5e60>
   16de0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16de4:	cmp	r0, #0
   16de8:	bge	16e74 <close@plt+0x5df4>
   16dec:	b	16df0 <close@plt+0x5d70>
   16df0:	ldr	r0, [pc, #1984]	; 175b8 <close@plt+0x6538>
   16df4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16df8:	ldr	r2, [fp, #8]
   16dfc:	sdiv	r0, r0, r2
   16e00:	cmp	r1, r0
   16e04:	blt	16f70 <close@plt+0x5ef0>
   16e08:	b	16f84 <close@plt+0x5f04>
   16e0c:	b	16e10 <close@plt+0x5d90>
   16e10:	ldr	r0, [pc, #2116]	; 1765c <close@plt+0x65dc>
   16e14:	ldr	r1, [fp, #8]
   16e18:	cmp	r1, r0
   16e1c:	blt	16e34 <close@plt+0x5db4>
   16e20:	b	16e40 <close@plt+0x5dc0>
   16e24:	ldr	r0, [fp, #8]
   16e28:	movw	r1, #0
   16e2c:	cmp	r1, r0
   16e30:	bge	16e40 <close@plt+0x5dc0>
   16e34:	movw	r0, #0
   16e38:	str	r0, [fp, #-52]	; 0xffffffcc
   16e3c:	b	16e58 <close@plt+0x5dd8>
   16e40:	ldr	r0, [pc, #1904]	; 175b8 <close@plt+0x6538>
   16e44:	ldr	r1, [fp, #8]
   16e48:	movw	r2, #0
   16e4c:	sub	r1, r2, r1
   16e50:	sdiv	r0, r0, r1
   16e54:	str	r0, [fp, #-52]	; 0xffffffcc
   16e58:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16e5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16e60:	mvn	r2, #0
   16e64:	sub	r1, r2, r1
   16e68:	cmp	r0, r1
   16e6c:	ble	16f70 <close@plt+0x5ef0>
   16e70:	b	16f84 <close@plt+0x5f04>
   16e74:	ldr	r0, [fp, #8]
   16e78:	cmn	r0, #1
   16e7c:	bne	16ec4 <close@plt+0x5e44>
   16e80:	b	16e84 <close@plt+0x5e04>
   16e84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e88:	add	r0, r0, #-2147483648	; 0x80000000
   16e8c:	movw	r1, #0
   16e90:	cmp	r1, r0
   16e94:	blt	16f70 <close@plt+0x5ef0>
   16e98:	b	16f84 <close@plt+0x5f04>
   16e9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ea0:	movw	r1, #0
   16ea4:	cmp	r1, r0
   16ea8:	bge	16f84 <close@plt+0x5f04>
   16eac:	ldr	r0, [pc, #1796]	; 175b8 <close@plt+0x6538>
   16eb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16eb4:	sub	r1, r1, #1
   16eb8:	cmp	r0, r1
   16ebc:	blt	16f70 <close@plt+0x5ef0>
   16ec0:	b	16f84 <close@plt+0x5f04>
   16ec4:	ldr	r0, [pc, #4080]	; 17ebc <close@plt+0x6e3c>
   16ec8:	ldr	r1, [fp, #8]
   16ecc:	sdiv	r0, r0, r1
   16ed0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ed4:	cmp	r0, r1
   16ed8:	blt	16f70 <close@plt+0x5ef0>
   16edc:	b	16f84 <close@plt+0x5f04>
   16ee0:	ldr	r0, [fp, #8]
   16ee4:	cmp	r0, #0
   16ee8:	bne	16ef0 <close@plt+0x5e70>
   16eec:	b	16f84 <close@plt+0x5f04>
   16ef0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ef4:	cmp	r0, #0
   16ef8:	bge	16f58 <close@plt+0x5ed8>
   16efc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f00:	cmn	r0, #1
   16f04:	bne	16f3c <close@plt+0x5ebc>
   16f08:	b	16f0c <close@plt+0x5e8c>
   16f0c:	ldr	r0, [fp, #8]
   16f10:	add	r0, r0, #-2147483648	; 0x80000000
   16f14:	movw	r1, #0
   16f18:	cmp	r1, r0
   16f1c:	blt	16f70 <close@plt+0x5ef0>
   16f20:	b	16f84 <close@plt+0x5f04>
   16f24:	ldr	r0, [pc, #1676]	; 175b8 <close@plt+0x6538>
   16f28:	ldr	r1, [fp, #8]
   16f2c:	sub	r1, r1, #1
   16f30:	cmp	r0, r1
   16f34:	blt	16f70 <close@plt+0x5ef0>
   16f38:	b	16f84 <close@plt+0x5f04>
   16f3c:	ldr	r0, [pc, #3960]	; 17ebc <close@plt+0x6e3c>
   16f40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f44:	sdiv	r0, r0, r1
   16f48:	ldr	r1, [fp, #8]
   16f4c:	cmp	r0, r1
   16f50:	blt	16f70 <close@plt+0x5ef0>
   16f54:	b	16f84 <close@plt+0x5f04>
   16f58:	ldr	r0, [pc, #1624]	; 175b8 <close@plt+0x6538>
   16f5c:	ldr	r1, [fp, #8]
   16f60:	sdiv	r0, r0, r1
   16f64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f68:	cmp	r0, r1
   16f6c:	bge	16f84 <close@plt+0x5f04>
   16f70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f74:	ldr	r1, [fp, #8]
   16f78:	mul	r0, r0, r1
   16f7c:	str	r0, [fp, #-28]	; 0xffffffe4
   16f80:	b	179bc <close@plt+0x693c>
   16f84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f88:	ldr	r1, [fp, #8]
   16f8c:	mul	r0, r0, r1
   16f90:	str	r0, [fp, #-28]	; 0xffffffe4
   16f94:	b	179c8 <close@plt+0x6948>
   16f98:	ldr	r0, [fp, #8]
   16f9c:	cmp	r0, #0
   16fa0:	bge	170b0 <close@plt+0x6030>
   16fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16fa8:	cmp	r0, #0
   16fac:	bge	17038 <close@plt+0x5fb8>
   16fb0:	b	16fd0 <close@plt+0x5f50>
   16fb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16fb8:	ldr	r1, [fp, #8]
   16fbc:	mvn	r2, #0
   16fc0:	udiv	r1, r2, r1
   16fc4:	cmp	r0, r1
   16fc8:	bcc	1714c <close@plt+0x60cc>
   16fcc:	b	17160 <close@plt+0x60e0>
   16fd0:	b	16fd4 <close@plt+0x5f54>
   16fd4:	ldr	r0, [pc, #1664]	; 1765c <close@plt+0x65dc>
   16fd8:	ldr	r1, [fp, #8]
   16fdc:	cmp	r1, r0
   16fe0:	blt	16ff8 <close@plt+0x5f78>
   16fe4:	b	17004 <close@plt+0x5f84>
   16fe8:	ldr	r0, [fp, #8]
   16fec:	movw	r1, #0
   16ff0:	cmp	r1, r0
   16ff4:	bge	17004 <close@plt+0x5f84>
   16ff8:	movw	r0, #1
   16ffc:	str	r0, [fp, #-56]	; 0xffffffc8
   17000:	b	1701c <close@plt+0x5f9c>
   17004:	ldr	r0, [fp, #8]
   17008:	movw	r1, #0
   1700c:	sub	r0, r1, r0
   17010:	mvn	r1, #0
   17014:	udiv	r0, r1, r0
   17018:	str	r0, [fp, #-56]	; 0xffffffc8
   1701c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17020:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17024:	mvn	r2, #0
   17028:	sub	r1, r2, r1
   1702c:	cmp	r0, r1
   17030:	bls	1714c <close@plt+0x60cc>
   17034:	b	17160 <close@plt+0x60e0>
   17038:	b	1703c <close@plt+0x5fbc>
   1703c:	b	17094 <close@plt+0x6014>
   17040:	b	17094 <close@plt+0x6014>
   17044:	ldr	r0, [fp, #8]
   17048:	cmn	r0, #1
   1704c:	bne	17094 <close@plt+0x6014>
   17050:	b	17054 <close@plt+0x5fd4>
   17054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17058:	add	r0, r0, #0
   1705c:	movw	r1, #0
   17060:	cmp	r1, r0
   17064:	blt	1714c <close@plt+0x60cc>
   17068:	b	17160 <close@plt+0x60e0>
   1706c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17070:	movw	r1, #0
   17074:	cmp	r1, r0
   17078:	bge	17160 <close@plt+0x60e0>
   1707c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17080:	sub	r0, r0, #1
   17084:	mvn	r1, #0
   17088:	cmp	r1, r0
   1708c:	blt	1714c <close@plt+0x60cc>
   17090:	b	17160 <close@plt+0x60e0>
   17094:	ldr	r0, [fp, #8]
   17098:	movw	r1, #0
   1709c:	sdiv	r0, r1, r0
   170a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   170a4:	cmp	r0, r1
   170a8:	blt	1714c <close@plt+0x60cc>
   170ac:	b	17160 <close@plt+0x60e0>
   170b0:	ldr	r0, [fp, #8]
   170b4:	cmp	r0, #0
   170b8:	bne	170c0 <close@plt+0x6040>
   170bc:	b	17160 <close@plt+0x60e0>
   170c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170c4:	cmp	r0, #0
   170c8:	bge	17134 <close@plt+0x60b4>
   170cc:	b	170d0 <close@plt+0x6050>
   170d0:	b	17118 <close@plt+0x6098>
   170d4:	b	17118 <close@plt+0x6098>
   170d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170dc:	cmn	r0, #1
   170e0:	bne	17118 <close@plt+0x6098>
   170e4:	b	170e8 <close@plt+0x6068>
   170e8:	ldr	r0, [fp, #8]
   170ec:	add	r0, r0, #0
   170f0:	movw	r1, #0
   170f4:	cmp	r1, r0
   170f8:	blt	1714c <close@plt+0x60cc>
   170fc:	b	17160 <close@plt+0x60e0>
   17100:	ldr	r0, [fp, #8]
   17104:	sub	r0, r0, #1
   17108:	mvn	r1, #0
   1710c:	cmp	r1, r0
   17110:	blt	1714c <close@plt+0x60cc>
   17114:	b	17160 <close@plt+0x60e0>
   17118:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1711c:	movw	r1, #0
   17120:	sdiv	r0, r1, r0
   17124:	ldr	r1, [fp, #8]
   17128:	cmp	r0, r1
   1712c:	blt	1714c <close@plt+0x60cc>
   17130:	b	17160 <close@plt+0x60e0>
   17134:	ldr	r0, [fp, #8]
   17138:	mvn	r1, #0
   1713c:	udiv	r0, r1, r0
   17140:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17144:	cmp	r0, r1
   17148:	bcs	17160 <close@plt+0x60e0>
   1714c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17150:	ldr	r1, [fp, #8]
   17154:	mul	r0, r0, r1
   17158:	str	r0, [fp, #-28]	; 0xffffffe4
   1715c:	b	179bc <close@plt+0x693c>
   17160:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17164:	ldr	r1, [fp, #8]
   17168:	mul	r0, r0, r1
   1716c:	str	r0, [fp, #-28]	; 0xffffffe4
   17170:	b	179c8 <close@plt+0x6948>
   17174:	b	17178 <close@plt+0x60f8>
   17178:	b	1717c <close@plt+0x60fc>
   1717c:	ldr	r0, [fp, #8]
   17180:	cmp	r0, #0
   17184:	bge	17288 <close@plt+0x6208>
   17188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1718c:	cmp	r0, #0
   17190:	bge	1721c <close@plt+0x619c>
   17194:	b	17198 <close@plt+0x6118>
   17198:	ldr	r0, [pc, #1048]	; 175b8 <close@plt+0x6538>
   1719c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   171a0:	ldr	r2, [fp, #8]
   171a4:	sdiv	r0, r0, r2
   171a8:	cmp	r1, r0
   171ac:	blt	17318 <close@plt+0x6298>
   171b0:	b	1732c <close@plt+0x62ac>
   171b4:	b	171b8 <close@plt+0x6138>
   171b8:	ldr	r0, [pc, #1180]	; 1765c <close@plt+0x65dc>
   171bc:	ldr	r1, [fp, #8]
   171c0:	cmp	r1, r0
   171c4:	blt	171dc <close@plt+0x615c>
   171c8:	b	171e8 <close@plt+0x6168>
   171cc:	ldr	r0, [fp, #8]
   171d0:	movw	r1, #0
   171d4:	cmp	r1, r0
   171d8:	bge	171e8 <close@plt+0x6168>
   171dc:	movw	r0, #0
   171e0:	str	r0, [fp, #-60]	; 0xffffffc4
   171e4:	b	17200 <close@plt+0x6180>
   171e8:	ldr	r0, [pc, #968]	; 175b8 <close@plt+0x6538>
   171ec:	ldr	r1, [fp, #8]
   171f0:	movw	r2, #0
   171f4:	sub	r1, r2, r1
   171f8:	sdiv	r0, r0, r1
   171fc:	str	r0, [fp, #-60]	; 0xffffffc4
   17200:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17204:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17208:	mvn	r2, #0
   1720c:	sub	r1, r2, r1
   17210:	cmp	r0, r1
   17214:	ble	17318 <close@plt+0x6298>
   17218:	b	1732c <close@plt+0x62ac>
   1721c:	ldr	r0, [fp, #8]
   17220:	cmn	r0, #1
   17224:	bne	1726c <close@plt+0x61ec>
   17228:	b	1722c <close@plt+0x61ac>
   1722c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17230:	add	r0, r0, #-2147483648	; 0x80000000
   17234:	movw	r1, #0
   17238:	cmp	r1, r0
   1723c:	blt	17318 <close@plt+0x6298>
   17240:	b	1732c <close@plt+0x62ac>
   17244:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17248:	movw	r1, #0
   1724c:	cmp	r1, r0
   17250:	bge	1732c <close@plt+0x62ac>
   17254:	ldr	r0, [pc, #860]	; 175b8 <close@plt+0x6538>
   17258:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1725c:	sub	r1, r1, #1
   17260:	cmp	r0, r1
   17264:	blt	17318 <close@plt+0x6298>
   17268:	b	1732c <close@plt+0x62ac>
   1726c:	ldr	r0, [pc, #3144]	; 17ebc <close@plt+0x6e3c>
   17270:	ldr	r1, [fp, #8]
   17274:	sdiv	r0, r0, r1
   17278:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1727c:	cmp	r0, r1
   17280:	blt	17318 <close@plt+0x6298>
   17284:	b	1732c <close@plt+0x62ac>
   17288:	ldr	r0, [fp, #8]
   1728c:	cmp	r0, #0
   17290:	bne	17298 <close@plt+0x6218>
   17294:	b	1732c <close@plt+0x62ac>
   17298:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1729c:	cmp	r0, #0
   172a0:	bge	17300 <close@plt+0x6280>
   172a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172a8:	cmn	r0, #1
   172ac:	bne	172e4 <close@plt+0x6264>
   172b0:	b	172b4 <close@plt+0x6234>
   172b4:	ldr	r0, [fp, #8]
   172b8:	add	r0, r0, #-2147483648	; 0x80000000
   172bc:	movw	r1, #0
   172c0:	cmp	r1, r0
   172c4:	blt	17318 <close@plt+0x6298>
   172c8:	b	1732c <close@plt+0x62ac>
   172cc:	ldr	r0, [pc, #740]	; 175b8 <close@plt+0x6538>
   172d0:	ldr	r1, [fp, #8]
   172d4:	sub	r1, r1, #1
   172d8:	cmp	r0, r1
   172dc:	blt	17318 <close@plt+0x6298>
   172e0:	b	1732c <close@plt+0x62ac>
   172e4:	ldr	r0, [pc, #3024]	; 17ebc <close@plt+0x6e3c>
   172e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   172ec:	sdiv	r0, r0, r1
   172f0:	ldr	r1, [fp, #8]
   172f4:	cmp	r0, r1
   172f8:	blt	17318 <close@plt+0x6298>
   172fc:	b	1732c <close@plt+0x62ac>
   17300:	ldr	r0, [pc, #688]	; 175b8 <close@plt+0x6538>
   17304:	ldr	r1, [fp, #8]
   17308:	sdiv	r0, r0, r1
   1730c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17310:	cmp	r0, r1
   17314:	bge	1732c <close@plt+0x62ac>
   17318:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1731c:	ldr	r1, [fp, #8]
   17320:	mul	r0, r0, r1
   17324:	str	r0, [fp, #-28]	; 0xffffffe4
   17328:	b	179bc <close@plt+0x693c>
   1732c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17330:	ldr	r1, [fp, #8]
   17334:	mul	r0, r0, r1
   17338:	str	r0, [fp, #-28]	; 0xffffffe4
   1733c:	b	179c8 <close@plt+0x6948>
   17340:	ldr	r0, [fp, #8]
   17344:	cmp	r0, #0
   17348:	bge	17458 <close@plt+0x63d8>
   1734c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17350:	cmp	r0, #0
   17354:	bge	173e0 <close@plt+0x6360>
   17358:	b	17378 <close@plt+0x62f8>
   1735c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17360:	ldr	r1, [fp, #8]
   17364:	mvn	r2, #0
   17368:	udiv	r1, r2, r1
   1736c:	cmp	r0, r1
   17370:	bcc	174f4 <close@plt+0x6474>
   17374:	b	17508 <close@plt+0x6488>
   17378:	b	1737c <close@plt+0x62fc>
   1737c:	ldr	r0, [pc, #728]	; 1765c <close@plt+0x65dc>
   17380:	ldr	r1, [fp, #8]
   17384:	cmp	r1, r0
   17388:	blt	173a0 <close@plt+0x6320>
   1738c:	b	173ac <close@plt+0x632c>
   17390:	ldr	r0, [fp, #8]
   17394:	movw	r1, #0
   17398:	cmp	r1, r0
   1739c:	bge	173ac <close@plt+0x632c>
   173a0:	movw	r0, #1
   173a4:	str	r0, [fp, #-64]	; 0xffffffc0
   173a8:	b	173c4 <close@plt+0x6344>
   173ac:	ldr	r0, [fp, #8]
   173b0:	movw	r1, #0
   173b4:	sub	r0, r1, r0
   173b8:	mvn	r1, #0
   173bc:	udiv	r0, r1, r0
   173c0:	str	r0, [fp, #-64]	; 0xffffffc0
   173c4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   173c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   173cc:	mvn	r2, #0
   173d0:	sub	r1, r2, r1
   173d4:	cmp	r0, r1
   173d8:	bls	174f4 <close@plt+0x6474>
   173dc:	b	17508 <close@plt+0x6488>
   173e0:	b	173e4 <close@plt+0x6364>
   173e4:	b	1743c <close@plt+0x63bc>
   173e8:	b	1743c <close@plt+0x63bc>
   173ec:	ldr	r0, [fp, #8]
   173f0:	cmn	r0, #1
   173f4:	bne	1743c <close@plt+0x63bc>
   173f8:	b	173fc <close@plt+0x637c>
   173fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17400:	add	r0, r0, #0
   17404:	movw	r1, #0
   17408:	cmp	r1, r0
   1740c:	blt	174f4 <close@plt+0x6474>
   17410:	b	17508 <close@plt+0x6488>
   17414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17418:	movw	r1, #0
   1741c:	cmp	r1, r0
   17420:	bge	17508 <close@plt+0x6488>
   17424:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17428:	sub	r0, r0, #1
   1742c:	mvn	r1, #0
   17430:	cmp	r1, r0
   17434:	blt	174f4 <close@plt+0x6474>
   17438:	b	17508 <close@plt+0x6488>
   1743c:	ldr	r0, [fp, #8]
   17440:	movw	r1, #0
   17444:	sdiv	r0, r1, r0
   17448:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1744c:	cmp	r0, r1
   17450:	blt	174f4 <close@plt+0x6474>
   17454:	b	17508 <close@plt+0x6488>
   17458:	ldr	r0, [fp, #8]
   1745c:	cmp	r0, #0
   17460:	bne	17468 <close@plt+0x63e8>
   17464:	b	17508 <close@plt+0x6488>
   17468:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1746c:	cmp	r0, #0
   17470:	bge	174dc <close@plt+0x645c>
   17474:	b	17478 <close@plt+0x63f8>
   17478:	b	174c0 <close@plt+0x6440>
   1747c:	b	174c0 <close@plt+0x6440>
   17480:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17484:	cmn	r0, #1
   17488:	bne	174c0 <close@plt+0x6440>
   1748c:	b	17490 <close@plt+0x6410>
   17490:	ldr	r0, [fp, #8]
   17494:	add	r0, r0, #0
   17498:	movw	r1, #0
   1749c:	cmp	r1, r0
   174a0:	blt	174f4 <close@plt+0x6474>
   174a4:	b	17508 <close@plt+0x6488>
   174a8:	ldr	r0, [fp, #8]
   174ac:	sub	r0, r0, #1
   174b0:	mvn	r1, #0
   174b4:	cmp	r1, r0
   174b8:	blt	174f4 <close@plt+0x6474>
   174bc:	b	17508 <close@plt+0x6488>
   174c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174c4:	movw	r1, #0
   174c8:	sdiv	r0, r1, r0
   174cc:	ldr	r1, [fp, #8]
   174d0:	cmp	r0, r1
   174d4:	blt	174f4 <close@plt+0x6474>
   174d8:	b	17508 <close@plt+0x6488>
   174dc:	ldr	r0, [fp, #8]
   174e0:	mvn	r1, #0
   174e4:	udiv	r0, r1, r0
   174e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   174ec:	cmp	r0, r1
   174f0:	bcs	17508 <close@plt+0x6488>
   174f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174f8:	ldr	r1, [fp, #8]
   174fc:	mul	r0, r0, r1
   17500:	str	r0, [fp, #-28]	; 0xffffffe4
   17504:	b	179bc <close@plt+0x693c>
   17508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1750c:	ldr	r1, [fp, #8]
   17510:	mul	r0, r0, r1
   17514:	str	r0, [fp, #-28]	; 0xffffffe4
   17518:	b	179c8 <close@plt+0x6948>
   1751c:	b	17520 <close@plt+0x64a0>
   17520:	ldr	r0, [fp, #8]
   17524:	cmp	r0, #0
   17528:	bge	17698 <close@plt+0x6618>
   1752c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17530:	cmp	r0, #0
   17534:	bge	17610 <close@plt+0x6590>
   17538:	b	1753c <close@plt+0x64bc>
   1753c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17540:	ldr	r1, [fp, #8]
   17544:	asr	r3, r1, #31
   17548:	mvn	r2, #0
   1754c:	mvn	ip, #-2147483648	; 0x80000000
   17550:	str	r0, [fp, #-68]	; 0xffffffbc
   17554:	mov	r0, r2
   17558:	str	r1, [fp, #-72]	; 0xffffffb8
   1755c:	mov	r1, ip
   17560:	ldr	r2, [fp, #-72]	; 0xffffffb8
   17564:	bl	1b8b0 <close@plt+0xa830>
   17568:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1756c:	subs	r0, r2, r0
   17570:	rscs	r1, r1, r2, asr #31
   17574:	blt	17760 <close@plt+0x66e0>
   17578:	b	17774 <close@plt+0x66f4>
   1757c:	b	17580 <close@plt+0x6500>
   17580:	ldr	r0, [pc, #212]	; 1765c <close@plt+0x65dc>
   17584:	ldr	r1, [fp, #8]
   17588:	cmp	r1, r0
   1758c:	blt	175a4 <close@plt+0x6524>
   17590:	b	175bc <close@plt+0x653c>
   17594:	ldr	r0, [fp, #8]
   17598:	movw	r1, #0
   1759c:	cmp	r1, r0
   175a0:	bge	175bc <close@plt+0x653c>
   175a4:	mov	r0, #0
   175a8:	mvn	r1, #0
   175ac:	str	r1, [fp, #-76]	; 0xffffffb4
   175b0:	str	r0, [fp, #-80]	; 0xffffffb0
   175b4:	b	175f0 <close@plt+0x6570>
   175b8:	svcvc	0x00ffffff
   175bc:	ldr	r0, [fp, #8]
   175c0:	rsb	r0, r0, #0
   175c4:	asr	r3, r0, #31
   175c8:	mvn	r1, #0
   175cc:	mvn	r2, #-2147483648	; 0x80000000
   175d0:	str	r0, [fp, #-84]	; 0xffffffac
   175d4:	mov	r0, r1
   175d8:	mov	r1, r2
   175dc:	ldr	r2, [fp, #-84]	; 0xffffffac
   175e0:	bl	1b8b0 <close@plt+0xa830>
   175e4:	str	r0, [fp, #-76]	; 0xffffffb4
   175e8:	str	r1, [fp, #-80]	; 0xffffffb0
   175ec:	b	175f0 <close@plt+0x6570>
   175f0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   175f4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   175f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   175fc:	mvn	r2, r2
   17600:	subs	r1, r2, r1
   17604:	rscs	r0, r0, r2, asr #31
   17608:	bge	17760 <close@plt+0x66e0>
   1760c:	b	17774 <close@plt+0x66f4>
   17610:	ldr	r0, [fp, #8]
   17614:	cmn	r0, #1
   17618:	bne	17660 <close@plt+0x65e0>
   1761c:	b	17620 <close@plt+0x65a0>
   17620:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17624:	mov	r1, #-2147483648	; 0x80000000
   17628:	add	r1, r1, r0, asr #31
   1762c:	rsbs	r0, r0, #0
   17630:	rscs	r1, r1, #0
   17634:	blt	17760 <close@plt+0x66e0>
   17638:	b	17774 <close@plt+0x66f4>
   1763c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17640:	movw	r1, #0
   17644:	cmp	r1, r0
   17648:	bge	17774 <close@plt+0x66f4>
   1764c:	mov	r0, #0
   17650:	cmp	r0, #0
   17654:	bne	17760 <close@plt+0x66e0>
   17658:	b	17774 <close@plt+0x66f4>
   1765c:	andhi	r0, r0, r1
   17660:	ldr	r0, [fp, #8]
   17664:	asr	r3, r0, #31
   17668:	mov	r1, #0
   1766c:	mov	r2, #-2147483648	; 0x80000000
   17670:	str	r0, [fp, #-88]	; 0xffffffa8
   17674:	mov	r0, r1
   17678:	mov	r1, r2
   1767c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17680:	bl	1b8b0 <close@plt+0xa830>
   17684:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17688:	subs	r0, r0, r2
   1768c:	sbcs	r1, r1, r2, asr #31
   17690:	blt	17760 <close@plt+0x66e0>
   17694:	b	17774 <close@plt+0x66f4>
   17698:	ldr	r0, [fp, #8]
   1769c:	cmp	r0, #0
   176a0:	bne	176a8 <close@plt+0x6628>
   176a4:	b	17774 <close@plt+0x66f4>
   176a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176ac:	cmp	r0, #0
   176b0:	bge	17728 <close@plt+0x66a8>
   176b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176b8:	cmn	r0, #1
   176bc:	bne	176f0 <close@plt+0x6670>
   176c0:	b	176c4 <close@plt+0x6644>
   176c4:	ldr	r0, [fp, #8]
   176c8:	mov	r1, #-2147483648	; 0x80000000
   176cc:	add	r1, r1, r0, asr #31
   176d0:	rsbs	r0, r0, #0
   176d4:	rscs	r1, r1, #0
   176d8:	blt	17760 <close@plt+0x66e0>
   176dc:	b	17774 <close@plt+0x66f4>
   176e0:	mov	r0, #0
   176e4:	cmp	r0, #0
   176e8:	bne	17760 <close@plt+0x66e0>
   176ec:	b	17774 <close@plt+0x66f4>
   176f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176f4:	asr	r3, r0, #31
   176f8:	mov	r1, #0
   176fc:	mov	r2, #-2147483648	; 0x80000000
   17700:	str	r0, [fp, #-92]	; 0xffffffa4
   17704:	mov	r0, r1
   17708:	mov	r1, r2
   1770c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   17710:	bl	1b8b0 <close@plt+0xa830>
   17714:	ldr	r2, [fp, #8]
   17718:	subs	r0, r0, r2
   1771c:	sbcs	r1, r1, r2, asr #31
   17720:	blt	17760 <close@plt+0x66e0>
   17724:	b	17774 <close@plt+0x66f4>
   17728:	ldr	r0, [fp, #8]
   1772c:	asr	r3, r0, #31
   17730:	mvn	r1, #0
   17734:	mvn	r2, #-2147483648	; 0x80000000
   17738:	str	r0, [fp, #-96]	; 0xffffffa0
   1773c:	mov	r0, r1
   17740:	mov	r1, r2
   17744:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17748:	bl	1b8b0 <close@plt+0xa830>
   1774c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17750:	subs	r0, r0, r2
   17754:	sbcs	r1, r1, r2, asr #31
   17758:	bge	17774 <close@plt+0x66f4>
   1775c:	b	17760 <close@plt+0x66e0>
   17760:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17764:	ldr	r1, [fp, #8]
   17768:	mul	r0, r0, r1
   1776c:	str	r0, [fp, #-28]	; 0xffffffe4
   17770:	b	179bc <close@plt+0x693c>
   17774:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17778:	ldr	r1, [fp, #8]
   1777c:	mul	r0, r0, r1
   17780:	str	r0, [fp, #-28]	; 0xffffffe4
   17784:	b	179c8 <close@plt+0x6948>
   17788:	ldr	r0, [fp, #8]
   1778c:	cmp	r0, #0
   17790:	bge	178e0 <close@plt+0x6860>
   17794:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17798:	cmp	r0, #0
   1779c:	bge	17868 <close@plt+0x67e8>
   177a0:	b	177e0 <close@plt+0x6760>
   177a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177a8:	ldr	r1, [fp, #8]
   177ac:	asr	r3, r1, #31
   177b0:	mvn	r2, #0
   177b4:	str	r0, [fp, #-100]	; 0xffffff9c
   177b8:	mov	r0, r2
   177bc:	str	r1, [fp, #-104]	; 0xffffff98
   177c0:	mov	r1, r2
   177c4:	ldr	r2, [fp, #-104]	; 0xffffff98
   177c8:	bl	1b984 <close@plt+0xa904>
   177cc:	ldr	r2, [fp, #-100]	; 0xffffff9c
   177d0:	subs	r0, r2, r0
   177d4:	rscs	r1, r1, r2, asr #31
   177d8:	bcc	17994 <close@plt+0x6914>
   177dc:	b	179a8 <close@plt+0x6928>
   177e0:	b	177e4 <close@plt+0x6764>
   177e4:	ldr	r0, [pc, #-400]	; 1765c <close@plt+0x65dc>
   177e8:	ldr	r1, [fp, #8]
   177ec:	cmp	r1, r0
   177f0:	blt	17808 <close@plt+0x6788>
   177f4:	b	1781c <close@plt+0x679c>
   177f8:	ldr	r0, [fp, #8]
   177fc:	movw	r1, #0
   17800:	cmp	r1, r0
   17804:	bge	1781c <close@plt+0x679c>
   17808:	mov	r0, #1
   1780c:	mvn	r1, #0
   17810:	str	r1, [sp, #108]	; 0x6c
   17814:	str	r0, [sp, #104]	; 0x68
   17818:	b	17848 <close@plt+0x67c8>
   1781c:	ldr	r0, [fp, #8]
   17820:	rsb	r0, r0, #0
   17824:	asr	r3, r0, #31
   17828:	mvn	r1, #0
   1782c:	str	r0, [sp, #100]	; 0x64
   17830:	mov	r0, r1
   17834:	ldr	r2, [sp, #100]	; 0x64
   17838:	bl	1b984 <close@plt+0xa904>
   1783c:	str	r0, [sp, #108]	; 0x6c
   17840:	str	r1, [sp, #104]	; 0x68
   17844:	b	17848 <close@plt+0x67c8>
   17848:	ldr	r0, [sp, #104]	; 0x68
   1784c:	ldr	r1, [sp, #108]	; 0x6c
   17850:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17854:	mvn	r2, r2
   17858:	subs	r1, r2, r1
   1785c:	rscs	r0, r0, r2, asr #31
   17860:	bcs	17994 <close@plt+0x6914>
   17864:	b	179a8 <close@plt+0x6928>
   17868:	b	1786c <close@plt+0x67ec>
   1786c:	b	178c4 <close@plt+0x6844>
   17870:	b	178c4 <close@plt+0x6844>
   17874:	ldr	r0, [fp, #8]
   17878:	cmn	r0, #1
   1787c:	bne	178c4 <close@plt+0x6844>
   17880:	b	17884 <close@plt+0x6804>
   17884:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17888:	add	r0, r0, #0
   1788c:	movw	r1, #0
   17890:	cmp	r1, r0
   17894:	blt	17994 <close@plt+0x6914>
   17898:	b	179a8 <close@plt+0x6928>
   1789c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178a0:	movw	r1, #0
   178a4:	cmp	r1, r0
   178a8:	bge	179a8 <close@plt+0x6928>
   178ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178b0:	sub	r0, r0, #1
   178b4:	mvn	r1, #0
   178b8:	cmp	r1, r0
   178bc:	blt	17994 <close@plt+0x6914>
   178c0:	b	179a8 <close@plt+0x6928>
   178c4:	ldr	r0, [fp, #8]
   178c8:	movw	r1, #0
   178cc:	sdiv	r0, r1, r0
   178d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   178d4:	cmp	r0, r1
   178d8:	blt	17994 <close@plt+0x6914>
   178dc:	b	179a8 <close@plt+0x6928>
   178e0:	ldr	r0, [fp, #8]
   178e4:	cmp	r0, #0
   178e8:	bne	178f0 <close@plt+0x6870>
   178ec:	b	179a8 <close@plt+0x6928>
   178f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178f4:	cmp	r0, #0
   178f8:	bge	17964 <close@plt+0x68e4>
   178fc:	b	17900 <close@plt+0x6880>
   17900:	b	17948 <close@plt+0x68c8>
   17904:	b	17948 <close@plt+0x68c8>
   17908:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1790c:	cmn	r0, #1
   17910:	bne	17948 <close@plt+0x68c8>
   17914:	b	17918 <close@plt+0x6898>
   17918:	ldr	r0, [fp, #8]
   1791c:	add	r0, r0, #0
   17920:	movw	r1, #0
   17924:	cmp	r1, r0
   17928:	blt	17994 <close@plt+0x6914>
   1792c:	b	179a8 <close@plt+0x6928>
   17930:	ldr	r0, [fp, #8]
   17934:	sub	r0, r0, #1
   17938:	mvn	r1, #0
   1793c:	cmp	r1, r0
   17940:	blt	17994 <close@plt+0x6914>
   17944:	b	179a8 <close@plt+0x6928>
   17948:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1794c:	movw	r1, #0
   17950:	sdiv	r0, r1, r0
   17954:	ldr	r1, [fp, #8]
   17958:	cmp	r0, r1
   1795c:	blt	17994 <close@plt+0x6914>
   17960:	b	179a8 <close@plt+0x6928>
   17964:	ldr	r0, [fp, #8]
   17968:	asr	r3, r0, #31
   1796c:	mvn	r1, #0
   17970:	str	r0, [sp, #96]	; 0x60
   17974:	mov	r0, r1
   17978:	ldr	r2, [sp, #96]	; 0x60
   1797c:	bl	1b984 <close@plt+0xa904>
   17980:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17984:	subs	r0, r0, r2
   17988:	sbcs	r1, r1, r2, asr #31
   1798c:	bcs	179a8 <close@plt+0x6928>
   17990:	b	17994 <close@plt+0x6914>
   17994:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17998:	ldr	r1, [fp, #8]
   1799c:	mul	r0, r0, r1
   179a0:	str	r0, [fp, #-28]	; 0xffffffe4
   179a4:	b	179bc <close@plt+0x693c>
   179a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179ac:	ldr	r1, [fp, #8]
   179b0:	mul	r0, r0, r1
   179b4:	str	r0, [fp, #-28]	; 0xffffffe4
   179b8:	b	179c8 <close@plt+0x6948>
   179bc:	ldr	r0, [pc, #-1036]	; 175b8 <close@plt+0x6538>
   179c0:	str	r0, [sp, #92]	; 0x5c
   179c4:	b	179e8 <close@plt+0x6968>
   179c8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   179cc:	cmp	r0, #64	; 0x40
   179d0:	movw	r0, #0
   179d4:	movlt	r0, #1
   179d8:	tst	r0, #1
   179dc:	movw	r0, #64	; 0x40
   179e0:	moveq	r0, #0
   179e4:	str	r0, [sp, #92]	; 0x5c
   179e8:	ldr	r0, [sp, #92]	; 0x5c
   179ec:	str	r0, [fp, #-32]	; 0xffffffe0
   179f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   179f4:	cmp	r0, #0
   179f8:	beq	17a28 <close@plt+0x69a8>
   179fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17a00:	ldr	r1, [fp, #8]
   17a04:	sdiv	r0, r0, r1
   17a08:	str	r0, [fp, #-24]	; 0xffffffe8
   17a0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17a10:	mov	r1, r0
   17a14:	ldr	r2, [fp, #8]
   17a18:	sdiv	r3, r0, r2
   17a1c:	mls	r0, r3, r2, r0
   17a20:	sub	r0, r1, r0
   17a24:	str	r0, [fp, #-28]	; 0xffffffe4
   17a28:	ldr	r0, [fp, #-4]
   17a2c:	movw	r1, #0
   17a30:	cmp	r0, r1
   17a34:	bne	17a44 <close@plt+0x69c4>
   17a38:	ldr	r0, [fp, #-8]
   17a3c:	movw	r1, #0
   17a40:	str	r1, [r0]
   17a44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a48:	ldr	r1, [fp, #-20]	; 0xffffffec
   17a4c:	sub	r0, r0, r1
   17a50:	ldr	r1, [fp, #-12]
   17a54:	cmp	r0, r1
   17a58:	bge	18e44 <close@plt+0x7dc4>
   17a5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17a60:	ldr	r1, [fp, #-12]
   17a64:	add	r1, r0, r1
   17a68:	mov	r2, #1
   17a6c:	cmp	r1, r0
   17a70:	movwvc	r2, #0
   17a74:	str	r1, [fp, #-24]	; 0xffffffe8
   17a78:	tst	r2, #1
   17a7c:	bne	18e40 <close@plt+0x7dc0>
   17a80:	ldr	r0, [fp, #-16]
   17a84:	movw	r1, #0
   17a88:	cmp	r1, r0
   17a8c:	bgt	17aa0 <close@plt+0x6a20>
   17a90:	ldr	r0, [fp, #-16]
   17a94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a98:	cmp	r0, r1
   17a9c:	blt	18e40 <close@plt+0x7dc0>
   17aa0:	b	17e7c <close@plt+0x6dfc>
   17aa4:			; <UNDEFINED> instruction: 0xffff8000
   17aa8:	b	17aac <close@plt+0x6a2c>
   17aac:	ldr	r0, [fp, #8]
   17ab0:	cmp	r0, #0
   17ab4:	bge	17bc8 <close@plt+0x6b48>
   17ab8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17abc:	cmp	r0, #0
   17ac0:	bge	17b4c <close@plt+0x6acc>
   17ac4:	b	17ac8 <close@plt+0x6a48>
   17ac8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17acc:	ldr	r1, [fp, #8]
   17ad0:	movw	r2, #127	; 0x7f
   17ad4:	sdiv	r1, r2, r1
   17ad8:	cmp	r0, r1
   17adc:	blt	17c68 <close@plt+0x6be8>
   17ae0:	b	17c80 <close@plt+0x6c00>
   17ae4:	b	17ae8 <close@plt+0x6a68>
   17ae8:	ldr	r0, [pc, #-1172]	; 1765c <close@plt+0x65dc>
   17aec:	ldr	r1, [fp, #8]
   17af0:	cmp	r1, r0
   17af4:	blt	17b0c <close@plt+0x6a8c>
   17af8:	b	17b18 <close@plt+0x6a98>
   17afc:	ldr	r0, [fp, #8]
   17b00:	movw	r1, #0
   17b04:	cmp	r1, r0
   17b08:	bge	17b18 <close@plt+0x6a98>
   17b0c:	movw	r0, #0
   17b10:	str	r0, [sp, #88]	; 0x58
   17b14:	b	17b30 <close@plt+0x6ab0>
   17b18:	ldr	r0, [fp, #8]
   17b1c:	movw	r1, #0
   17b20:	sub	r0, r1, r0
   17b24:	movw	r1, #127	; 0x7f
   17b28:	sdiv	r0, r1, r0
   17b2c:	str	r0, [sp, #88]	; 0x58
   17b30:	ldr	r0, [sp, #88]	; 0x58
   17b34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b38:	mvn	r2, #0
   17b3c:	sub	r1, r2, r1
   17b40:	cmp	r0, r1
   17b44:	ble	17c68 <close@plt+0x6be8>
   17b48:	b	17c80 <close@plt+0x6c00>
   17b4c:	b	17b50 <close@plt+0x6ad0>
   17b50:	b	17bac <close@plt+0x6b2c>
   17b54:	b	17bac <close@plt+0x6b2c>
   17b58:	ldr	r0, [fp, #8]
   17b5c:	cmn	r0, #1
   17b60:	bne	17bac <close@plt+0x6b2c>
   17b64:	b	17b68 <close@plt+0x6ae8>
   17b68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b6c:	mvn	r1, #127	; 0x7f
   17b70:	add	r0, r0, r1
   17b74:	movw	r1, #0
   17b78:	cmp	r1, r0
   17b7c:	blt	17c68 <close@plt+0x6be8>
   17b80:	b	17c80 <close@plt+0x6c00>
   17b84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b88:	movw	r1, #0
   17b8c:	cmp	r1, r0
   17b90:	bge	17c80 <close@plt+0x6c00>
   17b94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b98:	sub	r0, r0, #1
   17b9c:	movw	r1, #127	; 0x7f
   17ba0:	cmp	r1, r0
   17ba4:	blt	17c68 <close@plt+0x6be8>
   17ba8:	b	17c80 <close@plt+0x6c00>
   17bac:	ldr	r0, [fp, #8]
   17bb0:	mvn	r1, #127	; 0x7f
   17bb4:	sdiv	r0, r1, r0
   17bb8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bbc:	cmp	r0, r1
   17bc0:	blt	17c68 <close@plt+0x6be8>
   17bc4:	b	17c80 <close@plt+0x6c00>
   17bc8:	ldr	r0, [fp, #8]
   17bcc:	cmp	r0, #0
   17bd0:	bne	17bd8 <close@plt+0x6b58>
   17bd4:	b	17c80 <close@plt+0x6c00>
   17bd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bdc:	cmp	r0, #0
   17be0:	bge	17c50 <close@plt+0x6bd0>
   17be4:	b	17be8 <close@plt+0x6b68>
   17be8:	b	17c34 <close@plt+0x6bb4>
   17bec:	b	17c34 <close@plt+0x6bb4>
   17bf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bf4:	cmn	r0, #1
   17bf8:	bne	17c34 <close@plt+0x6bb4>
   17bfc:	b	17c00 <close@plt+0x6b80>
   17c00:	ldr	r0, [fp, #8]
   17c04:	mvn	r1, #127	; 0x7f
   17c08:	add	r0, r0, r1
   17c0c:	movw	r1, #0
   17c10:	cmp	r1, r0
   17c14:	blt	17c68 <close@plt+0x6be8>
   17c18:	b	17c80 <close@plt+0x6c00>
   17c1c:	ldr	r0, [fp, #8]
   17c20:	sub	r0, r0, #1
   17c24:	movw	r1, #127	; 0x7f
   17c28:	cmp	r1, r0
   17c2c:	blt	17c68 <close@plt+0x6be8>
   17c30:	b	17c80 <close@plt+0x6c00>
   17c34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c38:	mvn	r1, #127	; 0x7f
   17c3c:	sdiv	r0, r1, r0
   17c40:	ldr	r1, [fp, #8]
   17c44:	cmp	r0, r1
   17c48:	blt	17c68 <close@plt+0x6be8>
   17c4c:	b	17c80 <close@plt+0x6c00>
   17c50:	ldr	r0, [fp, #8]
   17c54:	movw	r1, #127	; 0x7f
   17c58:	sdiv	r0, r1, r0
   17c5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c60:	cmp	r0, r1
   17c64:	bge	17c80 <close@plt+0x6c00>
   17c68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c6c:	ldr	r1, [fp, #8]
   17c70:	mul	r0, r0, r1
   17c74:	sxtb	r0, r0
   17c78:	str	r0, [fp, #-28]	; 0xffffffe4
   17c7c:	b	18e40 <close@plt+0x7dc0>
   17c80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c84:	ldr	r1, [fp, #8]
   17c88:	mul	r0, r0, r1
   17c8c:	sxtb	r0, r0
   17c90:	str	r0, [fp, #-28]	; 0xffffffe4
   17c94:	b	18e44 <close@plt+0x7dc4>
   17c98:	ldr	r0, [fp, #8]
   17c9c:	cmp	r0, #0
   17ca0:	bge	17db0 <close@plt+0x6d30>
   17ca4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ca8:	cmp	r0, #0
   17cac:	bge	17d38 <close@plt+0x6cb8>
   17cb0:	b	17cb4 <close@plt+0x6c34>
   17cb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cb8:	ldr	r1, [fp, #8]
   17cbc:	movw	r2, #255	; 0xff
   17cc0:	sdiv	r1, r2, r1
   17cc4:	cmp	r0, r1
   17cc8:	blt	17e4c <close@plt+0x6dcc>
   17ccc:	b	17e64 <close@plt+0x6de4>
   17cd0:	b	17cd4 <close@plt+0x6c54>
   17cd4:	ldr	r0, [pc, #-1664]	; 1765c <close@plt+0x65dc>
   17cd8:	ldr	r1, [fp, #8]
   17cdc:	cmp	r1, r0
   17ce0:	blt	17cf8 <close@plt+0x6c78>
   17ce4:	b	17d04 <close@plt+0x6c84>
   17ce8:	ldr	r0, [fp, #8]
   17cec:	movw	r1, #0
   17cf0:	cmp	r1, r0
   17cf4:	bge	17d04 <close@plt+0x6c84>
   17cf8:	movw	r0, #0
   17cfc:	str	r0, [sp, #84]	; 0x54
   17d00:	b	17d1c <close@plt+0x6c9c>
   17d04:	ldr	r0, [fp, #8]
   17d08:	movw	r1, #0
   17d0c:	sub	r0, r1, r0
   17d10:	movw	r1, #255	; 0xff
   17d14:	sdiv	r0, r1, r0
   17d18:	str	r0, [sp, #84]	; 0x54
   17d1c:	ldr	r0, [sp, #84]	; 0x54
   17d20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17d24:	mvn	r2, #0
   17d28:	sub	r1, r2, r1
   17d2c:	cmp	r0, r1
   17d30:	ble	17e4c <close@plt+0x6dcc>
   17d34:	b	17e64 <close@plt+0x6de4>
   17d38:	b	17d3c <close@plt+0x6cbc>
   17d3c:	b	17d94 <close@plt+0x6d14>
   17d40:	b	17d94 <close@plt+0x6d14>
   17d44:	ldr	r0, [fp, #8]
   17d48:	cmn	r0, #1
   17d4c:	bne	17d94 <close@plt+0x6d14>
   17d50:	b	17d54 <close@plt+0x6cd4>
   17d54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d58:	add	r0, r0, #0
   17d5c:	movw	r1, #0
   17d60:	cmp	r1, r0
   17d64:	blt	17e4c <close@plt+0x6dcc>
   17d68:	b	17e64 <close@plt+0x6de4>
   17d6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d70:	movw	r1, #0
   17d74:	cmp	r1, r0
   17d78:	bge	17e64 <close@plt+0x6de4>
   17d7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d80:	sub	r0, r0, #1
   17d84:	mvn	r1, #0
   17d88:	cmp	r1, r0
   17d8c:	blt	17e4c <close@plt+0x6dcc>
   17d90:	b	17e64 <close@plt+0x6de4>
   17d94:	ldr	r0, [fp, #8]
   17d98:	movw	r1, #0
   17d9c:	sdiv	r0, r1, r0
   17da0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17da4:	cmp	r0, r1
   17da8:	blt	17e4c <close@plt+0x6dcc>
   17dac:	b	17e64 <close@plt+0x6de4>
   17db0:	ldr	r0, [fp, #8]
   17db4:	cmp	r0, #0
   17db8:	bne	17dc0 <close@plt+0x6d40>
   17dbc:	b	17e64 <close@plt+0x6de4>
   17dc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17dc4:	cmp	r0, #0
   17dc8:	bge	17e34 <close@plt+0x6db4>
   17dcc:	b	17dd0 <close@plt+0x6d50>
   17dd0:	b	17e18 <close@plt+0x6d98>
   17dd4:	b	17e18 <close@plt+0x6d98>
   17dd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ddc:	cmn	r0, #1
   17de0:	bne	17e18 <close@plt+0x6d98>
   17de4:	b	17de8 <close@plt+0x6d68>
   17de8:	ldr	r0, [fp, #8]
   17dec:	add	r0, r0, #0
   17df0:	movw	r1, #0
   17df4:	cmp	r1, r0
   17df8:	blt	17e4c <close@plt+0x6dcc>
   17dfc:	b	17e64 <close@plt+0x6de4>
   17e00:	ldr	r0, [fp, #8]
   17e04:	sub	r0, r0, #1
   17e08:	mvn	r1, #0
   17e0c:	cmp	r1, r0
   17e10:	blt	17e4c <close@plt+0x6dcc>
   17e14:	b	17e64 <close@plt+0x6de4>
   17e18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e1c:	movw	r1, #0
   17e20:	sdiv	r0, r1, r0
   17e24:	ldr	r1, [fp, #8]
   17e28:	cmp	r0, r1
   17e2c:	blt	17e4c <close@plt+0x6dcc>
   17e30:	b	17e64 <close@plt+0x6de4>
   17e34:	ldr	r0, [fp, #8]
   17e38:	movw	r1, #255	; 0xff
   17e3c:	sdiv	r0, r1, r0
   17e40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17e44:	cmp	r0, r1
   17e48:	bge	17e64 <close@plt+0x6de4>
   17e4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e50:	ldr	r1, [fp, #8]
   17e54:	mul	r0, r0, r1
   17e58:	and	r0, r0, #255	; 0xff
   17e5c:	str	r0, [fp, #-28]	; 0xffffffe4
   17e60:	b	18e40 <close@plt+0x7dc0>
   17e64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e68:	ldr	r1, [fp, #8]
   17e6c:	mul	r0, r0, r1
   17e70:	and	r0, r0, #255	; 0xff
   17e74:	str	r0, [fp, #-28]	; 0xffffffe4
   17e78:	b	18e44 <close@plt+0x7dc4>
   17e7c:	b	18258 <close@plt+0x71d8>
   17e80:	b	17e84 <close@plt+0x6e04>
   17e84:	ldr	r0, [fp, #8]
   17e88:	cmp	r0, #0
   17e8c:	bge	17fa4 <close@plt+0x6f24>
   17e90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e94:	cmp	r0, #0
   17e98:	bge	17f28 <close@plt+0x6ea8>
   17e9c:	b	17ea0 <close@plt+0x6e20>
   17ea0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ea4:	ldr	r1, [fp, #8]
   17ea8:	movw	r2, #32767	; 0x7fff
   17eac:	sdiv	r1, r2, r1
   17eb0:	cmp	r0, r1
   17eb4:	blt	18044 <close@plt+0x6fc4>
   17eb8:	b	1805c <close@plt+0x6fdc>
   17ebc:	andhi	r0, r0, r0
   17ec0:	b	17ec4 <close@plt+0x6e44>
   17ec4:	ldr	r0, [pc, #4004]	; 18e70 <close@plt+0x7df0>
   17ec8:	ldr	r1, [fp, #8]
   17ecc:	cmp	r1, r0
   17ed0:	blt	17ee8 <close@plt+0x6e68>
   17ed4:	b	17ef4 <close@plt+0x6e74>
   17ed8:	ldr	r0, [fp, #8]
   17edc:	movw	r1, #0
   17ee0:	cmp	r1, r0
   17ee4:	bge	17ef4 <close@plt+0x6e74>
   17ee8:	movw	r0, #0
   17eec:	str	r0, [sp, #80]	; 0x50
   17ef0:	b	17f0c <close@plt+0x6e8c>
   17ef4:	ldr	r0, [fp, #8]
   17ef8:	movw	r1, #0
   17efc:	sub	r0, r1, r0
   17f00:	movw	r1, #32767	; 0x7fff
   17f04:	sdiv	r0, r1, r0
   17f08:	str	r0, [sp, #80]	; 0x50
   17f0c:	ldr	r0, [sp, #80]	; 0x50
   17f10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f14:	mvn	r2, #0
   17f18:	sub	r1, r2, r1
   17f1c:	cmp	r0, r1
   17f20:	ble	18044 <close@plt+0x6fc4>
   17f24:	b	1805c <close@plt+0x6fdc>
   17f28:	b	17f2c <close@plt+0x6eac>
   17f2c:	b	17f88 <close@plt+0x6f08>
   17f30:	b	17f88 <close@plt+0x6f08>
   17f34:	ldr	r0, [fp, #8]
   17f38:	cmn	r0, #1
   17f3c:	bne	17f88 <close@plt+0x6f08>
   17f40:	b	17f44 <close@plt+0x6ec4>
   17f44:	ldr	r0, [pc, #3884]	; 18e78 <close@plt+0x7df8>
   17f48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f4c:	add	r0, r1, r0
   17f50:	movw	r1, #0
   17f54:	cmp	r1, r0
   17f58:	blt	18044 <close@plt+0x6fc4>
   17f5c:	b	1805c <close@plt+0x6fdc>
   17f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f64:	movw	r1, #0
   17f68:	cmp	r1, r0
   17f6c:	bge	1805c <close@plt+0x6fdc>
   17f70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f74:	sub	r0, r0, #1
   17f78:	movw	r1, #32767	; 0x7fff
   17f7c:	cmp	r1, r0
   17f80:	blt	18044 <close@plt+0x6fc4>
   17f84:	b	1805c <close@plt+0x6fdc>
   17f88:	ldr	r0, [pc, #3816]	; 18e78 <close@plt+0x7df8>
   17f8c:	ldr	r1, [fp, #8]
   17f90:	sdiv	r0, r0, r1
   17f94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f98:	cmp	r0, r1
   17f9c:	blt	18044 <close@plt+0x6fc4>
   17fa0:	b	1805c <close@plt+0x6fdc>
   17fa4:	ldr	r0, [fp, #8]
   17fa8:	cmp	r0, #0
   17fac:	bne	17fb4 <close@plt+0x6f34>
   17fb0:	b	1805c <close@plt+0x6fdc>
   17fb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fb8:	cmp	r0, #0
   17fbc:	bge	1802c <close@plt+0x6fac>
   17fc0:	b	17fc4 <close@plt+0x6f44>
   17fc4:	b	18010 <close@plt+0x6f90>
   17fc8:	b	18010 <close@plt+0x6f90>
   17fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fd0:	cmn	r0, #1
   17fd4:	bne	18010 <close@plt+0x6f90>
   17fd8:	b	17fdc <close@plt+0x6f5c>
   17fdc:	ldr	r0, [pc, #3732]	; 18e78 <close@plt+0x7df8>
   17fe0:	ldr	r1, [fp, #8]
   17fe4:	add	r0, r1, r0
   17fe8:	movw	r1, #0
   17fec:	cmp	r1, r0
   17ff0:	blt	18044 <close@plt+0x6fc4>
   17ff4:	b	1805c <close@plt+0x6fdc>
   17ff8:	ldr	r0, [fp, #8]
   17ffc:	sub	r0, r0, #1
   18000:	movw	r1, #32767	; 0x7fff
   18004:	cmp	r1, r0
   18008:	blt	18044 <close@plt+0x6fc4>
   1800c:	b	1805c <close@plt+0x6fdc>
   18010:	ldr	r0, [pc, #3680]	; 18e78 <close@plt+0x7df8>
   18014:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18018:	sdiv	r0, r0, r1
   1801c:	ldr	r1, [fp, #8]
   18020:	cmp	r0, r1
   18024:	blt	18044 <close@plt+0x6fc4>
   18028:	b	1805c <close@plt+0x6fdc>
   1802c:	ldr	r0, [fp, #8]
   18030:	movw	r1, #32767	; 0x7fff
   18034:	sdiv	r0, r1, r0
   18038:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1803c:	cmp	r0, r1
   18040:	bge	1805c <close@plt+0x6fdc>
   18044:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18048:	ldr	r1, [fp, #8]
   1804c:	mul	r0, r0, r1
   18050:	sxth	r0, r0
   18054:	str	r0, [fp, #-28]	; 0xffffffe4
   18058:	b	18e40 <close@plt+0x7dc0>
   1805c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18060:	ldr	r1, [fp, #8]
   18064:	mul	r0, r0, r1
   18068:	sxth	r0, r0
   1806c:	str	r0, [fp, #-28]	; 0xffffffe4
   18070:	b	18e44 <close@plt+0x7dc4>
   18074:	ldr	r0, [fp, #8]
   18078:	cmp	r0, #0
   1807c:	bge	1818c <close@plt+0x710c>
   18080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18084:	cmp	r0, #0
   18088:	bge	18114 <close@plt+0x7094>
   1808c:	b	18090 <close@plt+0x7010>
   18090:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18094:	ldr	r1, [fp, #8]
   18098:	movw	r2, #65535	; 0xffff
   1809c:	sdiv	r1, r2, r1
   180a0:	cmp	r0, r1
   180a4:	blt	18228 <close@plt+0x71a8>
   180a8:	b	18240 <close@plt+0x71c0>
   180ac:	b	180b0 <close@plt+0x7030>
   180b0:	ldr	r0, [pc, #3512]	; 18e70 <close@plt+0x7df0>
   180b4:	ldr	r1, [fp, #8]
   180b8:	cmp	r1, r0
   180bc:	blt	180d4 <close@plt+0x7054>
   180c0:	b	180e0 <close@plt+0x7060>
   180c4:	ldr	r0, [fp, #8]
   180c8:	movw	r1, #0
   180cc:	cmp	r1, r0
   180d0:	bge	180e0 <close@plt+0x7060>
   180d4:	movw	r0, #0
   180d8:	str	r0, [sp, #76]	; 0x4c
   180dc:	b	180f8 <close@plt+0x7078>
   180e0:	ldr	r0, [fp, #8]
   180e4:	movw	r1, #0
   180e8:	sub	r0, r1, r0
   180ec:	movw	r1, #65535	; 0xffff
   180f0:	sdiv	r0, r1, r0
   180f4:	str	r0, [sp, #76]	; 0x4c
   180f8:	ldr	r0, [sp, #76]	; 0x4c
   180fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18100:	mvn	r2, #0
   18104:	sub	r1, r2, r1
   18108:	cmp	r0, r1
   1810c:	ble	18228 <close@plt+0x71a8>
   18110:	b	18240 <close@plt+0x71c0>
   18114:	b	18118 <close@plt+0x7098>
   18118:	b	18170 <close@plt+0x70f0>
   1811c:	b	18170 <close@plt+0x70f0>
   18120:	ldr	r0, [fp, #8]
   18124:	cmn	r0, #1
   18128:	bne	18170 <close@plt+0x70f0>
   1812c:	b	18130 <close@plt+0x70b0>
   18130:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18134:	add	r0, r0, #0
   18138:	movw	r1, #0
   1813c:	cmp	r1, r0
   18140:	blt	18228 <close@plt+0x71a8>
   18144:	b	18240 <close@plt+0x71c0>
   18148:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1814c:	movw	r1, #0
   18150:	cmp	r1, r0
   18154:	bge	18240 <close@plt+0x71c0>
   18158:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1815c:	sub	r0, r0, #1
   18160:	mvn	r1, #0
   18164:	cmp	r1, r0
   18168:	blt	18228 <close@plt+0x71a8>
   1816c:	b	18240 <close@plt+0x71c0>
   18170:	ldr	r0, [fp, #8]
   18174:	movw	r1, #0
   18178:	sdiv	r0, r1, r0
   1817c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18180:	cmp	r0, r1
   18184:	blt	18228 <close@plt+0x71a8>
   18188:	b	18240 <close@plt+0x71c0>
   1818c:	ldr	r0, [fp, #8]
   18190:	cmp	r0, #0
   18194:	bne	1819c <close@plt+0x711c>
   18198:	b	18240 <close@plt+0x71c0>
   1819c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181a0:	cmp	r0, #0
   181a4:	bge	18210 <close@plt+0x7190>
   181a8:	b	181ac <close@plt+0x712c>
   181ac:	b	181f4 <close@plt+0x7174>
   181b0:	b	181f4 <close@plt+0x7174>
   181b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181b8:	cmn	r0, #1
   181bc:	bne	181f4 <close@plt+0x7174>
   181c0:	b	181c4 <close@plt+0x7144>
   181c4:	ldr	r0, [fp, #8]
   181c8:	add	r0, r0, #0
   181cc:	movw	r1, #0
   181d0:	cmp	r1, r0
   181d4:	blt	18228 <close@plt+0x71a8>
   181d8:	b	18240 <close@plt+0x71c0>
   181dc:	ldr	r0, [fp, #8]
   181e0:	sub	r0, r0, #1
   181e4:	mvn	r1, #0
   181e8:	cmp	r1, r0
   181ec:	blt	18228 <close@plt+0x71a8>
   181f0:	b	18240 <close@plt+0x71c0>
   181f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181f8:	movw	r1, #0
   181fc:	sdiv	r0, r1, r0
   18200:	ldr	r1, [fp, #8]
   18204:	cmp	r0, r1
   18208:	blt	18228 <close@plt+0x71a8>
   1820c:	b	18240 <close@plt+0x71c0>
   18210:	ldr	r0, [fp, #8]
   18214:	movw	r1, #65535	; 0xffff
   18218:	sdiv	r0, r1, r0
   1821c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18220:	cmp	r0, r1
   18224:	bge	18240 <close@plt+0x71c0>
   18228:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1822c:	ldr	r1, [fp, #8]
   18230:	mul	r0, r0, r1
   18234:	uxth	r0, r0
   18238:	str	r0, [fp, #-28]	; 0xffffffe4
   1823c:	b	18e40 <close@plt+0x7dc0>
   18240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18244:	ldr	r1, [fp, #8]
   18248:	mul	r0, r0, r1
   1824c:	uxth	r0, r0
   18250:	str	r0, [fp, #-28]	; 0xffffffe4
   18254:	b	18e44 <close@plt+0x7dc4>
   18258:	b	1825c <close@plt+0x71dc>
   1825c:	b	18260 <close@plt+0x71e0>
   18260:	ldr	r0, [fp, #8]
   18264:	cmp	r0, #0
   18268:	bge	1836c <close@plt+0x72ec>
   1826c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18270:	cmp	r0, #0
   18274:	bge	18300 <close@plt+0x7280>
   18278:	b	1827c <close@plt+0x71fc>
   1827c:	ldr	r0, [pc, #3048]	; 18e6c <close@plt+0x7dec>
   18280:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18284:	ldr	r2, [fp, #8]
   18288:	sdiv	r0, r0, r2
   1828c:	cmp	r1, r0
   18290:	blt	183fc <close@plt+0x737c>
   18294:	b	18410 <close@plt+0x7390>
   18298:	b	1829c <close@plt+0x721c>
   1829c:	ldr	r0, [pc, #3020]	; 18e70 <close@plt+0x7df0>
   182a0:	ldr	r1, [fp, #8]
   182a4:	cmp	r1, r0
   182a8:	blt	182c0 <close@plt+0x7240>
   182ac:	b	182cc <close@plt+0x724c>
   182b0:	ldr	r0, [fp, #8]
   182b4:	movw	r1, #0
   182b8:	cmp	r1, r0
   182bc:	bge	182cc <close@plt+0x724c>
   182c0:	movw	r0, #0
   182c4:	str	r0, [sp, #72]	; 0x48
   182c8:	b	182e4 <close@plt+0x7264>
   182cc:	ldr	r0, [pc, #2968]	; 18e6c <close@plt+0x7dec>
   182d0:	ldr	r1, [fp, #8]
   182d4:	movw	r2, #0
   182d8:	sub	r1, r2, r1
   182dc:	sdiv	r0, r0, r1
   182e0:	str	r0, [sp, #72]	; 0x48
   182e4:	ldr	r0, [sp, #72]	; 0x48
   182e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   182ec:	mvn	r2, #0
   182f0:	sub	r1, r2, r1
   182f4:	cmp	r0, r1
   182f8:	ble	183fc <close@plt+0x737c>
   182fc:	b	18410 <close@plt+0x7390>
   18300:	ldr	r0, [fp, #8]
   18304:	cmn	r0, #1
   18308:	bne	18350 <close@plt+0x72d0>
   1830c:	b	18310 <close@plt+0x7290>
   18310:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18314:	add	r0, r0, #-2147483648	; 0x80000000
   18318:	movw	r1, #0
   1831c:	cmp	r1, r0
   18320:	blt	183fc <close@plt+0x737c>
   18324:	b	18410 <close@plt+0x7390>
   18328:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1832c:	movw	r1, #0
   18330:	cmp	r1, r0
   18334:	bge	18410 <close@plt+0x7390>
   18338:	ldr	r0, [pc, #2860]	; 18e6c <close@plt+0x7dec>
   1833c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18340:	sub	r1, r1, #1
   18344:	cmp	r0, r1
   18348:	blt	183fc <close@plt+0x737c>
   1834c:	b	18410 <close@plt+0x7390>
   18350:	ldr	r0, [pc, #2844]	; 18e74 <close@plt+0x7df4>
   18354:	ldr	r1, [fp, #8]
   18358:	sdiv	r0, r0, r1
   1835c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18360:	cmp	r0, r1
   18364:	blt	183fc <close@plt+0x737c>
   18368:	b	18410 <close@plt+0x7390>
   1836c:	ldr	r0, [fp, #8]
   18370:	cmp	r0, #0
   18374:	bne	1837c <close@plt+0x72fc>
   18378:	b	18410 <close@plt+0x7390>
   1837c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18380:	cmp	r0, #0
   18384:	bge	183e4 <close@plt+0x7364>
   18388:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1838c:	cmn	r0, #1
   18390:	bne	183c8 <close@plt+0x7348>
   18394:	b	18398 <close@plt+0x7318>
   18398:	ldr	r0, [fp, #8]
   1839c:	add	r0, r0, #-2147483648	; 0x80000000
   183a0:	movw	r1, #0
   183a4:	cmp	r1, r0
   183a8:	blt	183fc <close@plt+0x737c>
   183ac:	b	18410 <close@plt+0x7390>
   183b0:	ldr	r0, [pc, #2740]	; 18e6c <close@plt+0x7dec>
   183b4:	ldr	r1, [fp, #8]
   183b8:	sub	r1, r1, #1
   183bc:	cmp	r0, r1
   183c0:	blt	183fc <close@plt+0x737c>
   183c4:	b	18410 <close@plt+0x7390>
   183c8:	ldr	r0, [pc, #2724]	; 18e74 <close@plt+0x7df4>
   183cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   183d0:	sdiv	r0, r0, r1
   183d4:	ldr	r1, [fp, #8]
   183d8:	cmp	r0, r1
   183dc:	blt	183fc <close@plt+0x737c>
   183e0:	b	18410 <close@plt+0x7390>
   183e4:	ldr	r0, [pc, #2688]	; 18e6c <close@plt+0x7dec>
   183e8:	ldr	r1, [fp, #8]
   183ec:	sdiv	r0, r0, r1
   183f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   183f4:	cmp	r0, r1
   183f8:	bge	18410 <close@plt+0x7390>
   183fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18400:	ldr	r1, [fp, #8]
   18404:	mul	r0, r0, r1
   18408:	str	r0, [fp, #-28]	; 0xffffffe4
   1840c:	b	18e40 <close@plt+0x7dc0>
   18410:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18414:	ldr	r1, [fp, #8]
   18418:	mul	r0, r0, r1
   1841c:	str	r0, [fp, #-28]	; 0xffffffe4
   18420:	b	18e44 <close@plt+0x7dc4>
   18424:	ldr	r0, [fp, #8]
   18428:	cmp	r0, #0
   1842c:	bge	1853c <close@plt+0x74bc>
   18430:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18434:	cmp	r0, #0
   18438:	bge	184c4 <close@plt+0x7444>
   1843c:	b	1845c <close@plt+0x73dc>
   18440:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18444:	ldr	r1, [fp, #8]
   18448:	mvn	r2, #0
   1844c:	udiv	r1, r2, r1
   18450:	cmp	r0, r1
   18454:	bcc	185d8 <close@plt+0x7558>
   18458:	b	185ec <close@plt+0x756c>
   1845c:	b	18460 <close@plt+0x73e0>
   18460:	ldr	r0, [pc, #2568]	; 18e70 <close@plt+0x7df0>
   18464:	ldr	r1, [fp, #8]
   18468:	cmp	r1, r0
   1846c:	blt	18484 <close@plt+0x7404>
   18470:	b	18490 <close@plt+0x7410>
   18474:	ldr	r0, [fp, #8]
   18478:	movw	r1, #0
   1847c:	cmp	r1, r0
   18480:	bge	18490 <close@plt+0x7410>
   18484:	movw	r0, #1
   18488:	str	r0, [sp, #68]	; 0x44
   1848c:	b	184a8 <close@plt+0x7428>
   18490:	ldr	r0, [fp, #8]
   18494:	movw	r1, #0
   18498:	sub	r0, r1, r0
   1849c:	mvn	r1, #0
   184a0:	udiv	r0, r1, r0
   184a4:	str	r0, [sp, #68]	; 0x44
   184a8:	ldr	r0, [sp, #68]	; 0x44
   184ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   184b0:	mvn	r2, #0
   184b4:	sub	r1, r2, r1
   184b8:	cmp	r0, r1
   184bc:	bls	185d8 <close@plt+0x7558>
   184c0:	b	185ec <close@plt+0x756c>
   184c4:	b	184c8 <close@plt+0x7448>
   184c8:	b	18520 <close@plt+0x74a0>
   184cc:	b	18520 <close@plt+0x74a0>
   184d0:	ldr	r0, [fp, #8]
   184d4:	cmn	r0, #1
   184d8:	bne	18520 <close@plt+0x74a0>
   184dc:	b	184e0 <close@plt+0x7460>
   184e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184e4:	add	r0, r0, #0
   184e8:	movw	r1, #0
   184ec:	cmp	r1, r0
   184f0:	blt	185d8 <close@plt+0x7558>
   184f4:	b	185ec <close@plt+0x756c>
   184f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184fc:	movw	r1, #0
   18500:	cmp	r1, r0
   18504:	bge	185ec <close@plt+0x756c>
   18508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1850c:	sub	r0, r0, #1
   18510:	mvn	r1, #0
   18514:	cmp	r1, r0
   18518:	blt	185d8 <close@plt+0x7558>
   1851c:	b	185ec <close@plt+0x756c>
   18520:	ldr	r0, [fp, #8]
   18524:	movw	r1, #0
   18528:	sdiv	r0, r1, r0
   1852c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18530:	cmp	r0, r1
   18534:	blt	185d8 <close@plt+0x7558>
   18538:	b	185ec <close@plt+0x756c>
   1853c:	ldr	r0, [fp, #8]
   18540:	cmp	r0, #0
   18544:	bne	1854c <close@plt+0x74cc>
   18548:	b	185ec <close@plt+0x756c>
   1854c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18550:	cmp	r0, #0
   18554:	bge	185c0 <close@plt+0x7540>
   18558:	b	1855c <close@plt+0x74dc>
   1855c:	b	185a4 <close@plt+0x7524>
   18560:	b	185a4 <close@plt+0x7524>
   18564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18568:	cmn	r0, #1
   1856c:	bne	185a4 <close@plt+0x7524>
   18570:	b	18574 <close@plt+0x74f4>
   18574:	ldr	r0, [fp, #8]
   18578:	add	r0, r0, #0
   1857c:	movw	r1, #0
   18580:	cmp	r1, r0
   18584:	blt	185d8 <close@plt+0x7558>
   18588:	b	185ec <close@plt+0x756c>
   1858c:	ldr	r0, [fp, #8]
   18590:	sub	r0, r0, #1
   18594:	mvn	r1, #0
   18598:	cmp	r1, r0
   1859c:	blt	185d8 <close@plt+0x7558>
   185a0:	b	185ec <close@plt+0x756c>
   185a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185a8:	movw	r1, #0
   185ac:	sdiv	r0, r1, r0
   185b0:	ldr	r1, [fp, #8]
   185b4:	cmp	r0, r1
   185b8:	blt	185d8 <close@plt+0x7558>
   185bc:	b	185ec <close@plt+0x756c>
   185c0:	ldr	r0, [fp, #8]
   185c4:	mvn	r1, #0
   185c8:	udiv	r0, r1, r0
   185cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   185d0:	cmp	r0, r1
   185d4:	bcs	185ec <close@plt+0x756c>
   185d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185dc:	ldr	r1, [fp, #8]
   185e0:	mul	r0, r0, r1
   185e4:	str	r0, [fp, #-28]	; 0xffffffe4
   185e8:	b	18e40 <close@plt+0x7dc0>
   185ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185f0:	ldr	r1, [fp, #8]
   185f4:	mul	r0, r0, r1
   185f8:	str	r0, [fp, #-28]	; 0xffffffe4
   185fc:	b	18e44 <close@plt+0x7dc4>
   18600:	b	18604 <close@plt+0x7584>
   18604:	b	18608 <close@plt+0x7588>
   18608:	ldr	r0, [fp, #8]
   1860c:	cmp	r0, #0
   18610:	bge	18714 <close@plt+0x7694>
   18614:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18618:	cmp	r0, #0
   1861c:	bge	186a8 <close@plt+0x7628>
   18620:	b	18624 <close@plt+0x75a4>
   18624:	ldr	r0, [pc, #2112]	; 18e6c <close@plt+0x7dec>
   18628:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1862c:	ldr	r2, [fp, #8]
   18630:	sdiv	r0, r0, r2
   18634:	cmp	r1, r0
   18638:	blt	187a4 <close@plt+0x7724>
   1863c:	b	187b8 <close@plt+0x7738>
   18640:	b	18644 <close@plt+0x75c4>
   18644:	ldr	r0, [pc, #2084]	; 18e70 <close@plt+0x7df0>
   18648:	ldr	r1, [fp, #8]
   1864c:	cmp	r1, r0
   18650:	blt	18668 <close@plt+0x75e8>
   18654:	b	18674 <close@plt+0x75f4>
   18658:	ldr	r0, [fp, #8]
   1865c:	movw	r1, #0
   18660:	cmp	r1, r0
   18664:	bge	18674 <close@plt+0x75f4>
   18668:	movw	r0, #0
   1866c:	str	r0, [sp, #64]	; 0x40
   18670:	b	1868c <close@plt+0x760c>
   18674:	ldr	r0, [pc, #2032]	; 18e6c <close@plt+0x7dec>
   18678:	ldr	r1, [fp, #8]
   1867c:	movw	r2, #0
   18680:	sub	r1, r2, r1
   18684:	sdiv	r0, r0, r1
   18688:	str	r0, [sp, #64]	; 0x40
   1868c:	ldr	r0, [sp, #64]	; 0x40
   18690:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18694:	mvn	r2, #0
   18698:	sub	r1, r2, r1
   1869c:	cmp	r0, r1
   186a0:	ble	187a4 <close@plt+0x7724>
   186a4:	b	187b8 <close@plt+0x7738>
   186a8:	ldr	r0, [fp, #8]
   186ac:	cmn	r0, #1
   186b0:	bne	186f8 <close@plt+0x7678>
   186b4:	b	186b8 <close@plt+0x7638>
   186b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186bc:	add	r0, r0, #-2147483648	; 0x80000000
   186c0:	movw	r1, #0
   186c4:	cmp	r1, r0
   186c8:	blt	187a4 <close@plt+0x7724>
   186cc:	b	187b8 <close@plt+0x7738>
   186d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186d4:	movw	r1, #0
   186d8:	cmp	r1, r0
   186dc:	bge	187b8 <close@plt+0x7738>
   186e0:	ldr	r0, [pc, #1924]	; 18e6c <close@plt+0x7dec>
   186e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   186e8:	sub	r1, r1, #1
   186ec:	cmp	r0, r1
   186f0:	blt	187a4 <close@plt+0x7724>
   186f4:	b	187b8 <close@plt+0x7738>
   186f8:	ldr	r0, [pc, #1908]	; 18e74 <close@plt+0x7df4>
   186fc:	ldr	r1, [fp, #8]
   18700:	sdiv	r0, r0, r1
   18704:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18708:	cmp	r0, r1
   1870c:	blt	187a4 <close@plt+0x7724>
   18710:	b	187b8 <close@plt+0x7738>
   18714:	ldr	r0, [fp, #8]
   18718:	cmp	r0, #0
   1871c:	bne	18724 <close@plt+0x76a4>
   18720:	b	187b8 <close@plt+0x7738>
   18724:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18728:	cmp	r0, #0
   1872c:	bge	1878c <close@plt+0x770c>
   18730:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18734:	cmn	r0, #1
   18738:	bne	18770 <close@plt+0x76f0>
   1873c:	b	18740 <close@plt+0x76c0>
   18740:	ldr	r0, [fp, #8]
   18744:	add	r0, r0, #-2147483648	; 0x80000000
   18748:	movw	r1, #0
   1874c:	cmp	r1, r0
   18750:	blt	187a4 <close@plt+0x7724>
   18754:	b	187b8 <close@plt+0x7738>
   18758:	ldr	r0, [pc, #1804]	; 18e6c <close@plt+0x7dec>
   1875c:	ldr	r1, [fp, #8]
   18760:	sub	r1, r1, #1
   18764:	cmp	r0, r1
   18768:	blt	187a4 <close@plt+0x7724>
   1876c:	b	187b8 <close@plt+0x7738>
   18770:	ldr	r0, [pc, #1788]	; 18e74 <close@plt+0x7df4>
   18774:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18778:	sdiv	r0, r0, r1
   1877c:	ldr	r1, [fp, #8]
   18780:	cmp	r0, r1
   18784:	blt	187a4 <close@plt+0x7724>
   18788:	b	187b8 <close@plt+0x7738>
   1878c:	ldr	r0, [pc, #1752]	; 18e6c <close@plt+0x7dec>
   18790:	ldr	r1, [fp, #8]
   18794:	sdiv	r0, r0, r1
   18798:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1879c:	cmp	r0, r1
   187a0:	bge	187b8 <close@plt+0x7738>
   187a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187a8:	ldr	r1, [fp, #8]
   187ac:	mul	r0, r0, r1
   187b0:	str	r0, [fp, #-28]	; 0xffffffe4
   187b4:	b	18e40 <close@plt+0x7dc0>
   187b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187bc:	ldr	r1, [fp, #8]
   187c0:	mul	r0, r0, r1
   187c4:	str	r0, [fp, #-28]	; 0xffffffe4
   187c8:	b	18e44 <close@plt+0x7dc4>
   187cc:	ldr	r0, [fp, #8]
   187d0:	cmp	r0, #0
   187d4:	bge	188e4 <close@plt+0x7864>
   187d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187dc:	cmp	r0, #0
   187e0:	bge	1886c <close@plt+0x77ec>
   187e4:	b	18804 <close@plt+0x7784>
   187e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187ec:	ldr	r1, [fp, #8]
   187f0:	mvn	r2, #0
   187f4:	udiv	r1, r2, r1
   187f8:	cmp	r0, r1
   187fc:	bcc	18980 <close@plt+0x7900>
   18800:	b	18994 <close@plt+0x7914>
   18804:	b	18808 <close@plt+0x7788>
   18808:	ldr	r0, [pc, #1632]	; 18e70 <close@plt+0x7df0>
   1880c:	ldr	r1, [fp, #8]
   18810:	cmp	r1, r0
   18814:	blt	1882c <close@plt+0x77ac>
   18818:	b	18838 <close@plt+0x77b8>
   1881c:	ldr	r0, [fp, #8]
   18820:	movw	r1, #0
   18824:	cmp	r1, r0
   18828:	bge	18838 <close@plt+0x77b8>
   1882c:	movw	r0, #1
   18830:	str	r0, [sp, #60]	; 0x3c
   18834:	b	18850 <close@plt+0x77d0>
   18838:	ldr	r0, [fp, #8]
   1883c:	movw	r1, #0
   18840:	sub	r0, r1, r0
   18844:	mvn	r1, #0
   18848:	udiv	r0, r1, r0
   1884c:	str	r0, [sp, #60]	; 0x3c
   18850:	ldr	r0, [sp, #60]	; 0x3c
   18854:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18858:	mvn	r2, #0
   1885c:	sub	r1, r2, r1
   18860:	cmp	r0, r1
   18864:	bls	18980 <close@plt+0x7900>
   18868:	b	18994 <close@plt+0x7914>
   1886c:	b	18870 <close@plt+0x77f0>
   18870:	b	188c8 <close@plt+0x7848>
   18874:	b	188c8 <close@plt+0x7848>
   18878:	ldr	r0, [fp, #8]
   1887c:	cmn	r0, #1
   18880:	bne	188c8 <close@plt+0x7848>
   18884:	b	18888 <close@plt+0x7808>
   18888:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1888c:	add	r0, r0, #0
   18890:	movw	r1, #0
   18894:	cmp	r1, r0
   18898:	blt	18980 <close@plt+0x7900>
   1889c:	b	18994 <close@plt+0x7914>
   188a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188a4:	movw	r1, #0
   188a8:	cmp	r1, r0
   188ac:	bge	18994 <close@plt+0x7914>
   188b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188b4:	sub	r0, r0, #1
   188b8:	mvn	r1, #0
   188bc:	cmp	r1, r0
   188c0:	blt	18980 <close@plt+0x7900>
   188c4:	b	18994 <close@plt+0x7914>
   188c8:	ldr	r0, [fp, #8]
   188cc:	movw	r1, #0
   188d0:	sdiv	r0, r1, r0
   188d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   188d8:	cmp	r0, r1
   188dc:	blt	18980 <close@plt+0x7900>
   188e0:	b	18994 <close@plt+0x7914>
   188e4:	ldr	r0, [fp, #8]
   188e8:	cmp	r0, #0
   188ec:	bne	188f4 <close@plt+0x7874>
   188f0:	b	18994 <close@plt+0x7914>
   188f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188f8:	cmp	r0, #0
   188fc:	bge	18968 <close@plt+0x78e8>
   18900:	b	18904 <close@plt+0x7884>
   18904:	b	1894c <close@plt+0x78cc>
   18908:	b	1894c <close@plt+0x78cc>
   1890c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18910:	cmn	r0, #1
   18914:	bne	1894c <close@plt+0x78cc>
   18918:	b	1891c <close@plt+0x789c>
   1891c:	ldr	r0, [fp, #8]
   18920:	add	r0, r0, #0
   18924:	movw	r1, #0
   18928:	cmp	r1, r0
   1892c:	blt	18980 <close@plt+0x7900>
   18930:	b	18994 <close@plt+0x7914>
   18934:	ldr	r0, [fp, #8]
   18938:	sub	r0, r0, #1
   1893c:	mvn	r1, #0
   18940:	cmp	r1, r0
   18944:	blt	18980 <close@plt+0x7900>
   18948:	b	18994 <close@plt+0x7914>
   1894c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18950:	movw	r1, #0
   18954:	sdiv	r0, r1, r0
   18958:	ldr	r1, [fp, #8]
   1895c:	cmp	r0, r1
   18960:	blt	18980 <close@plt+0x7900>
   18964:	b	18994 <close@plt+0x7914>
   18968:	ldr	r0, [fp, #8]
   1896c:	mvn	r1, #0
   18970:	udiv	r0, r1, r0
   18974:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18978:	cmp	r0, r1
   1897c:	bcs	18994 <close@plt+0x7914>
   18980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18984:	ldr	r1, [fp, #8]
   18988:	mul	r0, r0, r1
   1898c:	str	r0, [fp, #-28]	; 0xffffffe4
   18990:	b	18e40 <close@plt+0x7dc0>
   18994:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18998:	ldr	r1, [fp, #8]
   1899c:	mul	r0, r0, r1
   189a0:	str	r0, [fp, #-28]	; 0xffffffe4
   189a4:	b	18e44 <close@plt+0x7dc4>
   189a8:	b	189ac <close@plt+0x792c>
   189ac:	ldr	r0, [fp, #8]
   189b0:	cmp	r0, #0
   189b4:	bge	18b1c <close@plt+0x7a9c>
   189b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189bc:	cmp	r0, #0
   189c0:	bge	18a98 <close@plt+0x7a18>
   189c4:	b	189c8 <close@plt+0x7948>
   189c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189cc:	ldr	r1, [fp, #8]
   189d0:	asr	r3, r1, #31
   189d4:	mvn	r2, #0
   189d8:	mvn	ip, #-2147483648	; 0x80000000
   189dc:	str	r0, [sp, #56]	; 0x38
   189e0:	mov	r0, r2
   189e4:	str	r1, [sp, #52]	; 0x34
   189e8:	mov	r1, ip
   189ec:	ldr	r2, [sp, #52]	; 0x34
   189f0:	bl	1b8b0 <close@plt+0xa830>
   189f4:	ldr	r2, [sp, #56]	; 0x38
   189f8:	subs	r0, r2, r0
   189fc:	rscs	r1, r1, r2, asr #31
   18a00:	blt	18be4 <close@plt+0x7b64>
   18a04:	b	18bf8 <close@plt+0x7b78>
   18a08:	b	18a0c <close@plt+0x798c>
   18a0c:	ldr	r0, [pc, #1116]	; 18e70 <close@plt+0x7df0>
   18a10:	ldr	r1, [fp, #8]
   18a14:	cmp	r1, r0
   18a18:	blt	18a30 <close@plt+0x79b0>
   18a1c:	b	18a44 <close@plt+0x79c4>
   18a20:	ldr	r0, [fp, #8]
   18a24:	movw	r1, #0
   18a28:	cmp	r1, r0
   18a2c:	bge	18a44 <close@plt+0x79c4>
   18a30:	mov	r0, #0
   18a34:	mvn	r1, #0
   18a38:	str	r1, [sp, #48]	; 0x30
   18a3c:	str	r0, [sp, #44]	; 0x2c
   18a40:	b	18a78 <close@plt+0x79f8>
   18a44:	ldr	r0, [fp, #8]
   18a48:	rsb	r0, r0, #0
   18a4c:	asr	r3, r0, #31
   18a50:	mvn	r1, #0
   18a54:	mvn	r2, #-2147483648	; 0x80000000
   18a58:	str	r0, [sp, #40]	; 0x28
   18a5c:	mov	r0, r1
   18a60:	mov	r1, r2
   18a64:	ldr	r2, [sp, #40]	; 0x28
   18a68:	bl	1b8b0 <close@plt+0xa830>
   18a6c:	str	r0, [sp, #48]	; 0x30
   18a70:	str	r1, [sp, #44]	; 0x2c
   18a74:	b	18a78 <close@plt+0x79f8>
   18a78:	ldr	r0, [sp, #44]	; 0x2c
   18a7c:	ldr	r1, [sp, #48]	; 0x30
   18a80:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18a84:	mvn	r2, r2
   18a88:	subs	r1, r2, r1
   18a8c:	rscs	r0, r0, r2, asr #31
   18a90:	bge	18be4 <close@plt+0x7b64>
   18a94:	b	18bf8 <close@plt+0x7b78>
   18a98:	ldr	r0, [fp, #8]
   18a9c:	cmn	r0, #1
   18aa0:	bne	18ae4 <close@plt+0x7a64>
   18aa4:	b	18aa8 <close@plt+0x7a28>
   18aa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18aac:	mov	r1, #-2147483648	; 0x80000000
   18ab0:	add	r1, r1, r0, asr #31
   18ab4:	rsbs	r0, r0, #0
   18ab8:	rscs	r1, r1, #0
   18abc:	blt	18be4 <close@plt+0x7b64>
   18ac0:	b	18bf8 <close@plt+0x7b78>
   18ac4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ac8:	movw	r1, #0
   18acc:	cmp	r1, r0
   18ad0:	bge	18bf8 <close@plt+0x7b78>
   18ad4:	mov	r0, #0
   18ad8:	cmp	r0, #0
   18adc:	bne	18be4 <close@plt+0x7b64>
   18ae0:	b	18bf8 <close@plt+0x7b78>
   18ae4:	ldr	r0, [fp, #8]
   18ae8:	asr	r3, r0, #31
   18aec:	mov	r1, #0
   18af0:	mov	r2, #-2147483648	; 0x80000000
   18af4:	str	r0, [sp, #36]	; 0x24
   18af8:	mov	r0, r1
   18afc:	mov	r1, r2
   18b00:	ldr	r2, [sp, #36]	; 0x24
   18b04:	bl	1b8b0 <close@plt+0xa830>
   18b08:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18b0c:	subs	r0, r0, r2
   18b10:	sbcs	r1, r1, r2, asr #31
   18b14:	blt	18be4 <close@plt+0x7b64>
   18b18:	b	18bf8 <close@plt+0x7b78>
   18b1c:	ldr	r0, [fp, #8]
   18b20:	cmp	r0, #0
   18b24:	bne	18b2c <close@plt+0x7aac>
   18b28:	b	18bf8 <close@plt+0x7b78>
   18b2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b30:	cmp	r0, #0
   18b34:	bge	18bac <close@plt+0x7b2c>
   18b38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b3c:	cmn	r0, #1
   18b40:	bne	18b74 <close@plt+0x7af4>
   18b44:	b	18b48 <close@plt+0x7ac8>
   18b48:	ldr	r0, [fp, #8]
   18b4c:	mov	r1, #-2147483648	; 0x80000000
   18b50:	add	r1, r1, r0, asr #31
   18b54:	rsbs	r0, r0, #0
   18b58:	rscs	r1, r1, #0
   18b5c:	blt	18be4 <close@plt+0x7b64>
   18b60:	b	18bf8 <close@plt+0x7b78>
   18b64:	mov	r0, #0
   18b68:	cmp	r0, #0
   18b6c:	bne	18be4 <close@plt+0x7b64>
   18b70:	b	18bf8 <close@plt+0x7b78>
   18b74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b78:	asr	r3, r0, #31
   18b7c:	mov	r1, #0
   18b80:	mov	r2, #-2147483648	; 0x80000000
   18b84:	str	r0, [sp, #32]
   18b88:	mov	r0, r1
   18b8c:	mov	r1, r2
   18b90:	ldr	r2, [sp, #32]
   18b94:	bl	1b8b0 <close@plt+0xa830>
   18b98:	ldr	r2, [fp, #8]
   18b9c:	subs	r0, r0, r2
   18ba0:	sbcs	r1, r1, r2, asr #31
   18ba4:	blt	18be4 <close@plt+0x7b64>
   18ba8:	b	18bf8 <close@plt+0x7b78>
   18bac:	ldr	r0, [fp, #8]
   18bb0:	asr	r3, r0, #31
   18bb4:	mvn	r1, #0
   18bb8:	mvn	r2, #-2147483648	; 0x80000000
   18bbc:	str	r0, [sp, #28]
   18bc0:	mov	r0, r1
   18bc4:	mov	r1, r2
   18bc8:	ldr	r2, [sp, #28]
   18bcc:	bl	1b8b0 <close@plt+0xa830>
   18bd0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18bd4:	subs	r0, r0, r2
   18bd8:	sbcs	r1, r1, r2, asr #31
   18bdc:	bge	18bf8 <close@plt+0x7b78>
   18be0:	b	18be4 <close@plt+0x7b64>
   18be4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18be8:	ldr	r1, [fp, #8]
   18bec:	mul	r0, r0, r1
   18bf0:	str	r0, [fp, #-28]	; 0xffffffe4
   18bf4:	b	18e40 <close@plt+0x7dc0>
   18bf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bfc:	ldr	r1, [fp, #8]
   18c00:	mul	r0, r0, r1
   18c04:	str	r0, [fp, #-28]	; 0xffffffe4
   18c08:	b	18e44 <close@plt+0x7dc4>
   18c0c:	ldr	r0, [fp, #8]
   18c10:	cmp	r0, #0
   18c14:	bge	18d64 <close@plt+0x7ce4>
   18c18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c1c:	cmp	r0, #0
   18c20:	bge	18cec <close@plt+0x7c6c>
   18c24:	b	18c64 <close@plt+0x7be4>
   18c28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c2c:	ldr	r1, [fp, #8]
   18c30:	asr	r3, r1, #31
   18c34:	mvn	r2, #0
   18c38:	str	r0, [sp, #24]
   18c3c:	mov	r0, r2
   18c40:	str	r1, [sp, #20]
   18c44:	mov	r1, r2
   18c48:	ldr	r2, [sp, #20]
   18c4c:	bl	1b984 <close@plt+0xa904>
   18c50:	ldr	r2, [sp, #24]
   18c54:	subs	r0, r2, r0
   18c58:	rscs	r1, r1, r2, asr #31
   18c5c:	bcc	18e18 <close@plt+0x7d98>
   18c60:	b	18e2c <close@plt+0x7dac>
   18c64:	b	18c68 <close@plt+0x7be8>
   18c68:	ldr	r0, [pc, #512]	; 18e70 <close@plt+0x7df0>
   18c6c:	ldr	r1, [fp, #8]
   18c70:	cmp	r1, r0
   18c74:	blt	18c8c <close@plt+0x7c0c>
   18c78:	b	18ca0 <close@plt+0x7c20>
   18c7c:	ldr	r0, [fp, #8]
   18c80:	movw	r1, #0
   18c84:	cmp	r1, r0
   18c88:	bge	18ca0 <close@plt+0x7c20>
   18c8c:	mov	r0, #1
   18c90:	mvn	r1, #0
   18c94:	str	r1, [sp, #16]
   18c98:	str	r0, [sp, #12]
   18c9c:	b	18ccc <close@plt+0x7c4c>
   18ca0:	ldr	r0, [fp, #8]
   18ca4:	rsb	r0, r0, #0
   18ca8:	asr	r3, r0, #31
   18cac:	mvn	r1, #0
   18cb0:	str	r0, [sp, #8]
   18cb4:	mov	r0, r1
   18cb8:	ldr	r2, [sp, #8]
   18cbc:	bl	1b984 <close@plt+0xa904>
   18cc0:	str	r0, [sp, #16]
   18cc4:	str	r1, [sp, #12]
   18cc8:	b	18ccc <close@plt+0x7c4c>
   18ccc:	ldr	r0, [sp, #12]
   18cd0:	ldr	r1, [sp, #16]
   18cd4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18cd8:	mvn	r2, r2
   18cdc:	subs	r1, r2, r1
   18ce0:	rscs	r0, r0, r2, asr #31
   18ce4:	bcs	18e18 <close@plt+0x7d98>
   18ce8:	b	18e2c <close@plt+0x7dac>
   18cec:	b	18cf0 <close@plt+0x7c70>
   18cf0:	b	18d48 <close@plt+0x7cc8>
   18cf4:	b	18d48 <close@plt+0x7cc8>
   18cf8:	ldr	r0, [fp, #8]
   18cfc:	cmn	r0, #1
   18d00:	bne	18d48 <close@plt+0x7cc8>
   18d04:	b	18d08 <close@plt+0x7c88>
   18d08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d0c:	add	r0, r0, #0
   18d10:	movw	r1, #0
   18d14:	cmp	r1, r0
   18d18:	blt	18e18 <close@plt+0x7d98>
   18d1c:	b	18e2c <close@plt+0x7dac>
   18d20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d24:	movw	r1, #0
   18d28:	cmp	r1, r0
   18d2c:	bge	18e2c <close@plt+0x7dac>
   18d30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d34:	sub	r0, r0, #1
   18d38:	mvn	r1, #0
   18d3c:	cmp	r1, r0
   18d40:	blt	18e18 <close@plt+0x7d98>
   18d44:	b	18e2c <close@plt+0x7dac>
   18d48:	ldr	r0, [fp, #8]
   18d4c:	movw	r1, #0
   18d50:	sdiv	r0, r1, r0
   18d54:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18d58:	cmp	r0, r1
   18d5c:	blt	18e18 <close@plt+0x7d98>
   18d60:	b	18e2c <close@plt+0x7dac>
   18d64:	ldr	r0, [fp, #8]
   18d68:	cmp	r0, #0
   18d6c:	bne	18d74 <close@plt+0x7cf4>
   18d70:	b	18e2c <close@plt+0x7dac>
   18d74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d78:	cmp	r0, #0
   18d7c:	bge	18de8 <close@plt+0x7d68>
   18d80:	b	18d84 <close@plt+0x7d04>
   18d84:	b	18dcc <close@plt+0x7d4c>
   18d88:	b	18dcc <close@plt+0x7d4c>
   18d8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d90:	cmn	r0, #1
   18d94:	bne	18dcc <close@plt+0x7d4c>
   18d98:	b	18d9c <close@plt+0x7d1c>
   18d9c:	ldr	r0, [fp, #8]
   18da0:	add	r0, r0, #0
   18da4:	movw	r1, #0
   18da8:	cmp	r1, r0
   18dac:	blt	18e18 <close@plt+0x7d98>
   18db0:	b	18e2c <close@plt+0x7dac>
   18db4:	ldr	r0, [fp, #8]
   18db8:	sub	r0, r0, #1
   18dbc:	mvn	r1, #0
   18dc0:	cmp	r1, r0
   18dc4:	blt	18e18 <close@plt+0x7d98>
   18dc8:	b	18e2c <close@plt+0x7dac>
   18dcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18dd0:	movw	r1, #0
   18dd4:	sdiv	r0, r1, r0
   18dd8:	ldr	r1, [fp, #8]
   18ddc:	cmp	r0, r1
   18de0:	blt	18e18 <close@plt+0x7d98>
   18de4:	b	18e2c <close@plt+0x7dac>
   18de8:	ldr	r0, [fp, #8]
   18dec:	asr	r3, r0, #31
   18df0:	mvn	r1, #0
   18df4:	str	r0, [sp, #4]
   18df8:	mov	r0, r1
   18dfc:	ldr	r2, [sp, #4]
   18e00:	bl	1b984 <close@plt+0xa904>
   18e04:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18e08:	subs	r0, r0, r2
   18e0c:	sbcs	r1, r1, r2, asr #31
   18e10:	bcs	18e2c <close@plt+0x7dac>
   18e14:	b	18e18 <close@plt+0x7d98>
   18e18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e1c:	ldr	r1, [fp, #8]
   18e20:	mul	r0, r0, r1
   18e24:	str	r0, [fp, #-28]	; 0xffffffe4
   18e28:	b	18e40 <close@plt+0x7dc0>
   18e2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e30:	ldr	r1, [fp, #8]
   18e34:	mul	r0, r0, r1
   18e38:	str	r0, [fp, #-28]	; 0xffffffe4
   18e3c:	b	18e44 <close@plt+0x7dc4>
   18e40:	bl	1901c <close@plt+0x7f9c>
   18e44:	ldr	r0, [fp, #-4]
   18e48:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18e4c:	bl	1637c <close@plt+0x52fc>
   18e50:	str	r0, [fp, #-4]
   18e54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e58:	ldr	r1, [fp, #-8]
   18e5c:	str	r0, [r1]
   18e60:	ldr	r0, [fp, #-4]
   18e64:	mov	sp, fp
   18e68:	pop	{fp, pc}
   18e6c:	svcvc	0x00ffffff
   18e70:	andhi	r0, r0, r1
   18e74:	andhi	r0, r0, r0
   18e78:			; <UNDEFINED> instruction: 0xffff8000
   18e7c:	push	{fp, lr}
   18e80:	mov	fp, sp
   18e84:	sub	sp, sp, #8
   18e88:	str	r0, [sp, #4]
   18e8c:	ldr	r0, [sp, #4]
   18e90:	movw	r1, #1
   18e94:	bl	18ea0 <close@plt+0x7e20>
   18e98:	mov	sp, fp
   18e9c:	pop	{fp, pc}
   18ea0:	push	{fp, lr}
   18ea4:	mov	fp, sp
   18ea8:	sub	sp, sp, #8
   18eac:	str	r0, [sp, #4]
   18eb0:	str	r1, [sp]
   18eb4:	ldr	r0, [sp, #4]
   18eb8:	ldr	r1, [sp]
   18ebc:	bl	19250 <close@plt+0x81d0>
   18ec0:	bl	16308 <close@plt+0x5288>
   18ec4:	mov	sp, fp
   18ec8:	pop	{fp, pc}
   18ecc:	push	{fp, lr}
   18ed0:	mov	fp, sp
   18ed4:	sub	sp, sp, #8
   18ed8:	str	r0, [sp, #4]
   18edc:	ldr	r0, [sp, #4]
   18ee0:	movw	r1, #1
   18ee4:	bl	18ef0 <close@plt+0x7e70>
   18ee8:	mov	sp, fp
   18eec:	pop	{fp, pc}
   18ef0:	push	{fp, lr}
   18ef4:	mov	fp, sp
   18ef8:	sub	sp, sp, #8
   18efc:	str	r0, [sp, #4]
   18f00:	str	r1, [sp]
   18f04:	ldr	r0, [sp, #4]
   18f08:	ldr	r1, [sp]
   18f0c:	bl	19a6c <close@plt+0x89ec>
   18f10:	bl	16308 <close@plt+0x5288>
   18f14:	mov	sp, fp
   18f18:	pop	{fp, pc}
   18f1c:	push	{fp, lr}
   18f20:	mov	fp, sp
   18f24:	sub	sp, sp, #16
   18f28:	str	r0, [fp, #-4]
   18f2c:	str	r1, [sp, #8]
   18f30:	ldr	r0, [sp, #8]
   18f34:	bl	162e4 <close@plt+0x5264>
   18f38:	ldr	r1, [fp, #-4]
   18f3c:	ldr	r2, [sp, #8]
   18f40:	str	r0, [sp, #4]
   18f44:	bl	10e94 <memcpy@plt>
   18f48:	ldr	r0, [sp, #4]
   18f4c:	mov	sp, fp
   18f50:	pop	{fp, pc}
   18f54:	push	{fp, lr}
   18f58:	mov	fp, sp
   18f5c:	sub	sp, sp, #16
   18f60:	str	r0, [fp, #-4]
   18f64:	str	r1, [sp, #8]
   18f68:	ldr	r0, [sp, #8]
   18f6c:	bl	16338 <close@plt+0x52b8>
   18f70:	ldr	r1, [fp, #-4]
   18f74:	ldr	r2, [sp, #8]
   18f78:	str	r0, [sp, #4]
   18f7c:	bl	10e94 <memcpy@plt>
   18f80:	ldr	r0, [sp, #4]
   18f84:	mov	sp, fp
   18f88:	pop	{fp, pc}
   18f8c:	push	{fp, lr}
   18f90:	mov	fp, sp
   18f94:	sub	sp, sp, #16
   18f98:	str	r0, [fp, #-4]
   18f9c:	str	r1, [sp, #8]
   18fa0:	ldr	r0, [sp, #8]
   18fa4:	add	r0, r0, #1
   18fa8:	bl	16338 <close@plt+0x52b8>
   18fac:	str	r0, [sp, #4]
   18fb0:	ldr	r0, [sp, #4]
   18fb4:	ldr	r1, [sp, #8]
   18fb8:	add	r0, r0, r1
   18fbc:	movw	r1, #0
   18fc0:	strb	r1, [r0]
   18fc4:	ldr	r0, [sp, #4]
   18fc8:	ldr	r1, [fp, #-4]
   18fcc:	ldr	r2, [sp, #8]
   18fd0:	str	r0, [sp]
   18fd4:	bl	10e94 <memcpy@plt>
   18fd8:	ldr	r0, [sp]
   18fdc:	mov	sp, fp
   18fe0:	pop	{fp, pc}
   18fe4:	push	{fp, lr}
   18fe8:	mov	fp, sp
   18fec:	sub	sp, sp, #8
   18ff0:	str	r0, [sp, #4]
   18ff4:	ldr	r0, [sp, #4]
   18ff8:	ldr	r1, [sp, #4]
   18ffc:	str	r0, [sp]
   19000:	mov	r0, r1
   19004:	bl	10fa8 <strlen@plt>
   19008:	add	r1, r0, #1
   1900c:	ldr	r0, [sp]
   19010:	bl	18f1c <close@plt+0x7e9c>
   19014:	mov	sp, fp
   19018:	pop	{fp, pc}
   1901c:	push	{fp, lr}
   19020:	mov	fp, sp
   19024:	sub	sp, sp, #8
   19028:	movw	r0, #53492	; 0xd0f4
   1902c:	movt	r0, #2
   19030:	ldr	r0, [r0]
   19034:	movw	r1, #51192	; 0xc7f8
   19038:	movt	r1, #1
   1903c:	str	r0, [sp, #4]
   19040:	mov	r0, r1
   19044:	bl	10f9c <gettext@plt>
   19048:	ldr	r1, [sp, #4]
   1904c:	str	r0, [sp]
   19050:	mov	r0, r1
   19054:	movw	r1, #0
   19058:	movw	r2, #50131	; 0xc3d3
   1905c:	movt	r2, #1
   19060:	ldr	r3, [sp]
   19064:	bl	10f30 <error@plt>
   19068:	bl	11068 <abort@plt>
   1906c:	push	{fp, lr}
   19070:	mov	fp, sp
   19074:	sub	sp, sp, #32
   19078:	str	r0, [fp, #-4]
   1907c:	str	r1, [fp, #-8]
   19080:	str	r2, [fp, #-12]
   19084:	str	r3, [sp, #16]
   19088:	ldr	r0, [fp, #-4]
   1908c:	ldr	r1, [fp, #-8]
   19090:	ldr	r2, [fp, #-12]
   19094:	ldr	r3, [sp, #16]
   19098:	bl	19c88 <close@plt+0x8c08>
   1909c:	str	r0, [sp, #12]
   190a0:	bl	10fc0 <__errno_location@plt>
   190a4:	ldr	r0, [r0]
   190a8:	str	r0, [sp, #8]
   190ac:	ldr	r0, [sp, #8]
   190b0:	cmp	r0, #0
   190b4:	beq	190d4 <close@plt+0x8054>
   190b8:	ldr	r0, [sp, #8]
   190bc:	ldr	r1, [fp, #-4]
   190c0:	ldr	r2, [fp, #-8]
   190c4:	ldr	r3, [fp, #-12]
   190c8:	ldr	ip, [sp, #16]
   190cc:	str	ip, [sp]
   190d0:	bl	190e0 <close@plt+0x8060>
   190d4:	ldr	r0, [sp, #12]
   190d8:	mov	sp, fp
   190dc:	pop	{fp, pc}
   190e0:	push	{fp, lr}
   190e4:	mov	fp, sp
   190e8:	sub	sp, sp, #56	; 0x38
   190ec:	ldr	ip, [fp, #8]
   190f0:	str	r0, [fp, #-4]
   190f4:	str	r1, [fp, #-8]
   190f8:	str	r2, [fp, #-12]
   190fc:	str	r3, [fp, #-16]
   19100:	ldr	r1, [fp, #-4]
   19104:	movw	r0, #51209	; 0xc809
   19108:	movt	r0, #1
   1910c:	str	ip, [fp, #-20]	; 0xffffffec
   19110:	str	r1, [fp, #-24]	; 0xffffffe8
   19114:	bl	10f9c <gettext@plt>
   19118:	movw	r1, #0
   1911c:	str	r0, [sp, #28]
   19120:	mov	r0, r1
   19124:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19128:	ldr	r2, [sp, #28]
   1912c:	bl	10f30 <error@plt>
   19130:	movw	r0, #51234	; 0xc822
   19134:	movt	r0, #1
   19138:	bl	10f9c <gettext@plt>
   1913c:	movw	r1, #0
   19140:	str	r0, [sp, #24]
   19144:	mov	r0, r1
   19148:	ldr	r2, [sp, #24]
   1914c:	bl	10f30 <error@plt>
   19150:	movw	r0, #53492	; 0xd0f4
   19154:	movt	r0, #2
   19158:	ldr	r0, [r0]
   1915c:	movw	r1, #51277	; 0xc84d
   19160:	movt	r1, #1
   19164:	str	r0, [sp, #20]
   19168:	mov	r0, r1
   1916c:	bl	10f9c <gettext@plt>
   19170:	ldr	r2, [fp, #-8]
   19174:	ldr	r3, [fp, #-12]
   19178:	movw	r1, #0
   1917c:	str	r0, [sp, #16]
   19180:	mov	r0, r1
   19184:	movw	r1, #8
   19188:	bl	15380 <close@plt+0x4300>
   1918c:	ldr	r2, [fp, #-16]
   19190:	ldr	r3, [fp, #8]
   19194:	movw	r1, #1
   19198:	str	r0, [sp, #12]
   1919c:	mov	r0, r1
   191a0:	movw	r1, #8
   191a4:	bl	15380 <close@plt+0x4300>
   191a8:	ldr	r1, [sp, #20]
   191ac:	str	r0, [sp, #8]
   191b0:	mov	r0, r1
   191b4:	movw	r1, #0
   191b8:	ldr	r2, [sp, #16]
   191bc:	ldr	r3, [sp, #12]
   191c0:	ldr	ip, [sp, #8]
   191c4:	str	ip, [sp]
   191c8:	bl	10f30 <error@plt>
   191cc:	mov	sp, fp
   191d0:	pop	{fp, pc}
   191d4:	push	{fp, lr}
   191d8:	mov	fp, sp
   191dc:	sub	sp, sp, #32
   191e0:	str	r0, [fp, #-4]
   191e4:	str	r1, [fp, #-8]
   191e8:	str	r2, [fp, #-12]
   191ec:	str	r3, [sp, #16]
   191f0:	ldr	r0, [fp, #-4]
   191f4:	ldr	r1, [fp, #-8]
   191f8:	ldr	r2, [fp, #-12]
   191fc:	ldr	r3, [sp, #16]
   19200:	bl	19eb4 <close@plt+0x8e34>
   19204:	str	r0, [sp, #12]
   19208:	bl	10fc0 <__errno_location@plt>
   1920c:	ldr	r0, [r0]
   19210:	str	r0, [sp, #8]
   19214:	ldr	r0, [sp, #8]
   19218:	cmp	r0, #0
   1921c:	beq	19244 <close@plt+0x81c4>
   19220:	ldr	r0, [sp, #8]
   19224:	ldr	r1, [fp, #-4]
   19228:	ldr	r2, [fp, #-8]
   1922c:	sub	r2, r2, #1
   19230:	ldr	r3, [fp, #-12]
   19234:	ldr	ip, [sp, #16]
   19238:	sub	ip, ip, #1
   1923c:	str	ip, [sp]
   19240:	bl	190e0 <close@plt+0x8060>
   19244:	ldr	r0, [sp, #12]
   19248:	mov	sp, fp
   1924c:	pop	{fp, pc}
   19250:	push	{fp, lr}
   19254:	mov	fp, sp
   19258:	sub	sp, sp, #16
   1925c:	str	r0, [sp, #8]
   19260:	str	r1, [sp, #4]
   19264:	ldr	r0, [sp, #8]
   19268:	cmp	r0, #0
   1926c:	beq	1927c <close@plt+0x81fc>
   19270:	ldr	r0, [sp, #4]
   19274:	cmp	r0, #0
   19278:	bne	19288 <close@plt+0x8208>
   1927c:	movw	r0, #1
   19280:	str	r0, [sp, #4]
   19284:	str	r0, [sp, #8]
   19288:	ldr	r0, [sp, #4]
   1928c:	cmp	r0, #0
   19290:	beq	192c4 <close@plt+0x8244>
   19294:	ldr	r0, [pc, #76]	; 192e8 <close@plt+0x8268>
   19298:	ldr	r1, [sp, #4]
   1929c:	udiv	r0, r0, r1
   192a0:	ldr	r1, [sp, #8]
   192a4:	cmp	r0, r1
   192a8:	bcs	192c4 <close@plt+0x8244>
   192ac:	bl	10fc0 <__errno_location@plt>
   192b0:	movw	r1, #12
   192b4:	str	r1, [r0]
   192b8:	movw	r0, #0
   192bc:	str	r0, [fp, #-4]
   192c0:	b	192dc <close@plt+0x825c>
   192c4:	ldr	r0, [sp, #8]
   192c8:	ldr	r1, [sp, #4]
   192cc:	bl	10e28 <calloc@plt>
   192d0:	str	r0, [sp]
   192d4:	ldr	r0, [sp]
   192d8:	str	r0, [fp, #-4]
   192dc:	ldr	r0, [fp, #-4]
   192e0:	mov	sp, fp
   192e4:	pop	{fp, pc}
   192e8:	svcvc	0x00ffffff
   192ec:	push	{fp, lr}
   192f0:	mov	fp, sp
   192f4:	sub	sp, sp, #16
   192f8:	str	r0, [sp, #8]
   192fc:	ldr	r0, [sp, #8]
   19300:	cmp	r0, #0
   19304:	bne	19310 <close@plt+0x8290>
   19308:	movw	r0, #1
   1930c:	str	r0, [sp, #8]
   19310:	ldr	r0, [pc, #64]	; 19358 <close@plt+0x82d8>
   19314:	ldr	r1, [sp, #8]
   19318:	cmp	r0, r1
   1931c:	bcs	19338 <close@plt+0x82b8>
   19320:	bl	10fc0 <__errno_location@plt>
   19324:	movw	r1, #12
   19328:	str	r1, [r0]
   1932c:	movw	r0, #0
   19330:	str	r0, [fp, #-4]
   19334:	b	1934c <close@plt+0x82cc>
   19338:	ldr	r0, [sp, #8]
   1933c:	bl	10f48 <malloc@plt>
   19340:	str	r0, [sp, #4]
   19344:	ldr	r0, [sp, #4]
   19348:	str	r0, [fp, #-4]
   1934c:	ldr	r0, [fp, #-4]
   19350:	mov	sp, fp
   19354:	pop	{fp, pc}
   19358:	svcvc	0x00ffffff
   1935c:	push	{fp, lr}
   19360:	mov	fp, sp
   19364:	sub	sp, sp, #16
   19368:	str	r0, [sp, #8]
   1936c:	str	r1, [sp, #4]
   19370:	ldr	r0, [sp, #8]
   19374:	movw	r1, #0
   19378:	cmp	r0, r1
   1937c:	bne	19390 <close@plt+0x8310>
   19380:	ldr	r0, [sp, #4]
   19384:	bl	192ec <close@plt+0x826c>
   19388:	str	r0, [fp, #-4]
   1938c:	b	193f0 <close@plt+0x8370>
   19390:	ldr	r0, [sp, #4]
   19394:	cmp	r0, #0
   19398:	bne	193b0 <close@plt+0x8330>
   1939c:	ldr	r0, [sp, #8]
   193a0:	bl	19968 <close@plt+0x88e8>
   193a4:	movw	r0, #0
   193a8:	str	r0, [fp, #-4]
   193ac:	b	193f0 <close@plt+0x8370>
   193b0:	ldr	r0, [pc, #68]	; 193fc <close@plt+0x837c>
   193b4:	ldr	r1, [sp, #4]
   193b8:	cmp	r0, r1
   193bc:	bcs	193d8 <close@plt+0x8358>
   193c0:	bl	10fc0 <__errno_location@plt>
   193c4:	movw	r1, #12
   193c8:	str	r1, [r0]
   193cc:	movw	r0, #0
   193d0:	str	r0, [fp, #-4]
   193d4:	b	193f0 <close@plt+0x8370>
   193d8:	ldr	r0, [sp, #8]
   193dc:	ldr	r1, [sp, #4]
   193e0:	bl	10ed0 <realloc@plt>
   193e4:	str	r0, [sp]
   193e8:	ldr	r0, [sp]
   193ec:	str	r0, [fp, #-4]
   193f0:	ldr	r0, [fp, #-4]
   193f4:	mov	sp, fp
   193f8:	pop	{fp, pc}
   193fc:	svcvc	0x00ffffff
   19400:	push	{fp, lr}
   19404:	mov	fp, sp
   19408:	sub	sp, sp, #24
   1940c:	str	r0, [fp, #-8]
   19410:	str	r1, [sp, #12]
   19414:	ldr	r0, [fp, #-8]
   19418:	str	r0, [sp, #8]
   1941c:	ldr	r0, [sp, #12]
   19420:	str	r0, [sp, #4]
   19424:	ldr	r0, [sp, #8]
   19428:	ldr	r1, [sp, #4]
   1942c:	cmp	r0, r1
   19430:	bne	19440 <close@plt+0x83c0>
   19434:	movw	r0, #0
   19438:	str	r0, [fp, #-4]
   1943c:	b	194ac <close@plt+0x842c>
   19440:	b	19444 <close@plt+0x83c4>
   19444:	ldr	r0, [sp, #8]
   19448:	ldrb	r0, [r0]
   1944c:	bl	1b828 <close@plt+0xa7a8>
   19450:	strb	r0, [sp, #3]
   19454:	ldr	r0, [sp, #4]
   19458:	ldrb	r0, [r0]
   1945c:	bl	1b828 <close@plt+0xa7a8>
   19460:	strb	r0, [sp, #2]
   19464:	ldrb	r0, [sp, #3]
   19468:	cmp	r0, #0
   1946c:	bne	19474 <close@plt+0x83f4>
   19470:	b	1949c <close@plt+0x841c>
   19474:	ldr	r0, [sp, #8]
   19478:	add	r0, r0, #1
   1947c:	str	r0, [sp, #8]
   19480:	ldr	r0, [sp, #4]
   19484:	add	r0, r0, #1
   19488:	str	r0, [sp, #4]
   1948c:	ldrb	r0, [sp, #3]
   19490:	ldrb	r1, [sp, #2]
   19494:	cmp	r0, r1
   19498:	beq	19444 <close@plt+0x83c4>
   1949c:	ldrb	r0, [sp, #3]
   194a0:	ldrb	r1, [sp, #2]
   194a4:	sub	r0, r0, r1
   194a8:	str	r0, [fp, #-4]
   194ac:	ldr	r0, [fp, #-4]
   194b0:	mov	sp, fp
   194b4:	pop	{fp, pc}
   194b8:	push	{fp, lr}
   194bc:	mov	fp, sp
   194c0:	sub	sp, sp, #16
   194c4:	str	r0, [sp, #8]
   194c8:	ldr	r0, [sp, #8]
   194cc:	bl	10f0c <__fpending@plt>
   194d0:	cmp	r0, #0
   194d4:	movw	r0, #0
   194d8:	movne	r0, #1
   194dc:	and	r0, r0, #1
   194e0:	strb	r0, [sp, #7]
   194e4:	ldr	r0, [sp, #8]
   194e8:	bl	10f18 <ferror_unlocked@plt>
   194ec:	cmp	r0, #0
   194f0:	movw	r0, #0
   194f4:	movne	r0, #1
   194f8:	and	r0, r0, #1
   194fc:	strb	r0, [sp, #6]
   19500:	ldr	r0, [sp, #8]
   19504:	bl	1289c <close@plt+0x181c>
   19508:	cmp	r0, #0
   1950c:	movw	r0, #0
   19510:	movne	r0, #1
   19514:	and	r0, r0, #1
   19518:	strb	r0, [sp, #5]
   1951c:	ldrb	r0, [sp, #6]
   19520:	tst	r0, #1
   19524:	bne	19550 <close@plt+0x84d0>
   19528:	ldrb	r0, [sp, #5]
   1952c:	tst	r0, #1
   19530:	beq	19574 <close@plt+0x84f4>
   19534:	ldrb	r0, [sp, #7]
   19538:	tst	r0, #1
   1953c:	bne	19550 <close@plt+0x84d0>
   19540:	bl	10fc0 <__errno_location@plt>
   19544:	ldr	r0, [r0]
   19548:	cmp	r0, #9
   1954c:	beq	19574 <close@plt+0x84f4>
   19550:	ldrb	r0, [sp, #5]
   19554:	tst	r0, #1
   19558:	bne	19568 <close@plt+0x84e8>
   1955c:	bl	10fc0 <__errno_location@plt>
   19560:	movw	r1, #0
   19564:	str	r1, [r0]
   19568:	mvn	r0, #0
   1956c:	str	r0, [fp, #-4]
   19570:	b	1957c <close@plt+0x84fc>
   19574:	movw	r0, #0
   19578:	str	r0, [fp, #-4]
   1957c:	ldr	r0, [fp, #-4]
   19580:	mov	sp, fp
   19584:	pop	{fp, pc}
   19588:	sub	sp, sp, #8
   1958c:	push	{fp, lr}
   19590:	mov	fp, sp
   19594:	sub	sp, sp, #48	; 0x30
   19598:	str	r3, [fp, #12]
   1959c:	str	r2, [fp, #8]
   195a0:	str	r0, [fp, #-4]
   195a4:	str	r1, [fp, #-8]
   195a8:	mvn	r0, #0
   195ac:	str	r0, [fp, #-16]
   195b0:	add	r0, fp, #8
   195b4:	str	r0, [fp, #-12]
   195b8:	ldr	r0, [fp, #-8]
   195bc:	cmp	r0, #0
   195c0:	str	r0, [sp, #12]
   195c4:	beq	195e0 <close@plt+0x8560>
   195c8:	b	195cc <close@plt+0x854c>
   195cc:	movw	r0, #1030	; 0x406
   195d0:	ldr	r1, [sp, #12]
   195d4:	cmp	r1, r0
   195d8:	beq	19608 <close@plt+0x8588>
   195dc:	b	19630 <close@plt+0x85b0>
   195e0:	ldr	r0, [fp, #-12]
   195e4:	add	r1, r0, #4
   195e8:	str	r1, [fp, #-12]
   195ec:	ldr	r0, [r0]
   195f0:	str	r0, [fp, #-20]	; 0xffffffec
   195f4:	ldr	r0, [fp, #-4]
   195f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   195fc:	bl	197dc <close@plt+0x875c>
   19600:	str	r0, [fp, #-16]
   19604:	b	197bc <close@plt+0x873c>
   19608:	ldr	r0, [fp, #-12]
   1960c:	add	r1, r0, #4
   19610:	str	r1, [fp, #-12]
   19614:	ldr	r0, [r0]
   19618:	str	r0, [sp, #24]
   1961c:	ldr	r0, [fp, #-4]
   19620:	ldr	r1, [sp, #24]
   19624:	bl	19810 <close@plt+0x8790>
   19628:	str	r0, [fp, #-16]
   1962c:	b	197bc <close@plt+0x873c>
   19630:	ldr	r0, [fp, #-8]
   19634:	cmp	r0, #0
   19638:	str	r0, [sp, #8]
   1963c:	beq	19764 <close@plt+0x86e4>
   19640:	b	19644 <close@plt+0x85c4>
   19644:	ldr	r0, [sp, #8]
   19648:	cmp	r0, #1
   1964c:	beq	19750 <close@plt+0x86d0>
   19650:	b	19654 <close@plt+0x85d4>
   19654:	ldr	r0, [sp, #8]
   19658:	cmp	r0, #2
   1965c:	beq	19764 <close@plt+0x86e4>
   19660:	b	19664 <close@plt+0x85e4>
   19664:	ldr	r0, [sp, #8]
   19668:	cmp	r0, #3
   1966c:	beq	19750 <close@plt+0x86d0>
   19670:	b	19674 <close@plt+0x85f4>
   19674:	ldr	r0, [sp, #8]
   19678:	cmp	r0, #4
   1967c:	beq	19764 <close@plt+0x86e4>
   19680:	b	19684 <close@plt+0x8604>
   19684:	ldr	r0, [sp, #8]
   19688:	cmp	r0, #8
   1968c:	beq	19764 <close@plt+0x86e4>
   19690:	b	19694 <close@plt+0x8614>
   19694:	ldr	r0, [sp, #8]
   19698:	cmp	r0, #9
   1969c:	beq	19750 <close@plt+0x86d0>
   196a0:	b	196a4 <close@plt+0x8624>
   196a4:	ldr	r0, [sp, #8]
   196a8:	cmp	r0, #10
   196ac:	beq	19764 <close@plt+0x86e4>
   196b0:	b	196b4 <close@plt+0x8634>
   196b4:	ldr	r0, [sp, #8]
   196b8:	cmp	r0, #11
   196bc:	beq	19750 <close@plt+0x86d0>
   196c0:	b	196c4 <close@plt+0x8644>
   196c4:	ldr	r0, [sp, #8]
   196c8:	cmp	r0, #1024	; 0x400
   196cc:	beq	19764 <close@plt+0x86e4>
   196d0:	b	196d4 <close@plt+0x8654>
   196d4:	movw	r0, #1025	; 0x401
   196d8:	ldr	r1, [sp, #8]
   196dc:	cmp	r1, r0
   196e0:	beq	19750 <close@plt+0x86d0>
   196e4:	b	196e8 <close@plt+0x8668>
   196e8:	movw	r0, #1026	; 0x402
   196ec:	ldr	r1, [sp, #8]
   196f0:	cmp	r1, r0
   196f4:	beq	19764 <close@plt+0x86e4>
   196f8:	b	196fc <close@plt+0x867c>
   196fc:	movw	r0, #1030	; 0x406
   19700:	ldr	r1, [sp, #8]
   19704:	sub	r0, r1, r0
   19708:	cmp	r0, #2
   1970c:	bcc	19764 <close@plt+0x86e4>
   19710:	b	19714 <close@plt+0x8694>
   19714:	movw	r0, #1032	; 0x408
   19718:	ldr	r1, [sp, #8]
   1971c:	cmp	r1, r0
   19720:	beq	19750 <close@plt+0x86d0>
   19724:	b	19728 <close@plt+0x86a8>
   19728:	movw	r0, #1033	; 0x409
   1972c:	ldr	r1, [sp, #8]
   19730:	cmp	r1, r0
   19734:	beq	19764 <close@plt+0x86e4>
   19738:	b	1973c <close@plt+0x86bc>
   1973c:	movw	r0, #1034	; 0x40a
   19740:	ldr	r1, [sp, #8]
   19744:	cmp	r1, r0
   19748:	bne	19790 <close@plt+0x8710>
   1974c:	b	19750 <close@plt+0x86d0>
   19750:	ldr	r0, [fp, #-4]
   19754:	ldr	r1, [fp, #-8]
   19758:	bl	11008 <fcntl64@plt>
   1975c:	str	r0, [fp, #-16]
   19760:	b	197b8 <close@plt+0x8738>
   19764:	ldr	r0, [fp, #-12]
   19768:	add	r1, r0, #4
   1976c:	str	r1, [fp, #-12]
   19770:	ldr	r0, [r0]
   19774:	str	r0, [sp, #20]
   19778:	ldr	r0, [fp, #-4]
   1977c:	ldr	r1, [fp, #-8]
   19780:	ldr	r2, [sp, #20]
   19784:	bl	11008 <fcntl64@plt>
   19788:	str	r0, [fp, #-16]
   1978c:	b	197b8 <close@plt+0x8738>
   19790:	ldr	r0, [fp, #-12]
   19794:	add	r1, r0, #4
   19798:	str	r1, [fp, #-12]
   1979c:	ldr	r0, [r0]
   197a0:	str	r0, [sp, #16]
   197a4:	ldr	r0, [fp, #-4]
   197a8:	ldr	r1, [fp, #-8]
   197ac:	ldr	r2, [sp, #16]
   197b0:	bl	11008 <fcntl64@plt>
   197b4:	str	r0, [fp, #-16]
   197b8:	b	197bc <close@plt+0x873c>
   197bc:	sub	r0, fp, #12
   197c0:	ldr	r1, [fp, #-16]
   197c4:	str	r0, [sp, #4]
   197c8:	mov	r0, r1
   197cc:	mov	sp, fp
   197d0:	pop	{fp, lr}
   197d4:	add	sp, sp, #8
   197d8:	bx	lr
   197dc:	push	{fp, lr}
   197e0:	mov	fp, sp
   197e4:	sub	sp, sp, #16
   197e8:	str	r0, [fp, #-4]
   197ec:	str	r1, [sp, #8]
   197f0:	ldr	r0, [fp, #-4]
   197f4:	ldr	r2, [sp, #8]
   197f8:	movw	r1, #0
   197fc:	bl	11008 <fcntl64@plt>
   19800:	str	r0, [sp, #4]
   19804:	ldr	r0, [sp, #4]
   19808:	mov	sp, fp
   1980c:	pop	{fp, pc}
   19810:	push	{fp, lr}
   19814:	mov	fp, sp
   19818:	sub	sp, sp, #32
   1981c:	str	r0, [fp, #-4]
   19820:	str	r1, [fp, #-8]
   19824:	movw	r0, #53936	; 0xd2b0
   19828:	movt	r0, #2
   1982c:	ldr	r0, [r0]
   19830:	movw	r1, #0
   19834:	cmp	r1, r0
   19838:	bgt	198b8 <close@plt+0x8838>
   1983c:	ldr	r0, [fp, #-4]
   19840:	ldr	r2, [fp, #-8]
   19844:	movw	r1, #1030	; 0x406
   19848:	bl	11008 <fcntl64@plt>
   1984c:	str	r0, [fp, #-12]
   19850:	ldr	r0, [fp, #-12]
   19854:	movw	r1, #0
   19858:	cmp	r1, r0
   1985c:	ble	19870 <close@plt+0x87f0>
   19860:	bl	10fc0 <__errno_location@plt>
   19864:	ldr	r0, [r0]
   19868:	cmp	r0, #22
   1986c:	beq	19884 <close@plt+0x8804>
   19870:	movw	r0, #53936	; 0xd2b0
   19874:	movt	r0, #2
   19878:	movw	r1, #1
   1987c:	str	r1, [r0]
   19880:	b	198b4 <close@plt+0x8834>
   19884:	ldr	r0, [fp, #-4]
   19888:	ldr	r1, [fp, #-8]
   1988c:	bl	197dc <close@plt+0x875c>
   19890:	str	r0, [fp, #-12]
   19894:	ldr	r0, [fp, #-12]
   19898:	cmp	r0, #0
   1989c:	blt	198b0 <close@plt+0x8830>
   198a0:	movw	r0, #53936	; 0xd2b0
   198a4:	movt	r0, #2
   198a8:	mvn	r1, #0
   198ac:	str	r1, [r0]
   198b0:	b	198b4 <close@plt+0x8834>
   198b4:	b	198c8 <close@plt+0x8848>
   198b8:	ldr	r0, [fp, #-4]
   198bc:	ldr	r1, [fp, #-8]
   198c0:	bl	197dc <close@plt+0x875c>
   198c4:	str	r0, [fp, #-12]
   198c8:	ldr	r0, [fp, #-12]
   198cc:	movw	r1, #0
   198d0:	cmp	r1, r0
   198d4:	bgt	1995c <close@plt+0x88dc>
   198d8:	movw	r0, #53936	; 0xd2b0
   198dc:	movt	r0, #2
   198e0:	ldr	r0, [r0]
   198e4:	cmn	r0, #1
   198e8:	bne	1995c <close@plt+0x88dc>
   198ec:	ldr	r0, [fp, #-12]
   198f0:	movw	r1, #1
   198f4:	bl	11008 <fcntl64@plt>
   198f8:	str	r0, [sp, #16]
   198fc:	ldr	r0, [sp, #16]
   19900:	cmp	r0, #0
   19904:	blt	19924 <close@plt+0x88a4>
   19908:	ldr	r0, [fp, #-12]
   1990c:	ldr	r1, [sp, #16]
   19910:	orr	r2, r1, #1
   19914:	movw	r1, #2
   19918:	bl	11008 <fcntl64@plt>
   1991c:	cmn	r0, #1
   19920:	bne	19958 <close@plt+0x88d8>
   19924:	bl	10fc0 <__errno_location@plt>
   19928:	ldr	r0, [r0]
   1992c:	str	r0, [sp, #12]
   19930:	ldr	r0, [fp, #-12]
   19934:	bl	11080 <close@plt>
   19938:	ldr	r1, [sp, #12]
   1993c:	str	r0, [sp, #8]
   19940:	str	r1, [sp, #4]
   19944:	bl	10fc0 <__errno_location@plt>
   19948:	ldr	r1, [sp, #4]
   1994c:	str	r1, [r0]
   19950:	mvn	r0, #0
   19954:	str	r0, [fp, #-12]
   19958:	b	1995c <close@plt+0x88dc>
   1995c:	ldr	r0, [fp, #-12]
   19960:	mov	sp, fp
   19964:	pop	{fp, pc}
   19968:	push	{fp, lr}
   1996c:	mov	fp, sp
   19970:	sub	sp, sp, #16
   19974:	str	r0, [fp, #-4]
   19978:	bl	10fc0 <__errno_location@plt>
   1997c:	ldr	r0, [r0]
   19980:	str	r0, [sp, #8]
   19984:	ldr	r0, [fp, #-4]
   19988:	bl	10e7c <free@plt>
   1998c:	ldr	r0, [sp, #8]
   19990:	str	r0, [sp, #4]
   19994:	bl	10fc0 <__errno_location@plt>
   19998:	ldr	r1, [sp, #4]
   1999c:	str	r1, [r0]
   199a0:	mov	sp, fp
   199a4:	pop	{fp, pc}
   199a8:	push	{fp, lr}
   199ac:	mov	fp, sp
   199b0:	bl	10fc0 <__errno_location@plt>
   199b4:	movw	r1, #12
   199b8:	str	r1, [r0]
   199bc:	movw	r0, #0
   199c0:	pop	{fp, pc}
   199c4:	push	{fp, lr}
   199c8:	mov	fp, sp
   199cc:	sub	sp, sp, #8
   199d0:	str	r0, [sp, #4]
   199d4:	ldr	r0, [sp, #4]
   199d8:	cmn	r0, #1
   199dc:	bhi	199f0 <close@plt+0x8970>
   199e0:	ldr	r0, [sp, #4]
   199e4:	bl	192ec <close@plt+0x826c>
   199e8:	str	r0, [sp]
   199ec:	b	199f8 <close@plt+0x8978>
   199f0:	bl	199a8 <close@plt+0x8928>
   199f4:	str	r0, [sp]
   199f8:	ldr	r0, [sp]
   199fc:	mov	sp, fp
   19a00:	pop	{fp, pc}
   19a04:	push	{fp, lr}
   19a08:	mov	fp, sp
   19a0c:	sub	sp, sp, #16
   19a10:	str	r0, [fp, #-4]
   19a14:	str	r1, [sp, #8]
   19a18:	ldr	r0, [sp, #8]
   19a1c:	cmn	r0, #1
   19a20:	bhi	19a58 <close@plt+0x89d8>
   19a24:	ldr	r0, [fp, #-4]
   19a28:	ldr	r1, [sp, #8]
   19a2c:	ldr	r2, [sp, #8]
   19a30:	cmp	r2, #0
   19a34:	movw	r2, #0
   19a38:	movne	r2, #1
   19a3c:	mvn	r3, #0
   19a40:	eor	r2, r2, r3
   19a44:	and	r2, r2, #1
   19a48:	orr	r1, r1, r2
   19a4c:	bl	1935c <close@plt+0x82dc>
   19a50:	str	r0, [sp, #4]
   19a54:	b	19a60 <close@plt+0x89e0>
   19a58:	bl	199a8 <close@plt+0x8928>
   19a5c:	str	r0, [sp, #4]
   19a60:	ldr	r0, [sp, #4]
   19a64:	mov	sp, fp
   19a68:	pop	{fp, pc}
   19a6c:	push	{fp, lr}
   19a70:	mov	fp, sp
   19a74:	sub	sp, sp, #16
   19a78:	str	r0, [sp, #8]
   19a7c:	str	r1, [sp, #4]
   19a80:	ldr	r0, [sp, #8]
   19a84:	mvn	r1, #0
   19a88:	cmp	r1, r0
   19a8c:	bcs	19ab0 <close@plt+0x8a30>
   19a90:	ldr	r0, [sp, #4]
   19a94:	cmp	r0, #0
   19a98:	beq	19aa8 <close@plt+0x8a28>
   19a9c:	bl	199a8 <close@plt+0x8928>
   19aa0:	str	r0, [fp, #-4]
   19aa4:	b	19af0 <close@plt+0x8a70>
   19aa8:	movw	r0, #0
   19aac:	str	r0, [sp, #8]
   19ab0:	ldr	r0, [sp, #4]
   19ab4:	mvn	r1, #0
   19ab8:	cmp	r1, r0
   19abc:	bcs	19ae0 <close@plt+0x8a60>
   19ac0:	ldr	r0, [sp, #8]
   19ac4:	cmp	r0, #0
   19ac8:	beq	19ad8 <close@plt+0x8a58>
   19acc:	bl	199a8 <close@plt+0x8928>
   19ad0:	str	r0, [fp, #-4]
   19ad4:	b	19af0 <close@plt+0x8a70>
   19ad8:	movw	r0, #0
   19adc:	str	r0, [sp, #4]
   19ae0:	ldr	r0, [sp, #8]
   19ae4:	ldr	r1, [sp, #4]
   19ae8:	bl	19250 <close@plt+0x81d0>
   19aec:	str	r0, [fp, #-4]
   19af0:	ldr	r0, [fp, #-4]
   19af4:	mov	sp, fp
   19af8:	pop	{fp, pc}
   19afc:	push	{fp, lr}
   19b00:	mov	fp, sp
   19b04:	sub	sp, sp, #16
   19b08:	str	r0, [fp, #-4]
   19b0c:	str	r1, [sp, #8]
   19b10:	str	r2, [sp, #4]
   19b14:	ldr	r0, [sp, #8]
   19b18:	cmp	r0, #0
   19b1c:	beq	19b2c <close@plt+0x8aac>
   19b20:	ldr	r0, [sp, #4]
   19b24:	cmp	r0, #0
   19b28:	bne	19b38 <close@plt+0x8ab8>
   19b2c:	movw	r0, #1
   19b30:	str	r0, [sp, #4]
   19b34:	str	r0, [sp, #8]
   19b38:	ldr	r0, [sp, #8]
   19b3c:	cmn	r0, #1
   19b40:	bhi	19b68 <close@plt+0x8ae8>
   19b44:	ldr	r0, [sp, #4]
   19b48:	cmn	r0, #1
   19b4c:	bhi	19b68 <close@plt+0x8ae8>
   19b50:	ldr	r0, [fp, #-4]
   19b54:	ldr	r1, [sp, #8]
   19b58:	ldr	r2, [sp, #4]
   19b5c:	bl	19f30 <close@plt+0x8eb0>
   19b60:	str	r0, [sp]
   19b64:	b	19b70 <close@plt+0x8af0>
   19b68:	bl	199a8 <close@plt+0x8928>
   19b6c:	str	r0, [sp]
   19b70:	ldr	r0, [sp]
   19b74:	mov	sp, fp
   19b78:	pop	{fp, pc}
   19b7c:	push	{fp, lr}
   19b80:	mov	fp, sp
   19b84:	sub	sp, sp, #8
   19b88:	movw	r0, #14
   19b8c:	bl	1102c <nl_langinfo@plt>
   19b90:	str	r0, [sp, #4]
   19b94:	ldr	r0, [sp, #4]
   19b98:	movw	r1, #0
   19b9c:	cmp	r0, r1
   19ba0:	bne	19bb0 <close@plt+0x8b30>
   19ba4:	movw	r0, #49838	; 0xc2ae
   19ba8:	movt	r0, #1
   19bac:	str	r0, [sp, #4]
   19bb0:	ldr	r0, [sp, #4]
   19bb4:	ldrb	r0, [r0]
   19bb8:	cmp	r0, #0
   19bbc:	bne	19bcc <close@plt+0x8b4c>
   19bc0:	movw	r0, #51314	; 0xc872
   19bc4:	movt	r0, #1
   19bc8:	str	r0, [sp, #4]
   19bcc:	ldr	r0, [sp, #4]
   19bd0:	mov	sp, fp
   19bd4:	pop	{fp, pc}
   19bd8:	push	{fp, lr}
   19bdc:	mov	fp, sp
   19be0:	sub	sp, sp, #32
   19be4:	str	r0, [fp, #-8]
   19be8:	str	r1, [fp, #-12]
   19bec:	str	r2, [sp, #16]
   19bf0:	str	r3, [sp, #12]
   19bf4:	ldr	r0, [fp, #-8]
   19bf8:	movw	r1, #0
   19bfc:	cmp	r0, r1
   19c00:	bne	19c0c <close@plt+0x8b8c>
   19c04:	add	r0, sp, #4
   19c08:	str	r0, [fp, #-8]
   19c0c:	ldr	r0, [fp, #-8]
   19c10:	ldr	r1, [fp, #-12]
   19c14:	ldr	r2, [sp, #16]
   19c18:	ldr	r3, [sp, #12]
   19c1c:	bl	10f24 <mbrtowc@plt>
   19c20:	str	r0, [sp, #8]
   19c24:	ldr	r0, [sp, #8]
   19c28:	mvn	r1, #1
   19c2c:	cmp	r1, r0
   19c30:	bhi	19c74 <close@plt+0x8bf4>
   19c34:	ldr	r0, [sp, #16]
   19c38:	cmp	r0, #0
   19c3c:	beq	19c74 <close@plt+0x8bf4>
   19c40:	movw	r0, #0
   19c44:	bl	12c68 <close@plt+0x1be8>
   19c48:	tst	r0, #1
   19c4c:	bne	19c74 <close@plt+0x8bf4>
   19c50:	ldr	r0, [fp, #-12]
   19c54:	ldrb	r0, [r0]
   19c58:	strb	r0, [sp, #3]
   19c5c:	ldrb	r0, [sp, #3]
   19c60:	ldr	r1, [fp, #-8]
   19c64:	str	r0, [r1]
   19c68:	movw	r0, #1
   19c6c:	str	r0, [fp, #-4]
   19c70:	b	19c7c <close@plt+0x8bfc>
   19c74:	ldr	r0, [sp, #8]
   19c78:	str	r0, [fp, #-4]
   19c7c:	ldr	r0, [fp, #-4]
   19c80:	mov	sp, fp
   19c84:	pop	{fp, pc}
   19c88:	push	{fp, lr}
   19c8c:	mov	fp, sp
   19c90:	sub	sp, sp, #24
   19c94:	str	r0, [fp, #-4]
   19c98:	str	r1, [fp, #-8]
   19c9c:	str	r2, [sp, #12]
   19ca0:	str	r3, [sp, #8]
   19ca4:	ldr	r0, [fp, #-8]
   19ca8:	ldr	r1, [sp, #8]
   19cac:	cmp	r0, r1
   19cb0:	bne	19ce0 <close@plt+0x8c60>
   19cb4:	ldr	r0, [fp, #-4]
   19cb8:	ldr	r1, [sp, #12]
   19cbc:	ldr	r2, [fp, #-8]
   19cc0:	bl	10eb8 <memcmp@plt>
   19cc4:	cmp	r0, #0
   19cc8:	bne	19ce0 <close@plt+0x8c60>
   19ccc:	bl	10fc0 <__errno_location@plt>
   19cd0:	movw	r1, #0
   19cd4:	str	r1, [r0]
   19cd8:	str	r1, [sp, #4]
   19cdc:	b	19d74 <close@plt+0x8cf4>
   19ce0:	ldr	r0, [fp, #-4]
   19ce4:	ldr	r1, [fp, #-8]
   19ce8:	add	r0, r0, r1
   19cec:	ldrb	r0, [r0]
   19cf0:	strb	r0, [sp, #3]
   19cf4:	ldr	r0, [sp, #12]
   19cf8:	ldr	r1, [sp, #8]
   19cfc:	add	r0, r0, r1
   19d00:	ldrb	r0, [r0]
   19d04:	strb	r0, [sp, #2]
   19d08:	ldr	r0, [fp, #-4]
   19d0c:	ldr	r1, [fp, #-8]
   19d10:	add	r0, r0, r1
   19d14:	movw	r1, #0
   19d18:	strb	r1, [r0]
   19d1c:	ldr	r0, [sp, #12]
   19d20:	ldr	r2, [sp, #8]
   19d24:	add	r0, r0, r2
   19d28:	strb	r1, [r0]
   19d2c:	ldr	r0, [fp, #-4]
   19d30:	ldr	r1, [fp, #-8]
   19d34:	add	r1, r1, #1
   19d38:	ldr	r2, [sp, #12]
   19d3c:	ldr	r3, [sp, #8]
   19d40:	add	r3, r3, #1
   19d44:	bl	19d80 <close@plt+0x8d00>
   19d48:	str	r0, [sp, #4]
   19d4c:	ldrb	r0, [sp, #3]
   19d50:	ldr	r1, [fp, #-4]
   19d54:	ldr	r2, [fp, #-8]
   19d58:	add	r1, r1, r2
   19d5c:	strb	r0, [r1]
   19d60:	ldrb	r0, [sp, #2]
   19d64:	ldr	r1, [sp, #12]
   19d68:	ldr	r2, [sp, #8]
   19d6c:	add	r1, r1, r2
   19d70:	strb	r0, [r1]
   19d74:	ldr	r0, [sp, #4]
   19d78:	mov	sp, fp
   19d7c:	pop	{fp, pc}
   19d80:	push	{fp, lr}
   19d84:	mov	fp, sp
   19d88:	sub	sp, sp, #40	; 0x28
   19d8c:	str	r0, [fp, #-8]
   19d90:	str	r1, [fp, #-12]
   19d94:	str	r2, [fp, #-16]
   19d98:	str	r3, [sp, #20]
   19d9c:	bl	10fc0 <__errno_location@plt>
   19da0:	movw	r1, #0
   19da4:	str	r1, [r0]
   19da8:	ldr	r0, [fp, #-8]
   19dac:	ldr	r1, [fp, #-16]
   19db0:	bl	10f3c <strcoll@plt>
   19db4:	str	r0, [sp, #16]
   19db8:	cmp	r0, #0
   19dbc:	movw	r0, #1
   19dc0:	str	r0, [sp, #4]
   19dc4:	bne	19de0 <close@plt+0x8d60>
   19dc8:	bl	10fc0 <__errno_location@plt>
   19dcc:	ldr	r0, [r0]
   19dd0:	cmp	r0, #0
   19dd4:	movw	r0, #0
   19dd8:	movne	r0, #1
   19ddc:	str	r0, [sp, #4]
   19de0:	ldr	r0, [sp, #4]
   19de4:	mvn	r1, #0
   19de8:	eor	r0, r0, r1
   19dec:	tst	r0, #1
   19df0:	beq	19ea0 <close@plt+0x8e20>
   19df4:	ldr	r0, [fp, #-8]
   19df8:	bl	10fa8 <strlen@plt>
   19dfc:	add	r0, r0, #1
   19e00:	str	r0, [sp, #12]
   19e04:	ldr	r0, [fp, #-16]
   19e08:	bl	10fa8 <strlen@plt>
   19e0c:	add	r0, r0, #1
   19e10:	str	r0, [sp, #8]
   19e14:	ldr	r0, [sp, #12]
   19e18:	ldr	r1, [fp, #-8]
   19e1c:	add	r0, r1, r0
   19e20:	str	r0, [fp, #-8]
   19e24:	ldr	r0, [sp, #8]
   19e28:	ldr	r1, [fp, #-16]
   19e2c:	add	r0, r1, r0
   19e30:	str	r0, [fp, #-16]
   19e34:	ldr	r0, [sp, #12]
   19e38:	ldr	r1, [fp, #-12]
   19e3c:	sub	r0, r1, r0
   19e40:	str	r0, [fp, #-12]
   19e44:	ldr	r0, [sp, #8]
   19e48:	ldr	r1, [sp, #20]
   19e4c:	sub	r0, r1, r0
   19e50:	str	r0, [sp, #20]
   19e54:	ldr	r0, [fp, #-12]
   19e58:	cmp	r0, #0
   19e5c:	bne	19e84 <close@plt+0x8e04>
   19e60:	ldr	r0, [sp, #20]
   19e64:	cmp	r0, #0
   19e68:	movw	r0, #0
   19e6c:	movne	r0, #1
   19e70:	and	r0, r0, #1
   19e74:	movw	r1, #0
   19e78:	sub	r0, r1, r0
   19e7c:	str	r0, [fp, #-4]
   19e80:	b	19ea8 <close@plt+0x8e28>
   19e84:	ldr	r0, [sp, #20]
   19e88:	cmp	r0, #0
   19e8c:	bne	19e9c <close@plt+0x8e1c>
   19e90:	movw	r0, #1
   19e94:	str	r0, [fp, #-4]
   19e98:	b	19ea8 <close@plt+0x8e28>
   19e9c:	b	19d9c <close@plt+0x8d1c>
   19ea0:	ldr	r0, [sp, #16]
   19ea4:	str	r0, [fp, #-4]
   19ea8:	ldr	r0, [fp, #-4]
   19eac:	mov	sp, fp
   19eb0:	pop	{fp, pc}
   19eb4:	push	{fp, lr}
   19eb8:	mov	fp, sp
   19ebc:	sub	sp, sp, #24
   19ec0:	str	r0, [fp, #-8]
   19ec4:	str	r1, [sp, #12]
   19ec8:	str	r2, [sp, #8]
   19ecc:	str	r3, [sp, #4]
   19ed0:	ldr	r0, [sp, #12]
   19ed4:	ldr	r1, [sp, #4]
   19ed8:	cmp	r0, r1
   19edc:	bne	19f0c <close@plt+0x8e8c>
   19ee0:	ldr	r0, [fp, #-8]
   19ee4:	ldr	r1, [sp, #8]
   19ee8:	ldr	r2, [sp, #12]
   19eec:	bl	10eb8 <memcmp@plt>
   19ef0:	cmp	r0, #0
   19ef4:	bne	19f0c <close@plt+0x8e8c>
   19ef8:	bl	10fc0 <__errno_location@plt>
   19efc:	movw	r1, #0
   19f00:	str	r1, [r0]
   19f04:	str	r1, [fp, #-4]
   19f08:	b	19f24 <close@plt+0x8ea4>
   19f0c:	ldr	r0, [fp, #-8]
   19f10:	ldr	r1, [sp, #12]
   19f14:	ldr	r2, [sp, #8]
   19f18:	ldr	r3, [sp, #4]
   19f1c:	bl	19d80 <close@plt+0x8d00>
   19f20:	str	r0, [fp, #-4]
   19f24:	ldr	r0, [fp, #-4]
   19f28:	mov	sp, fp
   19f2c:	pop	{fp, pc}
   19f30:	push	{fp, lr}
   19f34:	mov	fp, sp
   19f38:	sub	sp, sp, #96	; 0x60
   19f3c:	str	r0, [fp, #-8]
   19f40:	str	r1, [fp, #-12]
   19f44:	str	r2, [fp, #-16]
   19f48:	b	1a300 <close@plt+0x9280>
   19f4c:	b	1a120 <close@plt+0x90a0>
   19f50:	ldr	r0, [fp, #-16]
   19f54:	cmp	r0, #0
   19f58:	bcs	1a05c <close@plt+0x8fdc>
   19f5c:	ldr	r0, [fp, #-12]
   19f60:	cmp	r0, #0
   19f64:	bcs	19fec <close@plt+0x8f6c>
   19f68:	b	19f88 <close@plt+0x8f08>
   19f6c:	ldr	r0, [fp, #-12]
   19f70:	ldr	r1, [fp, #-16]
   19f74:	movw	r2, #127	; 0x7f
   19f78:	udiv	r1, r2, r1
   19f7c:	cmp	r0, r1
   19f80:	bcc	1a0f0 <close@plt+0x9070>
   19f84:	b	1a108 <close@plt+0x9088>
   19f88:	b	19f9c <close@plt+0x8f1c>
   19f8c:	ldr	r0, [fp, #-16]
   19f90:	cmp	r0, #1
   19f94:	bcc	19fac <close@plt+0x8f2c>
   19f98:	b	19fb8 <close@plt+0x8f38>
   19f9c:	ldr	r0, [fp, #-16]
   19fa0:	movw	r1, #0
   19fa4:	cmp	r1, r0
   19fa8:	bcs	19fb8 <close@plt+0x8f38>
   19fac:	movw	r0, #0
   19fb0:	str	r0, [fp, #-24]	; 0xffffffe8
   19fb4:	b	19fd0 <close@plt+0x8f50>
   19fb8:	ldr	r0, [fp, #-16]
   19fbc:	movw	r1, #0
   19fc0:	sub	r0, r1, r0
   19fc4:	movw	r1, #127	; 0x7f
   19fc8:	udiv	r0, r1, r0
   19fcc:	str	r0, [fp, #-24]	; 0xffffffe8
   19fd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19fd4:	ldr	r1, [fp, #-12]
   19fd8:	mvn	r2, #0
   19fdc:	sub	r1, r2, r1
   19fe0:	cmp	r0, r1
   19fe4:	bls	1a0f0 <close@plt+0x9070>
   19fe8:	b	1a108 <close@plt+0x9088>
   19fec:	ldr	r0, [fp, #-16]
   19ff0:	cmn	r0, #1
   19ff4:	bne	1a040 <close@plt+0x8fc0>
   19ff8:	b	1a018 <close@plt+0x8f98>
   19ffc:	ldr	r0, [fp, #-12]
   1a000:	mvn	r1, #127	; 0x7f
   1a004:	add	r0, r0, r1
   1a008:	movw	r1, #0
   1a00c:	cmp	r1, r0
   1a010:	bcc	1a0f0 <close@plt+0x9070>
   1a014:	b	1a108 <close@plt+0x9088>
   1a018:	ldr	r0, [fp, #-12]
   1a01c:	movw	r1, #0
   1a020:	cmp	r1, r0
   1a024:	bcs	1a108 <close@plt+0x9088>
   1a028:	ldr	r0, [fp, #-12]
   1a02c:	sub	r0, r0, #1
   1a030:	movw	r1, #127	; 0x7f
   1a034:	cmp	r1, r0
   1a038:	bcc	1a0f0 <close@plt+0x9070>
   1a03c:	b	1a108 <close@plt+0x9088>
   1a040:	ldr	r0, [fp, #-16]
   1a044:	mvn	r1, #127	; 0x7f
   1a048:	udiv	r0, r1, r0
   1a04c:	ldr	r1, [fp, #-12]
   1a050:	cmp	r0, r1
   1a054:	bcc	1a0f0 <close@plt+0x9070>
   1a058:	b	1a108 <close@plt+0x9088>
   1a05c:	ldr	r0, [fp, #-16]
   1a060:	cmp	r0, #0
   1a064:	bne	1a06c <close@plt+0x8fec>
   1a068:	b	1a108 <close@plt+0x9088>
   1a06c:	ldr	r0, [fp, #-12]
   1a070:	cmp	r0, #0
   1a074:	bcs	1a0d8 <close@plt+0x9058>
   1a078:	ldr	r0, [fp, #-12]
   1a07c:	cmn	r0, #1
   1a080:	bne	1a0bc <close@plt+0x903c>
   1a084:	b	1a0a4 <close@plt+0x9024>
   1a088:	ldr	r0, [fp, #-16]
   1a08c:	mvn	r1, #127	; 0x7f
   1a090:	add	r0, r0, r1
   1a094:	movw	r1, #0
   1a098:	cmp	r1, r0
   1a09c:	bcc	1a0f0 <close@plt+0x9070>
   1a0a0:	b	1a108 <close@plt+0x9088>
   1a0a4:	ldr	r0, [fp, #-16]
   1a0a8:	sub	r0, r0, #1
   1a0ac:	movw	r1, #127	; 0x7f
   1a0b0:	cmp	r1, r0
   1a0b4:	bcc	1a0f0 <close@plt+0x9070>
   1a0b8:	b	1a108 <close@plt+0x9088>
   1a0bc:	ldr	r0, [fp, #-12]
   1a0c0:	mvn	r1, #127	; 0x7f
   1a0c4:	udiv	r0, r1, r0
   1a0c8:	ldr	r1, [fp, #-16]
   1a0cc:	cmp	r0, r1
   1a0d0:	bcc	1a0f0 <close@plt+0x9070>
   1a0d4:	b	1a108 <close@plt+0x9088>
   1a0d8:	ldr	r0, [fp, #-16]
   1a0dc:	movw	r1, #127	; 0x7f
   1a0e0:	udiv	r0, r1, r0
   1a0e4:	ldr	r1, [fp, #-12]
   1a0e8:	cmp	r0, r1
   1a0ec:	bcs	1a108 <close@plt+0x9088>
   1a0f0:	ldr	r0, [fp, #-12]
   1a0f4:	ldr	r1, [fp, #-16]
   1a0f8:	mul	r0, r0, r1
   1a0fc:	sxtb	r0, r0
   1a100:	str	r0, [fp, #-20]	; 0xffffffec
   1a104:	b	1b230 <close@plt+0xa1b0>
   1a108:	ldr	r0, [fp, #-12]
   1a10c:	ldr	r1, [fp, #-16]
   1a110:	mul	r0, r0, r1
   1a114:	sxtb	r0, r0
   1a118:	str	r0, [fp, #-20]	; 0xffffffec
   1a11c:	b	1b248 <close@plt+0xa1c8>
   1a120:	ldr	r0, [fp, #-16]
   1a124:	cmp	r0, #0
   1a128:	bcs	1a234 <close@plt+0x91b4>
   1a12c:	ldr	r0, [fp, #-12]
   1a130:	cmp	r0, #0
   1a134:	bcs	1a1bc <close@plt+0x913c>
   1a138:	b	1a158 <close@plt+0x90d8>
   1a13c:	ldr	r0, [fp, #-12]
   1a140:	ldr	r1, [fp, #-16]
   1a144:	movw	r2, #255	; 0xff
   1a148:	udiv	r1, r2, r1
   1a14c:	cmp	r0, r1
   1a150:	bcc	1a2d0 <close@plt+0x9250>
   1a154:	b	1a2e8 <close@plt+0x9268>
   1a158:	b	1a16c <close@plt+0x90ec>
   1a15c:	ldr	r0, [fp, #-16]
   1a160:	cmp	r0, #1
   1a164:	bcc	1a17c <close@plt+0x90fc>
   1a168:	b	1a188 <close@plt+0x9108>
   1a16c:	ldr	r0, [fp, #-16]
   1a170:	movw	r1, #0
   1a174:	cmp	r1, r0
   1a178:	bcs	1a188 <close@plt+0x9108>
   1a17c:	movw	r0, #0
   1a180:	str	r0, [fp, #-28]	; 0xffffffe4
   1a184:	b	1a1a0 <close@plt+0x9120>
   1a188:	ldr	r0, [fp, #-16]
   1a18c:	movw	r1, #0
   1a190:	sub	r0, r1, r0
   1a194:	movw	r1, #255	; 0xff
   1a198:	udiv	r0, r1, r0
   1a19c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a1a0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a1a4:	ldr	r1, [fp, #-12]
   1a1a8:	mvn	r2, #0
   1a1ac:	sub	r1, r2, r1
   1a1b0:	cmp	r0, r1
   1a1b4:	bls	1a2d0 <close@plt+0x9250>
   1a1b8:	b	1a2e8 <close@plt+0x9268>
   1a1bc:	b	1a1c4 <close@plt+0x9144>
   1a1c0:	b	1a1c8 <close@plt+0x9148>
   1a1c4:	b	1a218 <close@plt+0x9198>
   1a1c8:	ldr	r0, [fp, #-16]
   1a1cc:	cmn	r0, #1
   1a1d0:	bne	1a218 <close@plt+0x9198>
   1a1d4:	b	1a1f0 <close@plt+0x9170>
   1a1d8:	ldr	r0, [fp, #-12]
   1a1dc:	add	r0, r0, #0
   1a1e0:	movw	r1, #0
   1a1e4:	cmp	r1, r0
   1a1e8:	bcc	1a2d0 <close@plt+0x9250>
   1a1ec:	b	1a2e8 <close@plt+0x9268>
   1a1f0:	ldr	r0, [fp, #-12]
   1a1f4:	movw	r1, #0
   1a1f8:	cmp	r1, r0
   1a1fc:	bcs	1a2e8 <close@plt+0x9268>
   1a200:	ldr	r0, [fp, #-12]
   1a204:	sub	r0, r0, #1
   1a208:	mvn	r1, #0
   1a20c:	cmp	r1, r0
   1a210:	bcc	1a2d0 <close@plt+0x9250>
   1a214:	b	1a2e8 <close@plt+0x9268>
   1a218:	ldr	r0, [fp, #-16]
   1a21c:	movw	r1, #0
   1a220:	udiv	r0, r1, r0
   1a224:	ldr	r1, [fp, #-12]
   1a228:	cmp	r0, r1
   1a22c:	bcc	1a2d0 <close@plt+0x9250>
   1a230:	b	1a2e8 <close@plt+0x9268>
   1a234:	ldr	r0, [fp, #-16]
   1a238:	cmp	r0, #0
   1a23c:	bne	1a244 <close@plt+0x91c4>
   1a240:	b	1a2e8 <close@plt+0x9268>
   1a244:	ldr	r0, [fp, #-12]
   1a248:	cmp	r0, #0
   1a24c:	bcs	1a2b8 <close@plt+0x9238>
   1a250:	b	1a258 <close@plt+0x91d8>
   1a254:	b	1a25c <close@plt+0x91dc>
   1a258:	b	1a29c <close@plt+0x921c>
   1a25c:	ldr	r0, [fp, #-12]
   1a260:	cmn	r0, #1
   1a264:	bne	1a29c <close@plt+0x921c>
   1a268:	b	1a284 <close@plt+0x9204>
   1a26c:	ldr	r0, [fp, #-16]
   1a270:	add	r0, r0, #0
   1a274:	movw	r1, #0
   1a278:	cmp	r1, r0
   1a27c:	bcc	1a2d0 <close@plt+0x9250>
   1a280:	b	1a2e8 <close@plt+0x9268>
   1a284:	ldr	r0, [fp, #-16]
   1a288:	sub	r0, r0, #1
   1a28c:	mvn	r1, #0
   1a290:	cmp	r1, r0
   1a294:	bcc	1a2d0 <close@plt+0x9250>
   1a298:	b	1a2e8 <close@plt+0x9268>
   1a29c:	ldr	r0, [fp, #-12]
   1a2a0:	movw	r1, #0
   1a2a4:	udiv	r0, r1, r0
   1a2a8:	ldr	r1, [fp, #-16]
   1a2ac:	cmp	r0, r1
   1a2b0:	bcc	1a2d0 <close@plt+0x9250>
   1a2b4:	b	1a2e8 <close@plt+0x9268>
   1a2b8:	ldr	r0, [fp, #-16]
   1a2bc:	movw	r1, #255	; 0xff
   1a2c0:	udiv	r0, r1, r0
   1a2c4:	ldr	r1, [fp, #-12]
   1a2c8:	cmp	r0, r1
   1a2cc:	bcs	1a2e8 <close@plt+0x9268>
   1a2d0:	ldr	r0, [fp, #-12]
   1a2d4:	ldr	r1, [fp, #-16]
   1a2d8:	mul	r0, r0, r1
   1a2dc:	and	r0, r0, #255	; 0xff
   1a2e0:	str	r0, [fp, #-20]	; 0xffffffec
   1a2e4:	b	1b230 <close@plt+0xa1b0>
   1a2e8:	ldr	r0, [fp, #-12]
   1a2ec:	ldr	r1, [fp, #-16]
   1a2f0:	mul	r0, r0, r1
   1a2f4:	and	r0, r0, #255	; 0xff
   1a2f8:	str	r0, [fp, #-20]	; 0xffffffec
   1a2fc:	b	1b248 <close@plt+0xa1c8>
   1a300:	b	1a6b8 <close@plt+0x9638>
   1a304:	b	1a4d8 <close@plt+0x9458>
   1a308:	ldr	r0, [fp, #-16]
   1a30c:	cmp	r0, #0
   1a310:	bcs	1a414 <close@plt+0x9394>
   1a314:	ldr	r0, [fp, #-12]
   1a318:	cmp	r0, #0
   1a31c:	bcs	1a3a4 <close@plt+0x9324>
   1a320:	b	1a340 <close@plt+0x92c0>
   1a324:	ldr	r0, [fp, #-12]
   1a328:	ldr	r1, [fp, #-16]
   1a32c:	movw	r2, #32767	; 0x7fff
   1a330:	udiv	r1, r2, r1
   1a334:	cmp	r0, r1
   1a338:	bcc	1a4a8 <close@plt+0x9428>
   1a33c:	b	1a4c0 <close@plt+0x9440>
   1a340:	b	1a354 <close@plt+0x92d4>
   1a344:	ldr	r0, [fp, #-16]
   1a348:	cmp	r0, #1
   1a34c:	bcc	1a364 <close@plt+0x92e4>
   1a350:	b	1a370 <close@plt+0x92f0>
   1a354:	ldr	r0, [fp, #-16]
   1a358:	movw	r1, #0
   1a35c:	cmp	r1, r0
   1a360:	bcs	1a370 <close@plt+0x92f0>
   1a364:	movw	r0, #0
   1a368:	str	r0, [fp, #-32]	; 0xffffffe0
   1a36c:	b	1a388 <close@plt+0x9308>
   1a370:	ldr	r0, [fp, #-16]
   1a374:	movw	r1, #0
   1a378:	sub	r0, r1, r0
   1a37c:	movw	r1, #32767	; 0x7fff
   1a380:	udiv	r0, r1, r0
   1a384:	str	r0, [fp, #-32]	; 0xffffffe0
   1a388:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a38c:	ldr	r1, [fp, #-12]
   1a390:	mvn	r2, #0
   1a394:	sub	r1, r2, r1
   1a398:	cmp	r0, r1
   1a39c:	bls	1a4a8 <close@plt+0x9428>
   1a3a0:	b	1a4c0 <close@plt+0x9440>
   1a3a4:	ldr	r0, [fp, #-16]
   1a3a8:	cmn	r0, #1
   1a3ac:	bne	1a3f8 <close@plt+0x9378>
   1a3b0:	b	1a3d0 <close@plt+0x9350>
   1a3b4:	ldr	r0, [pc, #3760]	; 1b26c <close@plt+0xa1ec>
   1a3b8:	ldr	r1, [fp, #-12]
   1a3bc:	add	r0, r1, r0
   1a3c0:	movw	r1, #0
   1a3c4:	cmp	r1, r0
   1a3c8:	bcc	1a4a8 <close@plt+0x9428>
   1a3cc:	b	1a4c0 <close@plt+0x9440>
   1a3d0:	ldr	r0, [fp, #-12]
   1a3d4:	movw	r1, #0
   1a3d8:	cmp	r1, r0
   1a3dc:	bcs	1a4c0 <close@plt+0x9440>
   1a3e0:	ldr	r0, [fp, #-12]
   1a3e4:	sub	r0, r0, #1
   1a3e8:	movw	r1, #32767	; 0x7fff
   1a3ec:	cmp	r1, r0
   1a3f0:	bcc	1a4a8 <close@plt+0x9428>
   1a3f4:	b	1a4c0 <close@plt+0x9440>
   1a3f8:	ldr	r0, [pc, #3692]	; 1b26c <close@plt+0xa1ec>
   1a3fc:	ldr	r1, [fp, #-16]
   1a400:	udiv	r0, r0, r1
   1a404:	ldr	r1, [fp, #-12]
   1a408:	cmp	r0, r1
   1a40c:	bcc	1a4a8 <close@plt+0x9428>
   1a410:	b	1a4c0 <close@plt+0x9440>
   1a414:	ldr	r0, [fp, #-16]
   1a418:	cmp	r0, #0
   1a41c:	bne	1a424 <close@plt+0x93a4>
   1a420:	b	1a4c0 <close@plt+0x9440>
   1a424:	ldr	r0, [fp, #-12]
   1a428:	cmp	r0, #0
   1a42c:	bcs	1a490 <close@plt+0x9410>
   1a430:	ldr	r0, [fp, #-12]
   1a434:	cmn	r0, #1
   1a438:	bne	1a474 <close@plt+0x93f4>
   1a43c:	b	1a45c <close@plt+0x93dc>
   1a440:	ldr	r0, [pc, #3620]	; 1b26c <close@plt+0xa1ec>
   1a444:	ldr	r1, [fp, #-16]
   1a448:	add	r0, r1, r0
   1a44c:	movw	r1, #0
   1a450:	cmp	r1, r0
   1a454:	bcc	1a4a8 <close@plt+0x9428>
   1a458:	b	1a4c0 <close@plt+0x9440>
   1a45c:	ldr	r0, [fp, #-16]
   1a460:	sub	r0, r0, #1
   1a464:	movw	r1, #32767	; 0x7fff
   1a468:	cmp	r1, r0
   1a46c:	bcc	1a4a8 <close@plt+0x9428>
   1a470:	b	1a4c0 <close@plt+0x9440>
   1a474:	ldr	r0, [pc, #3568]	; 1b26c <close@plt+0xa1ec>
   1a478:	ldr	r1, [fp, #-12]
   1a47c:	udiv	r0, r0, r1
   1a480:	ldr	r1, [fp, #-16]
   1a484:	cmp	r0, r1
   1a488:	bcc	1a4a8 <close@plt+0x9428>
   1a48c:	b	1a4c0 <close@plt+0x9440>
   1a490:	ldr	r0, [fp, #-16]
   1a494:	movw	r1, #32767	; 0x7fff
   1a498:	udiv	r0, r1, r0
   1a49c:	ldr	r1, [fp, #-12]
   1a4a0:	cmp	r0, r1
   1a4a4:	bcs	1a4c0 <close@plt+0x9440>
   1a4a8:	ldr	r0, [fp, #-12]
   1a4ac:	ldr	r1, [fp, #-16]
   1a4b0:	mul	r0, r0, r1
   1a4b4:	sxth	r0, r0
   1a4b8:	str	r0, [fp, #-20]	; 0xffffffec
   1a4bc:	b	1b230 <close@plt+0xa1b0>
   1a4c0:	ldr	r0, [fp, #-12]
   1a4c4:	ldr	r1, [fp, #-16]
   1a4c8:	mul	r0, r0, r1
   1a4cc:	sxth	r0, r0
   1a4d0:	str	r0, [fp, #-20]	; 0xffffffec
   1a4d4:	b	1b248 <close@plt+0xa1c8>
   1a4d8:	ldr	r0, [fp, #-16]
   1a4dc:	cmp	r0, #0
   1a4e0:	bcs	1a5ec <close@plt+0x956c>
   1a4e4:	ldr	r0, [fp, #-12]
   1a4e8:	cmp	r0, #0
   1a4ec:	bcs	1a574 <close@plt+0x94f4>
   1a4f0:	b	1a510 <close@plt+0x9490>
   1a4f4:	ldr	r0, [fp, #-12]
   1a4f8:	ldr	r1, [fp, #-16]
   1a4fc:	movw	r2, #65535	; 0xffff
   1a500:	udiv	r1, r2, r1
   1a504:	cmp	r0, r1
   1a508:	bcc	1a688 <close@plt+0x9608>
   1a50c:	b	1a6a0 <close@plt+0x9620>
   1a510:	b	1a524 <close@plt+0x94a4>
   1a514:	ldr	r0, [fp, #-16]
   1a518:	cmp	r0, #1
   1a51c:	bcc	1a534 <close@plt+0x94b4>
   1a520:	b	1a540 <close@plt+0x94c0>
   1a524:	ldr	r0, [fp, #-16]
   1a528:	movw	r1, #0
   1a52c:	cmp	r1, r0
   1a530:	bcs	1a540 <close@plt+0x94c0>
   1a534:	movw	r0, #0
   1a538:	str	r0, [fp, #-36]	; 0xffffffdc
   1a53c:	b	1a558 <close@plt+0x94d8>
   1a540:	ldr	r0, [fp, #-16]
   1a544:	movw	r1, #0
   1a548:	sub	r0, r1, r0
   1a54c:	movw	r1, #65535	; 0xffff
   1a550:	udiv	r0, r1, r0
   1a554:	str	r0, [fp, #-36]	; 0xffffffdc
   1a558:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a55c:	ldr	r1, [fp, #-12]
   1a560:	mvn	r2, #0
   1a564:	sub	r1, r2, r1
   1a568:	cmp	r0, r1
   1a56c:	bls	1a688 <close@plt+0x9608>
   1a570:	b	1a6a0 <close@plt+0x9620>
   1a574:	b	1a57c <close@plt+0x94fc>
   1a578:	b	1a580 <close@plt+0x9500>
   1a57c:	b	1a5d0 <close@plt+0x9550>
   1a580:	ldr	r0, [fp, #-16]
   1a584:	cmn	r0, #1
   1a588:	bne	1a5d0 <close@plt+0x9550>
   1a58c:	b	1a5a8 <close@plt+0x9528>
   1a590:	ldr	r0, [fp, #-12]
   1a594:	add	r0, r0, #0
   1a598:	movw	r1, #0
   1a59c:	cmp	r1, r0
   1a5a0:	bcc	1a688 <close@plt+0x9608>
   1a5a4:	b	1a6a0 <close@plt+0x9620>
   1a5a8:	ldr	r0, [fp, #-12]
   1a5ac:	movw	r1, #0
   1a5b0:	cmp	r1, r0
   1a5b4:	bcs	1a6a0 <close@plt+0x9620>
   1a5b8:	ldr	r0, [fp, #-12]
   1a5bc:	sub	r0, r0, #1
   1a5c0:	mvn	r1, #0
   1a5c4:	cmp	r1, r0
   1a5c8:	bcc	1a688 <close@plt+0x9608>
   1a5cc:	b	1a6a0 <close@plt+0x9620>
   1a5d0:	ldr	r0, [fp, #-16]
   1a5d4:	movw	r1, #0
   1a5d8:	udiv	r0, r1, r0
   1a5dc:	ldr	r1, [fp, #-12]
   1a5e0:	cmp	r0, r1
   1a5e4:	bcc	1a688 <close@plt+0x9608>
   1a5e8:	b	1a6a0 <close@plt+0x9620>
   1a5ec:	ldr	r0, [fp, #-16]
   1a5f0:	cmp	r0, #0
   1a5f4:	bne	1a5fc <close@plt+0x957c>
   1a5f8:	b	1a6a0 <close@plt+0x9620>
   1a5fc:	ldr	r0, [fp, #-12]
   1a600:	cmp	r0, #0
   1a604:	bcs	1a670 <close@plt+0x95f0>
   1a608:	b	1a610 <close@plt+0x9590>
   1a60c:	b	1a614 <close@plt+0x9594>
   1a610:	b	1a654 <close@plt+0x95d4>
   1a614:	ldr	r0, [fp, #-12]
   1a618:	cmn	r0, #1
   1a61c:	bne	1a654 <close@plt+0x95d4>
   1a620:	b	1a63c <close@plt+0x95bc>
   1a624:	ldr	r0, [fp, #-16]
   1a628:	add	r0, r0, #0
   1a62c:	movw	r1, #0
   1a630:	cmp	r1, r0
   1a634:	bcc	1a688 <close@plt+0x9608>
   1a638:	b	1a6a0 <close@plt+0x9620>
   1a63c:	ldr	r0, [fp, #-16]
   1a640:	sub	r0, r0, #1
   1a644:	mvn	r1, #0
   1a648:	cmp	r1, r0
   1a64c:	bcc	1a688 <close@plt+0x9608>
   1a650:	b	1a6a0 <close@plt+0x9620>
   1a654:	ldr	r0, [fp, #-12]
   1a658:	movw	r1, #0
   1a65c:	udiv	r0, r1, r0
   1a660:	ldr	r1, [fp, #-16]
   1a664:	cmp	r0, r1
   1a668:	bcc	1a688 <close@plt+0x9608>
   1a66c:	b	1a6a0 <close@plt+0x9620>
   1a670:	ldr	r0, [fp, #-16]
   1a674:	movw	r1, #65535	; 0xffff
   1a678:	udiv	r0, r1, r0
   1a67c:	ldr	r1, [fp, #-12]
   1a680:	cmp	r0, r1
   1a684:	bcs	1a6a0 <close@plt+0x9620>
   1a688:	ldr	r0, [fp, #-12]
   1a68c:	ldr	r1, [fp, #-16]
   1a690:	mul	r0, r0, r1
   1a694:	uxth	r0, r0
   1a698:	str	r0, [fp, #-20]	; 0xffffffec
   1a69c:	b	1b230 <close@plt+0xa1b0>
   1a6a0:	ldr	r0, [fp, #-12]
   1a6a4:	ldr	r1, [fp, #-16]
   1a6a8:	mul	r0, r0, r1
   1a6ac:	uxth	r0, r0
   1a6b0:	str	r0, [fp, #-20]	; 0xffffffec
   1a6b4:	b	1b248 <close@plt+0xa1c8>
   1a6b8:	b	1a6bc <close@plt+0x963c>
   1a6bc:	b	1a880 <close@plt+0x9800>
   1a6c0:	ldr	r0, [fp, #-16]
   1a6c4:	cmp	r0, #0
   1a6c8:	bcs	1a7c8 <close@plt+0x9748>
   1a6cc:	ldr	r0, [fp, #-12]
   1a6d0:	cmp	r0, #0
   1a6d4:	bcs	1a75c <close@plt+0x96dc>
   1a6d8:	b	1a6f8 <close@plt+0x9678>
   1a6dc:	ldr	r0, [pc, #2944]	; 1b264 <close@plt+0xa1e4>
   1a6e0:	ldr	r1, [fp, #-12]
   1a6e4:	ldr	r2, [fp, #-16]
   1a6e8:	udiv	r0, r0, r2
   1a6ec:	cmp	r1, r0
   1a6f0:	bcc	1a858 <close@plt+0x97d8>
   1a6f4:	b	1a86c <close@plt+0x97ec>
   1a6f8:	b	1a70c <close@plt+0x968c>
   1a6fc:	ldr	r0, [fp, #-16]
   1a700:	cmp	r0, #1
   1a704:	bcc	1a71c <close@plt+0x969c>
   1a708:	b	1a728 <close@plt+0x96a8>
   1a70c:	ldr	r0, [fp, #-16]
   1a710:	movw	r1, #0
   1a714:	cmp	r1, r0
   1a718:	bcs	1a728 <close@plt+0x96a8>
   1a71c:	movw	r0, #0
   1a720:	str	r0, [fp, #-40]	; 0xffffffd8
   1a724:	b	1a740 <close@plt+0x96c0>
   1a728:	ldr	r0, [pc, #2868]	; 1b264 <close@plt+0xa1e4>
   1a72c:	ldr	r1, [fp, #-16]
   1a730:	movw	r2, #0
   1a734:	sub	r1, r2, r1
   1a738:	udiv	r0, r0, r1
   1a73c:	str	r0, [fp, #-40]	; 0xffffffd8
   1a740:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a744:	ldr	r1, [fp, #-12]
   1a748:	mvn	r2, #0
   1a74c:	sub	r1, r2, r1
   1a750:	cmp	r0, r1
   1a754:	bls	1a858 <close@plt+0x97d8>
   1a758:	b	1a86c <close@plt+0x97ec>
   1a75c:	ldr	r0, [fp, #-16]
   1a760:	cmn	r0, #1
   1a764:	bne	1a7ac <close@plt+0x972c>
   1a768:	b	1a784 <close@plt+0x9704>
   1a76c:	ldr	r0, [fp, #-12]
   1a770:	add	r0, r0, #-2147483648	; 0x80000000
   1a774:	movw	r1, #0
   1a778:	cmp	r1, r0
   1a77c:	bcc	1a858 <close@plt+0x97d8>
   1a780:	b	1a86c <close@plt+0x97ec>
   1a784:	ldr	r0, [fp, #-12]
   1a788:	movw	r1, #0
   1a78c:	cmp	r1, r0
   1a790:	bcs	1a86c <close@plt+0x97ec>
   1a794:	ldr	r0, [pc, #2760]	; 1b264 <close@plt+0xa1e4>
   1a798:	ldr	r1, [fp, #-12]
   1a79c:	sub	r1, r1, #1
   1a7a0:	cmp	r0, r1
   1a7a4:	bcc	1a858 <close@plt+0x97d8>
   1a7a8:	b	1a86c <close@plt+0x97ec>
   1a7ac:	ldr	r0, [pc, #2740]	; 1b268 <close@plt+0xa1e8>
   1a7b0:	ldr	r1, [fp, #-16]
   1a7b4:	udiv	r0, r0, r1
   1a7b8:	ldr	r1, [fp, #-12]
   1a7bc:	cmp	r0, r1
   1a7c0:	bcc	1a858 <close@plt+0x97d8>
   1a7c4:	b	1a86c <close@plt+0x97ec>
   1a7c8:	ldr	r0, [fp, #-16]
   1a7cc:	cmp	r0, #0
   1a7d0:	bne	1a7d8 <close@plt+0x9758>
   1a7d4:	b	1a86c <close@plt+0x97ec>
   1a7d8:	ldr	r0, [fp, #-12]
   1a7dc:	cmp	r0, #0
   1a7e0:	bcs	1a840 <close@plt+0x97c0>
   1a7e4:	ldr	r0, [fp, #-12]
   1a7e8:	cmn	r0, #1
   1a7ec:	bne	1a824 <close@plt+0x97a4>
   1a7f0:	b	1a80c <close@plt+0x978c>
   1a7f4:	ldr	r0, [fp, #-16]
   1a7f8:	add	r0, r0, #-2147483648	; 0x80000000
   1a7fc:	movw	r1, #0
   1a800:	cmp	r1, r0
   1a804:	bcc	1a858 <close@plt+0x97d8>
   1a808:	b	1a86c <close@plt+0x97ec>
   1a80c:	ldr	r0, [pc, #2640]	; 1b264 <close@plt+0xa1e4>
   1a810:	ldr	r1, [fp, #-16]
   1a814:	sub	r1, r1, #1
   1a818:	cmp	r0, r1
   1a81c:	bcc	1a858 <close@plt+0x97d8>
   1a820:	b	1a86c <close@plt+0x97ec>
   1a824:	ldr	r0, [pc, #2620]	; 1b268 <close@plt+0xa1e8>
   1a828:	ldr	r1, [fp, #-12]
   1a82c:	udiv	r0, r0, r1
   1a830:	ldr	r1, [fp, #-16]
   1a834:	cmp	r0, r1
   1a838:	bcc	1a858 <close@plt+0x97d8>
   1a83c:	b	1a86c <close@plt+0x97ec>
   1a840:	ldr	r0, [pc, #2588]	; 1b264 <close@plt+0xa1e4>
   1a844:	ldr	r1, [fp, #-16]
   1a848:	udiv	r0, r0, r1
   1a84c:	ldr	r1, [fp, #-12]
   1a850:	cmp	r0, r1
   1a854:	bcs	1a86c <close@plt+0x97ec>
   1a858:	ldr	r0, [fp, #-12]
   1a85c:	ldr	r1, [fp, #-16]
   1a860:	mul	r0, r0, r1
   1a864:	str	r0, [fp, #-20]	; 0xffffffec
   1a868:	b	1b230 <close@plt+0xa1b0>
   1a86c:	ldr	r0, [fp, #-12]
   1a870:	ldr	r1, [fp, #-16]
   1a874:	mul	r0, r0, r1
   1a878:	str	r0, [fp, #-20]	; 0xffffffec
   1a87c:	b	1b248 <close@plt+0xa1c8>
   1a880:	ldr	r0, [fp, #-16]
   1a884:	cmp	r0, #0
   1a888:	bcs	1a994 <close@plt+0x9914>
   1a88c:	ldr	r0, [fp, #-12]
   1a890:	cmp	r0, #0
   1a894:	bcs	1a91c <close@plt+0x989c>
   1a898:	b	1a8b8 <close@plt+0x9838>
   1a89c:	ldr	r0, [fp, #-12]
   1a8a0:	ldr	r1, [fp, #-16]
   1a8a4:	mvn	r2, #0
   1a8a8:	udiv	r1, r2, r1
   1a8ac:	cmp	r0, r1
   1a8b0:	bcc	1aa30 <close@plt+0x99b0>
   1a8b4:	b	1aa44 <close@plt+0x99c4>
   1a8b8:	b	1a8cc <close@plt+0x984c>
   1a8bc:	ldr	r0, [fp, #-16]
   1a8c0:	cmp	r0, #1
   1a8c4:	bcc	1a8dc <close@plt+0x985c>
   1a8c8:	b	1a8e8 <close@plt+0x9868>
   1a8cc:	ldr	r0, [fp, #-16]
   1a8d0:	movw	r1, #0
   1a8d4:	cmp	r1, r0
   1a8d8:	bcs	1a8e8 <close@plt+0x9868>
   1a8dc:	movw	r0, #1
   1a8e0:	str	r0, [fp, #-44]	; 0xffffffd4
   1a8e4:	b	1a900 <close@plt+0x9880>
   1a8e8:	ldr	r0, [fp, #-16]
   1a8ec:	movw	r1, #0
   1a8f0:	sub	r0, r1, r0
   1a8f4:	mvn	r1, #0
   1a8f8:	udiv	r0, r1, r0
   1a8fc:	str	r0, [fp, #-44]	; 0xffffffd4
   1a900:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1a904:	ldr	r1, [fp, #-12]
   1a908:	mvn	r2, #0
   1a90c:	sub	r1, r2, r1
   1a910:	cmp	r0, r1
   1a914:	bls	1aa30 <close@plt+0x99b0>
   1a918:	b	1aa44 <close@plt+0x99c4>
   1a91c:	b	1a924 <close@plt+0x98a4>
   1a920:	b	1a928 <close@plt+0x98a8>
   1a924:	b	1a978 <close@plt+0x98f8>
   1a928:	ldr	r0, [fp, #-16]
   1a92c:	cmn	r0, #1
   1a930:	bne	1a978 <close@plt+0x98f8>
   1a934:	b	1a950 <close@plt+0x98d0>
   1a938:	ldr	r0, [fp, #-12]
   1a93c:	add	r0, r0, #0
   1a940:	movw	r1, #0
   1a944:	cmp	r1, r0
   1a948:	bcc	1aa30 <close@plt+0x99b0>
   1a94c:	b	1aa44 <close@plt+0x99c4>
   1a950:	ldr	r0, [fp, #-12]
   1a954:	movw	r1, #0
   1a958:	cmp	r1, r0
   1a95c:	bcs	1aa44 <close@plt+0x99c4>
   1a960:	ldr	r0, [fp, #-12]
   1a964:	sub	r0, r0, #1
   1a968:	mvn	r1, #0
   1a96c:	cmp	r1, r0
   1a970:	bcc	1aa30 <close@plt+0x99b0>
   1a974:	b	1aa44 <close@plt+0x99c4>
   1a978:	ldr	r0, [fp, #-16]
   1a97c:	movw	r1, #0
   1a980:	udiv	r0, r1, r0
   1a984:	ldr	r1, [fp, #-12]
   1a988:	cmp	r0, r1
   1a98c:	bcc	1aa30 <close@plt+0x99b0>
   1a990:	b	1aa44 <close@plt+0x99c4>
   1a994:	ldr	r0, [fp, #-16]
   1a998:	cmp	r0, #0
   1a99c:	bne	1a9a4 <close@plt+0x9924>
   1a9a0:	b	1aa44 <close@plt+0x99c4>
   1a9a4:	ldr	r0, [fp, #-12]
   1a9a8:	cmp	r0, #0
   1a9ac:	bcs	1aa18 <close@plt+0x9998>
   1a9b0:	b	1a9b8 <close@plt+0x9938>
   1a9b4:	b	1a9bc <close@plt+0x993c>
   1a9b8:	b	1a9fc <close@plt+0x997c>
   1a9bc:	ldr	r0, [fp, #-12]
   1a9c0:	cmn	r0, #1
   1a9c4:	bne	1a9fc <close@plt+0x997c>
   1a9c8:	b	1a9e4 <close@plt+0x9964>
   1a9cc:	ldr	r0, [fp, #-16]
   1a9d0:	add	r0, r0, #0
   1a9d4:	movw	r1, #0
   1a9d8:	cmp	r1, r0
   1a9dc:	bcc	1aa30 <close@plt+0x99b0>
   1a9e0:	b	1aa44 <close@plt+0x99c4>
   1a9e4:	ldr	r0, [fp, #-16]
   1a9e8:	sub	r0, r0, #1
   1a9ec:	mvn	r1, #0
   1a9f0:	cmp	r1, r0
   1a9f4:	bcc	1aa30 <close@plt+0x99b0>
   1a9f8:	b	1aa44 <close@plt+0x99c4>
   1a9fc:	ldr	r0, [fp, #-12]
   1aa00:	movw	r1, #0
   1aa04:	udiv	r0, r1, r0
   1aa08:	ldr	r1, [fp, #-16]
   1aa0c:	cmp	r0, r1
   1aa10:	bcc	1aa30 <close@plt+0x99b0>
   1aa14:	b	1aa44 <close@plt+0x99c4>
   1aa18:	ldr	r0, [fp, #-16]
   1aa1c:	mvn	r1, #0
   1aa20:	udiv	r0, r1, r0
   1aa24:	ldr	r1, [fp, #-12]
   1aa28:	cmp	r0, r1
   1aa2c:	bcs	1aa44 <close@plt+0x99c4>
   1aa30:	ldr	r0, [fp, #-12]
   1aa34:	ldr	r1, [fp, #-16]
   1aa38:	mul	r0, r0, r1
   1aa3c:	str	r0, [fp, #-20]	; 0xffffffec
   1aa40:	b	1b230 <close@plt+0xa1b0>
   1aa44:	ldr	r0, [fp, #-12]
   1aa48:	ldr	r1, [fp, #-16]
   1aa4c:	mul	r0, r0, r1
   1aa50:	str	r0, [fp, #-20]	; 0xffffffec
   1aa54:	b	1b248 <close@plt+0xa1c8>
   1aa58:	b	1aa5c <close@plt+0x99dc>
   1aa5c:	b	1ac20 <close@plt+0x9ba0>
   1aa60:	ldr	r0, [fp, #-16]
   1aa64:	cmp	r0, #0
   1aa68:	bcs	1ab68 <close@plt+0x9ae8>
   1aa6c:	ldr	r0, [fp, #-12]
   1aa70:	cmp	r0, #0
   1aa74:	bcs	1aafc <close@plt+0x9a7c>
   1aa78:	b	1aa98 <close@plt+0x9a18>
   1aa7c:	ldr	r0, [pc, #2016]	; 1b264 <close@plt+0xa1e4>
   1aa80:	ldr	r1, [fp, #-12]
   1aa84:	ldr	r2, [fp, #-16]
   1aa88:	udiv	r0, r0, r2
   1aa8c:	cmp	r1, r0
   1aa90:	bcc	1abf8 <close@plt+0x9b78>
   1aa94:	b	1ac0c <close@plt+0x9b8c>
   1aa98:	b	1aaac <close@plt+0x9a2c>
   1aa9c:	ldr	r0, [fp, #-16]
   1aaa0:	cmp	r0, #1
   1aaa4:	bcc	1aabc <close@plt+0x9a3c>
   1aaa8:	b	1aac8 <close@plt+0x9a48>
   1aaac:	ldr	r0, [fp, #-16]
   1aab0:	movw	r1, #0
   1aab4:	cmp	r1, r0
   1aab8:	bcs	1aac8 <close@plt+0x9a48>
   1aabc:	movw	r0, #0
   1aac0:	str	r0, [sp, #48]	; 0x30
   1aac4:	b	1aae0 <close@plt+0x9a60>
   1aac8:	ldr	r0, [pc, #1940]	; 1b264 <close@plt+0xa1e4>
   1aacc:	ldr	r1, [fp, #-16]
   1aad0:	movw	r2, #0
   1aad4:	sub	r1, r2, r1
   1aad8:	udiv	r0, r0, r1
   1aadc:	str	r0, [sp, #48]	; 0x30
   1aae0:	ldr	r0, [sp, #48]	; 0x30
   1aae4:	ldr	r1, [fp, #-12]
   1aae8:	mvn	r2, #0
   1aaec:	sub	r1, r2, r1
   1aaf0:	cmp	r0, r1
   1aaf4:	bls	1abf8 <close@plt+0x9b78>
   1aaf8:	b	1ac0c <close@plt+0x9b8c>
   1aafc:	ldr	r0, [fp, #-16]
   1ab00:	cmn	r0, #1
   1ab04:	bne	1ab4c <close@plt+0x9acc>
   1ab08:	b	1ab24 <close@plt+0x9aa4>
   1ab0c:	ldr	r0, [fp, #-12]
   1ab10:	add	r0, r0, #-2147483648	; 0x80000000
   1ab14:	movw	r1, #0
   1ab18:	cmp	r1, r0
   1ab1c:	bcc	1abf8 <close@plt+0x9b78>
   1ab20:	b	1ac0c <close@plt+0x9b8c>
   1ab24:	ldr	r0, [fp, #-12]
   1ab28:	movw	r1, #0
   1ab2c:	cmp	r1, r0
   1ab30:	bcs	1ac0c <close@plt+0x9b8c>
   1ab34:	ldr	r0, [pc, #1832]	; 1b264 <close@plt+0xa1e4>
   1ab38:	ldr	r1, [fp, #-12]
   1ab3c:	sub	r1, r1, #1
   1ab40:	cmp	r0, r1
   1ab44:	bcc	1abf8 <close@plt+0x9b78>
   1ab48:	b	1ac0c <close@plt+0x9b8c>
   1ab4c:	ldr	r0, [pc, #1812]	; 1b268 <close@plt+0xa1e8>
   1ab50:	ldr	r1, [fp, #-16]
   1ab54:	udiv	r0, r0, r1
   1ab58:	ldr	r1, [fp, #-12]
   1ab5c:	cmp	r0, r1
   1ab60:	bcc	1abf8 <close@plt+0x9b78>
   1ab64:	b	1ac0c <close@plt+0x9b8c>
   1ab68:	ldr	r0, [fp, #-16]
   1ab6c:	cmp	r0, #0
   1ab70:	bne	1ab78 <close@plt+0x9af8>
   1ab74:	b	1ac0c <close@plt+0x9b8c>
   1ab78:	ldr	r0, [fp, #-12]
   1ab7c:	cmp	r0, #0
   1ab80:	bcs	1abe0 <close@plt+0x9b60>
   1ab84:	ldr	r0, [fp, #-12]
   1ab88:	cmn	r0, #1
   1ab8c:	bne	1abc4 <close@plt+0x9b44>
   1ab90:	b	1abac <close@plt+0x9b2c>
   1ab94:	ldr	r0, [fp, #-16]
   1ab98:	add	r0, r0, #-2147483648	; 0x80000000
   1ab9c:	movw	r1, #0
   1aba0:	cmp	r1, r0
   1aba4:	bcc	1abf8 <close@plt+0x9b78>
   1aba8:	b	1ac0c <close@plt+0x9b8c>
   1abac:	ldr	r0, [pc, #1712]	; 1b264 <close@plt+0xa1e4>
   1abb0:	ldr	r1, [fp, #-16]
   1abb4:	sub	r1, r1, #1
   1abb8:	cmp	r0, r1
   1abbc:	bcc	1abf8 <close@plt+0x9b78>
   1abc0:	b	1ac0c <close@plt+0x9b8c>
   1abc4:	ldr	r0, [pc, #1692]	; 1b268 <close@plt+0xa1e8>
   1abc8:	ldr	r1, [fp, #-12]
   1abcc:	udiv	r0, r0, r1
   1abd0:	ldr	r1, [fp, #-16]
   1abd4:	cmp	r0, r1
   1abd8:	bcc	1abf8 <close@plt+0x9b78>
   1abdc:	b	1ac0c <close@plt+0x9b8c>
   1abe0:	ldr	r0, [pc, #1660]	; 1b264 <close@plt+0xa1e4>
   1abe4:	ldr	r1, [fp, #-16]
   1abe8:	udiv	r0, r0, r1
   1abec:	ldr	r1, [fp, #-12]
   1abf0:	cmp	r0, r1
   1abf4:	bcs	1ac0c <close@plt+0x9b8c>
   1abf8:	ldr	r0, [fp, #-12]
   1abfc:	ldr	r1, [fp, #-16]
   1ac00:	mul	r0, r0, r1
   1ac04:	str	r0, [fp, #-20]	; 0xffffffec
   1ac08:	b	1b230 <close@plt+0xa1b0>
   1ac0c:	ldr	r0, [fp, #-12]
   1ac10:	ldr	r1, [fp, #-16]
   1ac14:	mul	r0, r0, r1
   1ac18:	str	r0, [fp, #-20]	; 0xffffffec
   1ac1c:	b	1b248 <close@plt+0xa1c8>
   1ac20:	ldr	r0, [fp, #-16]
   1ac24:	cmp	r0, #0
   1ac28:	bcs	1ad34 <close@plt+0x9cb4>
   1ac2c:	ldr	r0, [fp, #-12]
   1ac30:	cmp	r0, #0
   1ac34:	bcs	1acbc <close@plt+0x9c3c>
   1ac38:	b	1ac58 <close@plt+0x9bd8>
   1ac3c:	ldr	r0, [fp, #-12]
   1ac40:	ldr	r1, [fp, #-16]
   1ac44:	mvn	r2, #0
   1ac48:	udiv	r1, r2, r1
   1ac4c:	cmp	r0, r1
   1ac50:	bcc	1add0 <close@plt+0x9d50>
   1ac54:	b	1ade4 <close@plt+0x9d64>
   1ac58:	b	1ac6c <close@plt+0x9bec>
   1ac5c:	ldr	r0, [fp, #-16]
   1ac60:	cmp	r0, #1
   1ac64:	bcc	1ac7c <close@plt+0x9bfc>
   1ac68:	b	1ac88 <close@plt+0x9c08>
   1ac6c:	ldr	r0, [fp, #-16]
   1ac70:	movw	r1, #0
   1ac74:	cmp	r1, r0
   1ac78:	bcs	1ac88 <close@plt+0x9c08>
   1ac7c:	movw	r0, #1
   1ac80:	str	r0, [sp, #44]	; 0x2c
   1ac84:	b	1aca0 <close@plt+0x9c20>
   1ac88:	ldr	r0, [fp, #-16]
   1ac8c:	movw	r1, #0
   1ac90:	sub	r0, r1, r0
   1ac94:	mvn	r1, #0
   1ac98:	udiv	r0, r1, r0
   1ac9c:	str	r0, [sp, #44]	; 0x2c
   1aca0:	ldr	r0, [sp, #44]	; 0x2c
   1aca4:	ldr	r1, [fp, #-12]
   1aca8:	mvn	r2, #0
   1acac:	sub	r1, r2, r1
   1acb0:	cmp	r0, r1
   1acb4:	bls	1add0 <close@plt+0x9d50>
   1acb8:	b	1ade4 <close@plt+0x9d64>
   1acbc:	b	1acc4 <close@plt+0x9c44>
   1acc0:	b	1acc8 <close@plt+0x9c48>
   1acc4:	b	1ad18 <close@plt+0x9c98>
   1acc8:	ldr	r0, [fp, #-16]
   1accc:	cmn	r0, #1
   1acd0:	bne	1ad18 <close@plt+0x9c98>
   1acd4:	b	1acf0 <close@plt+0x9c70>
   1acd8:	ldr	r0, [fp, #-12]
   1acdc:	add	r0, r0, #0
   1ace0:	movw	r1, #0
   1ace4:	cmp	r1, r0
   1ace8:	bcc	1add0 <close@plt+0x9d50>
   1acec:	b	1ade4 <close@plt+0x9d64>
   1acf0:	ldr	r0, [fp, #-12]
   1acf4:	movw	r1, #0
   1acf8:	cmp	r1, r0
   1acfc:	bcs	1ade4 <close@plt+0x9d64>
   1ad00:	ldr	r0, [fp, #-12]
   1ad04:	sub	r0, r0, #1
   1ad08:	mvn	r1, #0
   1ad0c:	cmp	r1, r0
   1ad10:	bcc	1add0 <close@plt+0x9d50>
   1ad14:	b	1ade4 <close@plt+0x9d64>
   1ad18:	ldr	r0, [fp, #-16]
   1ad1c:	movw	r1, #0
   1ad20:	udiv	r0, r1, r0
   1ad24:	ldr	r1, [fp, #-12]
   1ad28:	cmp	r0, r1
   1ad2c:	bcc	1add0 <close@plt+0x9d50>
   1ad30:	b	1ade4 <close@plt+0x9d64>
   1ad34:	ldr	r0, [fp, #-16]
   1ad38:	cmp	r0, #0
   1ad3c:	bne	1ad44 <close@plt+0x9cc4>
   1ad40:	b	1ade4 <close@plt+0x9d64>
   1ad44:	ldr	r0, [fp, #-12]
   1ad48:	cmp	r0, #0
   1ad4c:	bcs	1adb8 <close@plt+0x9d38>
   1ad50:	b	1ad58 <close@plt+0x9cd8>
   1ad54:	b	1ad5c <close@plt+0x9cdc>
   1ad58:	b	1ad9c <close@plt+0x9d1c>
   1ad5c:	ldr	r0, [fp, #-12]
   1ad60:	cmn	r0, #1
   1ad64:	bne	1ad9c <close@plt+0x9d1c>
   1ad68:	b	1ad84 <close@plt+0x9d04>
   1ad6c:	ldr	r0, [fp, #-16]
   1ad70:	add	r0, r0, #0
   1ad74:	movw	r1, #0
   1ad78:	cmp	r1, r0
   1ad7c:	bcc	1add0 <close@plt+0x9d50>
   1ad80:	b	1ade4 <close@plt+0x9d64>
   1ad84:	ldr	r0, [fp, #-16]
   1ad88:	sub	r0, r0, #1
   1ad8c:	mvn	r1, #0
   1ad90:	cmp	r1, r0
   1ad94:	bcc	1add0 <close@plt+0x9d50>
   1ad98:	b	1ade4 <close@plt+0x9d64>
   1ad9c:	ldr	r0, [fp, #-12]
   1ada0:	movw	r1, #0
   1ada4:	udiv	r0, r1, r0
   1ada8:	ldr	r1, [fp, #-16]
   1adac:	cmp	r0, r1
   1adb0:	bcc	1add0 <close@plt+0x9d50>
   1adb4:	b	1ade4 <close@plt+0x9d64>
   1adb8:	ldr	r0, [fp, #-16]
   1adbc:	mvn	r1, #0
   1adc0:	udiv	r0, r1, r0
   1adc4:	ldr	r1, [fp, #-12]
   1adc8:	cmp	r0, r1
   1adcc:	bcs	1ade4 <close@plt+0x9d64>
   1add0:	ldr	r0, [fp, #-12]
   1add4:	ldr	r1, [fp, #-16]
   1add8:	mul	r0, r0, r1
   1addc:	str	r0, [fp, #-20]	; 0xffffffec
   1ade0:	b	1b230 <close@plt+0xa1b0>
   1ade4:	ldr	r0, [fp, #-12]
   1ade8:	ldr	r1, [fp, #-16]
   1adec:	mul	r0, r0, r1
   1adf0:	str	r0, [fp, #-20]	; 0xffffffec
   1adf4:	b	1b248 <close@plt+0xa1c8>
   1adf8:	b	1b014 <close@plt+0x9f94>
   1adfc:	ldr	r0, [fp, #-16]
   1ae00:	cmp	r0, #0
   1ae04:	bcs	1af44 <close@plt+0x9ec4>
   1ae08:	ldr	r0, [fp, #-12]
   1ae0c:	cmp	r0, #0
   1ae10:	bcs	1aed0 <close@plt+0x9e50>
   1ae14:	b	1ae18 <close@plt+0x9d98>
   1ae18:	ldr	r0, [fp, #-12]
   1ae1c:	ldr	r2, [fp, #-16]
   1ae20:	mvn	r1, #0
   1ae24:	mvn	r3, #-2147483648	; 0x80000000
   1ae28:	mov	ip, #0
   1ae2c:	str	r0, [sp, #40]	; 0x28
   1ae30:	mov	r0, r1
   1ae34:	mov	r1, r3
   1ae38:	mov	r3, ip
   1ae3c:	bl	1b984 <close@plt+0xa904>
   1ae40:	ldr	r2, [sp, #40]	; 0x28
   1ae44:	subs	r0, r2, r0
   1ae48:	rscs	r1, r1, #0
   1ae4c:	blt	1afec <close@plt+0x9f6c>
   1ae50:	b	1b000 <close@plt+0x9f80>
   1ae54:	b	1ae68 <close@plt+0x9de8>
   1ae58:	ldr	r0, [fp, #-16]
   1ae5c:	cmp	r0, #1
   1ae60:	bcc	1ae78 <close@plt+0x9df8>
   1ae64:	b	1ae8c <close@plt+0x9e0c>
   1ae68:	ldr	r0, [fp, #-16]
   1ae6c:	movw	r1, #0
   1ae70:	cmp	r1, r0
   1ae74:	bcs	1ae8c <close@plt+0x9e0c>
   1ae78:	mov	r0, #0
   1ae7c:	mvn	r1, #0
   1ae80:	str	r1, [sp, #36]	; 0x24
   1ae84:	str	r0, [sp, #32]
   1ae88:	b	1aeb0 <close@plt+0x9e30>
   1ae8c:	ldr	r0, [fp, #-16]
   1ae90:	rsb	r2, r0, #0
   1ae94:	mvn	r0, #0
   1ae98:	mvn	r1, #-2147483648	; 0x80000000
   1ae9c:	mov	r3, #0
   1aea0:	bl	1b984 <close@plt+0xa904>
   1aea4:	str	r0, [sp, #36]	; 0x24
   1aea8:	str	r1, [sp, #32]
   1aeac:	b	1aeb0 <close@plt+0x9e30>
   1aeb0:	ldr	r0, [sp, #32]
   1aeb4:	ldr	r1, [sp, #36]	; 0x24
   1aeb8:	ldr	r2, [fp, #-12]
   1aebc:	mvn	r2, r2
   1aec0:	subs	r1, r2, r1
   1aec4:	rscs	r0, r0, #0
   1aec8:	bge	1afec <close@plt+0x9f6c>
   1aecc:	b	1b000 <close@plt+0x9f80>
   1aed0:	ldr	r0, [fp, #-16]
   1aed4:	cmn	r0, #1
   1aed8:	bne	1af18 <close@plt+0x9e98>
   1aedc:	b	1aef8 <close@plt+0x9e78>
   1aee0:	ldr	r0, [fp, #-12]
   1aee4:	rsbs	r0, r0, #0
   1aee8:	mov	r1, #0
   1aeec:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1aef0:	blt	1afec <close@plt+0x9f6c>
   1aef4:	b	1b000 <close@plt+0x9f80>
   1aef8:	ldr	r0, [fp, #-12]
   1aefc:	movw	r1, #0
   1af00:	cmp	r1, r0
   1af04:	bcs	1b000 <close@plt+0x9f80>
   1af08:	mov	r0, #0
   1af0c:	cmp	r0, #0
   1af10:	bne	1afec <close@plt+0x9f6c>
   1af14:	b	1b000 <close@plt+0x9f80>
   1af18:	ldr	r2, [fp, #-16]
   1af1c:	mov	r1, #-2147483648	; 0x80000000
   1af20:	mov	r0, #0
   1af24:	str	r0, [sp, #28]
   1af28:	ldr	r3, [sp, #28]
   1af2c:	bl	1b8b0 <close@plt+0xa830>
   1af30:	ldr	r2, [fp, #-12]
   1af34:	subs	r0, r0, r2
   1af38:	sbcs	r1, r1, #0
   1af3c:	blt	1afec <close@plt+0x9f6c>
   1af40:	b	1b000 <close@plt+0x9f80>
   1af44:	ldr	r0, [fp, #-16]
   1af48:	cmp	r0, #0
   1af4c:	bne	1af54 <close@plt+0x9ed4>
   1af50:	b	1b000 <close@plt+0x9f80>
   1af54:	ldr	r0, [fp, #-12]
   1af58:	cmp	r0, #0
   1af5c:	bcs	1afc4 <close@plt+0x9f44>
   1af60:	ldr	r0, [fp, #-12]
   1af64:	cmn	r0, #1
   1af68:	bne	1af98 <close@plt+0x9f18>
   1af6c:	b	1af88 <close@plt+0x9f08>
   1af70:	ldr	r0, [fp, #-16]
   1af74:	rsbs	r0, r0, #0
   1af78:	mov	r1, #0
   1af7c:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1af80:	blt	1afec <close@plt+0x9f6c>
   1af84:	b	1b000 <close@plt+0x9f80>
   1af88:	mov	r0, #0
   1af8c:	cmp	r0, #0
   1af90:	bne	1afec <close@plt+0x9f6c>
   1af94:	b	1b000 <close@plt+0x9f80>
   1af98:	ldr	r2, [fp, #-12]
   1af9c:	mov	r1, #-2147483648	; 0x80000000
   1afa0:	mov	r0, #0
   1afa4:	str	r0, [sp, #24]
   1afa8:	ldr	r3, [sp, #24]
   1afac:	bl	1b8b0 <close@plt+0xa830>
   1afb0:	ldr	r2, [fp, #-16]
   1afb4:	subs	r0, r0, r2
   1afb8:	sbcs	r1, r1, #0
   1afbc:	blt	1afec <close@plt+0x9f6c>
   1afc0:	b	1b000 <close@plt+0x9f80>
   1afc4:	ldr	r2, [fp, #-16]
   1afc8:	mvn	r0, #0
   1afcc:	mvn	r1, #-2147483648	; 0x80000000
   1afd0:	mov	r3, #0
   1afd4:	bl	1b984 <close@plt+0xa904>
   1afd8:	ldr	r2, [fp, #-12]
   1afdc:	subs	r0, r0, r2
   1afe0:	sbcs	r1, r1, #0
   1afe4:	bge	1b000 <close@plt+0x9f80>
   1afe8:	b	1afec <close@plt+0x9f6c>
   1afec:	ldr	r0, [fp, #-12]
   1aff0:	ldr	r1, [fp, #-16]
   1aff4:	mul	r0, r0, r1
   1aff8:	str	r0, [fp, #-20]	; 0xffffffec
   1affc:	b	1b230 <close@plt+0xa1b0>
   1b000:	ldr	r0, [fp, #-12]
   1b004:	ldr	r1, [fp, #-16]
   1b008:	mul	r0, r0, r1
   1b00c:	str	r0, [fp, #-20]	; 0xffffffec
   1b010:	b	1b248 <close@plt+0xa1c8>
   1b014:	ldr	r0, [fp, #-16]
   1b018:	cmp	r0, #0
   1b01c:	bcs	1b158 <close@plt+0xa0d8>
   1b020:	ldr	r0, [fp, #-12]
   1b024:	cmp	r0, #0
   1b028:	bcs	1b0e0 <close@plt+0xa060>
   1b02c:	b	1b060 <close@plt+0x9fe0>
   1b030:	ldr	r0, [fp, #-12]
   1b034:	ldr	r2, [fp, #-16]
   1b038:	mvn	r1, #0
   1b03c:	mov	r3, #0
   1b040:	str	r0, [sp, #20]
   1b044:	mov	r0, r1
   1b048:	bl	1b984 <close@plt+0xa904>
   1b04c:	ldr	r2, [sp, #20]
   1b050:	subs	r0, r2, r0
   1b054:	rscs	r1, r1, #0
   1b058:	bcc	1b208 <close@plt+0xa188>
   1b05c:	b	1b21c <close@plt+0xa19c>
   1b060:	b	1b074 <close@plt+0x9ff4>
   1b064:	ldr	r0, [fp, #-16]
   1b068:	cmp	r0, #1
   1b06c:	bcc	1b084 <close@plt+0xa004>
   1b070:	b	1b098 <close@plt+0xa018>
   1b074:	ldr	r0, [fp, #-16]
   1b078:	movw	r1, #0
   1b07c:	cmp	r1, r0
   1b080:	bcs	1b098 <close@plt+0xa018>
   1b084:	mov	r0, #1
   1b088:	mvn	r1, #0
   1b08c:	str	r1, [sp, #16]
   1b090:	str	r0, [sp, #12]
   1b094:	b	1b0c0 <close@plt+0xa040>
   1b098:	ldr	r0, [fp, #-16]
   1b09c:	rsb	r2, r0, #0
   1b0a0:	mvn	r0, #0
   1b0a4:	mov	r3, #0
   1b0a8:	str	r0, [sp, #8]
   1b0ac:	ldr	r1, [sp, #8]
   1b0b0:	bl	1b984 <close@plt+0xa904>
   1b0b4:	str	r0, [sp, #16]
   1b0b8:	str	r1, [sp, #12]
   1b0bc:	b	1b0c0 <close@plt+0xa040>
   1b0c0:	ldr	r0, [sp, #12]
   1b0c4:	ldr	r1, [sp, #16]
   1b0c8:	ldr	r2, [fp, #-12]
   1b0cc:	mvn	r2, r2
   1b0d0:	subs	r1, r2, r1
   1b0d4:	rscs	r0, r0, #0
   1b0d8:	bcs	1b208 <close@plt+0xa188>
   1b0dc:	b	1b21c <close@plt+0xa19c>
   1b0e0:	b	1b0e8 <close@plt+0xa068>
   1b0e4:	b	1b0ec <close@plt+0xa06c>
   1b0e8:	b	1b13c <close@plt+0xa0bc>
   1b0ec:	ldr	r0, [fp, #-16]
   1b0f0:	cmn	r0, #1
   1b0f4:	bne	1b13c <close@plt+0xa0bc>
   1b0f8:	b	1b114 <close@plt+0xa094>
   1b0fc:	ldr	r0, [fp, #-12]
   1b100:	add	r0, r0, #0
   1b104:	movw	r1, #0
   1b108:	cmp	r1, r0
   1b10c:	bcc	1b208 <close@plt+0xa188>
   1b110:	b	1b21c <close@plt+0xa19c>
   1b114:	ldr	r0, [fp, #-12]
   1b118:	movw	r1, #0
   1b11c:	cmp	r1, r0
   1b120:	bcs	1b21c <close@plt+0xa19c>
   1b124:	ldr	r0, [fp, #-12]
   1b128:	sub	r0, r0, #1
   1b12c:	mvn	r1, #0
   1b130:	cmp	r1, r0
   1b134:	bcc	1b208 <close@plt+0xa188>
   1b138:	b	1b21c <close@plt+0xa19c>
   1b13c:	ldr	r0, [fp, #-16]
   1b140:	movw	r1, #0
   1b144:	udiv	r0, r1, r0
   1b148:	ldr	r1, [fp, #-12]
   1b14c:	cmp	r0, r1
   1b150:	bcc	1b208 <close@plt+0xa188>
   1b154:	b	1b21c <close@plt+0xa19c>
   1b158:	ldr	r0, [fp, #-16]
   1b15c:	cmp	r0, #0
   1b160:	bne	1b168 <close@plt+0xa0e8>
   1b164:	b	1b21c <close@plt+0xa19c>
   1b168:	ldr	r0, [fp, #-12]
   1b16c:	cmp	r0, #0
   1b170:	bcs	1b1dc <close@plt+0xa15c>
   1b174:	b	1b17c <close@plt+0xa0fc>
   1b178:	b	1b180 <close@plt+0xa100>
   1b17c:	b	1b1c0 <close@plt+0xa140>
   1b180:	ldr	r0, [fp, #-12]
   1b184:	cmn	r0, #1
   1b188:	bne	1b1c0 <close@plt+0xa140>
   1b18c:	b	1b1a8 <close@plt+0xa128>
   1b190:	ldr	r0, [fp, #-16]
   1b194:	add	r0, r0, #0
   1b198:	movw	r1, #0
   1b19c:	cmp	r1, r0
   1b1a0:	bcc	1b208 <close@plt+0xa188>
   1b1a4:	b	1b21c <close@plt+0xa19c>
   1b1a8:	ldr	r0, [fp, #-16]
   1b1ac:	sub	r0, r0, #1
   1b1b0:	mvn	r1, #0
   1b1b4:	cmp	r1, r0
   1b1b8:	bcc	1b208 <close@plt+0xa188>
   1b1bc:	b	1b21c <close@plt+0xa19c>
   1b1c0:	ldr	r0, [fp, #-12]
   1b1c4:	movw	r1, #0
   1b1c8:	udiv	r0, r1, r0
   1b1cc:	ldr	r1, [fp, #-16]
   1b1d0:	cmp	r0, r1
   1b1d4:	bcc	1b208 <close@plt+0xa188>
   1b1d8:	b	1b21c <close@plt+0xa19c>
   1b1dc:	ldr	r2, [fp, #-16]
   1b1e0:	mvn	r0, #0
   1b1e4:	mov	r3, #0
   1b1e8:	str	r0, [sp, #4]
   1b1ec:	ldr	r1, [sp, #4]
   1b1f0:	bl	1b984 <close@plt+0xa904>
   1b1f4:	ldr	r2, [fp, #-12]
   1b1f8:	subs	r0, r0, r2
   1b1fc:	sbcs	r1, r1, #0
   1b200:	bcs	1b21c <close@plt+0xa19c>
   1b204:	b	1b208 <close@plt+0xa188>
   1b208:	ldr	r0, [fp, #-12]
   1b20c:	ldr	r1, [fp, #-16]
   1b210:	mul	r0, r0, r1
   1b214:	str	r0, [fp, #-20]	; 0xffffffec
   1b218:	b	1b230 <close@plt+0xa1b0>
   1b21c:	ldr	r0, [fp, #-12]
   1b220:	ldr	r1, [fp, #-16]
   1b224:	mul	r0, r0, r1
   1b228:	str	r0, [fp, #-20]	; 0xffffffec
   1b22c:	b	1b248 <close@plt+0xa1c8>
   1b230:	bl	10fc0 <__errno_location@plt>
   1b234:	movw	r1, #12
   1b238:	str	r1, [r0]
   1b23c:	movw	r0, #0
   1b240:	str	r0, [fp, #-4]
   1b244:	b	1b258 <close@plt+0xa1d8>
   1b248:	ldr	r0, [fp, #-8]
   1b24c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b250:	bl	1935c <close@plt+0x82dc>
   1b254:	str	r0, [fp, #-4]
   1b258:	ldr	r0, [fp, #-4]
   1b25c:	mov	sp, fp
   1b260:	pop	{fp, pc}
   1b264:	svcvc	0x00ffffff
   1b268:	andhi	r0, r0, r0
   1b26c:			; <UNDEFINED> instruction: 0xffff8000
   1b270:	sub	sp, sp, #12
   1b274:	str	r0, [sp, #4]
   1b278:	ldr	r0, [sp, #4]
   1b27c:	sub	r1, r0, #48	; 0x30
   1b280:	cmp	r1, #10
   1b284:	str	r0, [sp]
   1b288:	bcc	1b2b8 <close@plt+0xa238>
   1b28c:	b	1b290 <close@plt+0xa210>
   1b290:	ldr	r0, [sp]
   1b294:	sub	r1, r0, #65	; 0x41
   1b298:	cmp	r1, #26
   1b29c:	bcc	1b2b8 <close@plt+0xa238>
   1b2a0:	b	1b2a4 <close@plt+0xa224>
   1b2a4:	ldr	r0, [sp]
   1b2a8:	sub	r1, r0, #97	; 0x61
   1b2ac:	cmp	r1, #25
   1b2b0:	bhi	1b2c8 <close@plt+0xa248>
   1b2b4:	b	1b2b8 <close@plt+0xa238>
   1b2b8:	movw	r0, #1
   1b2bc:	and	r0, r0, #1
   1b2c0:	strb	r0, [sp, #11]
   1b2c4:	b	1b2d4 <close@plt+0xa254>
   1b2c8:	movw	r0, #0
   1b2cc:	and	r0, r0, #1
   1b2d0:	strb	r0, [sp, #11]
   1b2d4:	ldrb	r0, [sp, #11]
   1b2d8:	and	r0, r0, #1
   1b2dc:	add	sp, sp, #12
   1b2e0:	bx	lr
   1b2e4:	sub	sp, sp, #12
   1b2e8:	str	r0, [sp, #4]
   1b2ec:	ldr	r0, [sp, #4]
   1b2f0:	sub	r1, r0, #65	; 0x41
   1b2f4:	cmp	r1, #26
   1b2f8:	str	r0, [sp]
   1b2fc:	bcc	1b318 <close@plt+0xa298>
   1b300:	b	1b304 <close@plt+0xa284>
   1b304:	ldr	r0, [sp]
   1b308:	sub	r1, r0, #97	; 0x61
   1b30c:	cmp	r1, #25
   1b310:	bhi	1b328 <close@plt+0xa2a8>
   1b314:	b	1b318 <close@plt+0xa298>
   1b318:	movw	r0, #1
   1b31c:	and	r0, r0, #1
   1b320:	strb	r0, [sp, #11]
   1b324:	b	1b334 <close@plt+0xa2b4>
   1b328:	movw	r0, #0
   1b32c:	and	r0, r0, #1
   1b330:	strb	r0, [sp, #11]
   1b334:	ldrb	r0, [sp, #11]
   1b338:	and	r0, r0, #1
   1b33c:	add	sp, sp, #12
   1b340:	bx	lr
   1b344:	sub	sp, sp, #8
   1b348:	str	r0, [sp]
   1b34c:	ldr	r0, [sp]
   1b350:	cmp	r0, #127	; 0x7f
   1b354:	bhi	1b36c <close@plt+0xa2ec>
   1b358:	b	1b35c <close@plt+0xa2dc>
   1b35c:	movw	r0, #1
   1b360:	and	r0, r0, #1
   1b364:	strb	r0, [sp, #7]
   1b368:	b	1b378 <close@plt+0xa2f8>
   1b36c:	movw	r0, #0
   1b370:	and	r0, r0, #1
   1b374:	strb	r0, [sp, #7]
   1b378:	ldrb	r0, [sp, #7]
   1b37c:	and	r0, r0, #1
   1b380:	add	sp, sp, #8
   1b384:	bx	lr
   1b388:	sub	sp, sp, #8
   1b38c:	str	r0, [sp, #4]
   1b390:	ldr	r0, [sp, #4]
   1b394:	cmp	r0, #32
   1b398:	movw	r0, #1
   1b39c:	str	r0, [sp]
   1b3a0:	beq	1b3b8 <close@plt+0xa338>
   1b3a4:	ldr	r0, [sp, #4]
   1b3a8:	cmp	r0, #9
   1b3ac:	movw	r0, #0
   1b3b0:	moveq	r0, #1
   1b3b4:	str	r0, [sp]
   1b3b8:	ldr	r0, [sp]
   1b3bc:	and	r0, r0, #1
   1b3c0:	add	sp, sp, #8
   1b3c4:	bx	lr
   1b3c8:	sub	sp, sp, #12
   1b3cc:	str	r0, [sp, #4]
   1b3d0:	ldr	r0, [sp, #4]
   1b3d4:	cmp	r0, #32
   1b3d8:	str	r0, [sp]
   1b3dc:	bcc	1b3f4 <close@plt+0xa374>
   1b3e0:	b	1b3e4 <close@plt+0xa364>
   1b3e4:	ldr	r0, [sp]
   1b3e8:	cmp	r0, #127	; 0x7f
   1b3ec:	bne	1b404 <close@plt+0xa384>
   1b3f0:	b	1b3f4 <close@plt+0xa374>
   1b3f4:	movw	r0, #1
   1b3f8:	and	r0, r0, #1
   1b3fc:	strb	r0, [sp, #11]
   1b400:	b	1b410 <close@plt+0xa390>
   1b404:	movw	r0, #0
   1b408:	and	r0, r0, #1
   1b40c:	strb	r0, [sp, #11]
   1b410:	ldrb	r0, [sp, #11]
   1b414:	and	r0, r0, #1
   1b418:	add	sp, sp, #12
   1b41c:	bx	lr
   1b420:	sub	sp, sp, #8
   1b424:	str	r0, [sp]
   1b428:	ldr	r0, [sp]
   1b42c:	sub	r0, r0, #48	; 0x30
   1b430:	cmp	r0, #9
   1b434:	bhi	1b44c <close@plt+0xa3cc>
   1b438:	b	1b43c <close@plt+0xa3bc>
   1b43c:	movw	r0, #1
   1b440:	and	r0, r0, #1
   1b444:	strb	r0, [sp, #7]
   1b448:	b	1b458 <close@plt+0xa3d8>
   1b44c:	movw	r0, #0
   1b450:	and	r0, r0, #1
   1b454:	strb	r0, [sp, #7]
   1b458:	ldrb	r0, [sp, #7]
   1b45c:	and	r0, r0, #1
   1b460:	add	sp, sp, #8
   1b464:	bx	lr
   1b468:	sub	sp, sp, #8
   1b46c:	str	r0, [sp]
   1b470:	ldr	r0, [sp]
   1b474:	sub	r0, r0, #33	; 0x21
   1b478:	cmp	r0, #93	; 0x5d
   1b47c:	bhi	1b494 <close@plt+0xa414>
   1b480:	b	1b484 <close@plt+0xa404>
   1b484:	movw	r0, #1
   1b488:	and	r0, r0, #1
   1b48c:	strb	r0, [sp, #7]
   1b490:	b	1b4a0 <close@plt+0xa420>
   1b494:	movw	r0, #0
   1b498:	and	r0, r0, #1
   1b49c:	strb	r0, [sp, #7]
   1b4a0:	ldrb	r0, [sp, #7]
   1b4a4:	and	r0, r0, #1
   1b4a8:	add	sp, sp, #8
   1b4ac:	bx	lr
   1b4b0:	sub	sp, sp, #8
   1b4b4:	str	r0, [sp]
   1b4b8:	ldr	r0, [sp]
   1b4bc:	sub	r0, r0, #97	; 0x61
   1b4c0:	cmp	r0, #25
   1b4c4:	bhi	1b4dc <close@plt+0xa45c>
   1b4c8:	b	1b4cc <close@plt+0xa44c>
   1b4cc:	movw	r0, #1
   1b4d0:	and	r0, r0, #1
   1b4d4:	strb	r0, [sp, #7]
   1b4d8:	b	1b4e8 <close@plt+0xa468>
   1b4dc:	movw	r0, #0
   1b4e0:	and	r0, r0, #1
   1b4e4:	strb	r0, [sp, #7]
   1b4e8:	ldrb	r0, [sp, #7]
   1b4ec:	and	r0, r0, #1
   1b4f0:	add	sp, sp, #8
   1b4f4:	bx	lr
   1b4f8:	sub	sp, sp, #8
   1b4fc:	str	r0, [sp]
   1b500:	ldr	r0, [sp]
   1b504:	sub	r0, r0, #32
   1b508:	cmp	r0, #94	; 0x5e
   1b50c:	bhi	1b524 <close@plt+0xa4a4>
   1b510:	b	1b514 <close@plt+0xa494>
   1b514:	movw	r0, #1
   1b518:	and	r0, r0, #1
   1b51c:	strb	r0, [sp, #7]
   1b520:	b	1b530 <close@plt+0xa4b0>
   1b524:	movw	r0, #0
   1b528:	and	r0, r0, #1
   1b52c:	strb	r0, [sp, #7]
   1b530:	ldrb	r0, [sp, #7]
   1b534:	and	r0, r0, #1
   1b538:	add	sp, sp, #8
   1b53c:	bx	lr
   1b540:	sub	sp, sp, #12
   1b544:	str	r0, [sp, #4]
   1b548:	ldr	r0, [sp, #4]
   1b54c:	sub	r0, r0, #33	; 0x21
   1b550:	cmp	r0, #93	; 0x5d
   1b554:	str	r0, [sp]
   1b558:	bhi	1b6f4 <close@plt+0xa674>
   1b55c:	add	r0, pc, #8
   1b560:	ldr	r1, [sp]
   1b564:	ldr	r0, [r0, r1, lsl #2]
   1b568:	mov	pc, r0
   1b56c:	andeq	fp, r1, r4, ror #13
   1b570:	andeq	fp, r1, r4, ror #13
   1b574:	andeq	fp, r1, r4, ror #13
   1b578:	andeq	fp, r1, r4, ror #13
   1b57c:	andeq	fp, r1, r4, ror #13
   1b580:	andeq	fp, r1, r4, ror #13
   1b584:	andeq	fp, r1, r4, ror #13
   1b588:	andeq	fp, r1, r4, ror #13
   1b58c:	andeq	fp, r1, r4, ror #13
   1b590:	andeq	fp, r1, r4, ror #13
   1b594:	andeq	fp, r1, r4, ror #13
   1b598:	andeq	fp, r1, r4, ror #13
   1b59c:	andeq	fp, r1, r4, ror #13
   1b5a0:	andeq	fp, r1, r4, ror #13
   1b5a4:	andeq	fp, r1, r4, ror #13
   1b5a8:	strdeq	fp, [r1], -r4
   1b5ac:	strdeq	fp, [r1], -r4
   1b5b0:	strdeq	fp, [r1], -r4
   1b5b4:	strdeq	fp, [r1], -r4
   1b5b8:	strdeq	fp, [r1], -r4
   1b5bc:	strdeq	fp, [r1], -r4
   1b5c0:	strdeq	fp, [r1], -r4
   1b5c4:	strdeq	fp, [r1], -r4
   1b5c8:	strdeq	fp, [r1], -r4
   1b5cc:	strdeq	fp, [r1], -r4
   1b5d0:	andeq	fp, r1, r4, ror #13
   1b5d4:	andeq	fp, r1, r4, ror #13
   1b5d8:	andeq	fp, r1, r4, ror #13
   1b5dc:	andeq	fp, r1, r4, ror #13
   1b5e0:	andeq	fp, r1, r4, ror #13
   1b5e4:	andeq	fp, r1, r4, ror #13
   1b5e8:	andeq	fp, r1, r4, ror #13
   1b5ec:	strdeq	fp, [r1], -r4
   1b5f0:	strdeq	fp, [r1], -r4
   1b5f4:	strdeq	fp, [r1], -r4
   1b5f8:	strdeq	fp, [r1], -r4
   1b5fc:	strdeq	fp, [r1], -r4
   1b600:	strdeq	fp, [r1], -r4
   1b604:	strdeq	fp, [r1], -r4
   1b608:	strdeq	fp, [r1], -r4
   1b60c:	strdeq	fp, [r1], -r4
   1b610:	strdeq	fp, [r1], -r4
   1b614:	strdeq	fp, [r1], -r4
   1b618:	strdeq	fp, [r1], -r4
   1b61c:	strdeq	fp, [r1], -r4
   1b620:	strdeq	fp, [r1], -r4
   1b624:	strdeq	fp, [r1], -r4
   1b628:	strdeq	fp, [r1], -r4
   1b62c:	strdeq	fp, [r1], -r4
   1b630:	strdeq	fp, [r1], -r4
   1b634:	strdeq	fp, [r1], -r4
   1b638:	strdeq	fp, [r1], -r4
   1b63c:	strdeq	fp, [r1], -r4
   1b640:	strdeq	fp, [r1], -r4
   1b644:	strdeq	fp, [r1], -r4
   1b648:	strdeq	fp, [r1], -r4
   1b64c:	strdeq	fp, [r1], -r4
   1b650:	strdeq	fp, [r1], -r4
   1b654:	andeq	fp, r1, r4, ror #13
   1b658:	andeq	fp, r1, r4, ror #13
   1b65c:	andeq	fp, r1, r4, ror #13
   1b660:	andeq	fp, r1, r4, ror #13
   1b664:	andeq	fp, r1, r4, ror #13
   1b668:	andeq	fp, r1, r4, ror #13
   1b66c:	strdeq	fp, [r1], -r4
   1b670:	strdeq	fp, [r1], -r4
   1b674:	strdeq	fp, [r1], -r4
   1b678:	strdeq	fp, [r1], -r4
   1b67c:	strdeq	fp, [r1], -r4
   1b680:	strdeq	fp, [r1], -r4
   1b684:	strdeq	fp, [r1], -r4
   1b688:	strdeq	fp, [r1], -r4
   1b68c:	strdeq	fp, [r1], -r4
   1b690:	strdeq	fp, [r1], -r4
   1b694:	strdeq	fp, [r1], -r4
   1b698:	strdeq	fp, [r1], -r4
   1b69c:	strdeq	fp, [r1], -r4
   1b6a0:	strdeq	fp, [r1], -r4
   1b6a4:	strdeq	fp, [r1], -r4
   1b6a8:	strdeq	fp, [r1], -r4
   1b6ac:	strdeq	fp, [r1], -r4
   1b6b0:	strdeq	fp, [r1], -r4
   1b6b4:	strdeq	fp, [r1], -r4
   1b6b8:	strdeq	fp, [r1], -r4
   1b6bc:	strdeq	fp, [r1], -r4
   1b6c0:	strdeq	fp, [r1], -r4
   1b6c4:	strdeq	fp, [r1], -r4
   1b6c8:	strdeq	fp, [r1], -r4
   1b6cc:	strdeq	fp, [r1], -r4
   1b6d0:	strdeq	fp, [r1], -r4
   1b6d4:	andeq	fp, r1, r4, ror #13
   1b6d8:	andeq	fp, r1, r4, ror #13
   1b6dc:	andeq	fp, r1, r4, ror #13
   1b6e0:	andeq	fp, r1, r4, ror #13
   1b6e4:	movw	r0, #1
   1b6e8:	and	r0, r0, #1
   1b6ec:	strb	r0, [sp, #11]
   1b6f0:	b	1b700 <close@plt+0xa680>
   1b6f4:	movw	r0, #0
   1b6f8:	and	r0, r0, #1
   1b6fc:	strb	r0, [sp, #11]
   1b700:	ldrb	r0, [sp, #11]
   1b704:	and	r0, r0, #1
   1b708:	add	sp, sp, #12
   1b70c:	bx	lr
   1b710:	sub	sp, sp, #12
   1b714:	str	r0, [sp, #4]
   1b718:	ldr	r0, [sp, #4]
   1b71c:	sub	r1, r0, #9
   1b720:	cmp	r1, #5
   1b724:	str	r0, [sp]
   1b728:	bcc	1b740 <close@plt+0xa6c0>
   1b72c:	b	1b730 <close@plt+0xa6b0>
   1b730:	ldr	r0, [sp]
   1b734:	cmp	r0, #32
   1b738:	bne	1b750 <close@plt+0xa6d0>
   1b73c:	b	1b740 <close@plt+0xa6c0>
   1b740:	movw	r0, #1
   1b744:	and	r0, r0, #1
   1b748:	strb	r0, [sp, #11]
   1b74c:	b	1b75c <close@plt+0xa6dc>
   1b750:	movw	r0, #0
   1b754:	and	r0, r0, #1
   1b758:	strb	r0, [sp, #11]
   1b75c:	ldrb	r0, [sp, #11]
   1b760:	and	r0, r0, #1
   1b764:	add	sp, sp, #12
   1b768:	bx	lr
   1b76c:	sub	sp, sp, #8
   1b770:	str	r0, [sp]
   1b774:	ldr	r0, [sp]
   1b778:	sub	r0, r0, #65	; 0x41
   1b77c:	cmp	r0, #25
   1b780:	bhi	1b798 <close@plt+0xa718>
   1b784:	b	1b788 <close@plt+0xa708>
   1b788:	movw	r0, #1
   1b78c:	and	r0, r0, #1
   1b790:	strb	r0, [sp, #7]
   1b794:	b	1b7a4 <close@plt+0xa724>
   1b798:	movw	r0, #0
   1b79c:	and	r0, r0, #1
   1b7a0:	strb	r0, [sp, #7]
   1b7a4:	ldrb	r0, [sp, #7]
   1b7a8:	and	r0, r0, #1
   1b7ac:	add	sp, sp, #8
   1b7b0:	bx	lr
   1b7b4:	sub	sp, sp, #12
   1b7b8:	str	r0, [sp, #4]
   1b7bc:	ldr	r0, [sp, #4]
   1b7c0:	sub	r1, r0, #48	; 0x30
   1b7c4:	cmp	r1, #10
   1b7c8:	str	r0, [sp]
   1b7cc:	bcc	1b7fc <close@plt+0xa77c>
   1b7d0:	b	1b7d4 <close@plt+0xa754>
   1b7d4:	ldr	r0, [sp]
   1b7d8:	sub	r1, r0, #65	; 0x41
   1b7dc:	cmp	r1, #6
   1b7e0:	bcc	1b7fc <close@plt+0xa77c>
   1b7e4:	b	1b7e8 <close@plt+0xa768>
   1b7e8:	ldr	r0, [sp]
   1b7ec:	sub	r1, r0, #97	; 0x61
   1b7f0:	cmp	r1, #5
   1b7f4:	bhi	1b80c <close@plt+0xa78c>
   1b7f8:	b	1b7fc <close@plt+0xa77c>
   1b7fc:	movw	r0, #1
   1b800:	and	r0, r0, #1
   1b804:	strb	r0, [sp, #11]
   1b808:	b	1b818 <close@plt+0xa798>
   1b80c:	movw	r0, #0
   1b810:	and	r0, r0, #1
   1b814:	strb	r0, [sp, #11]
   1b818:	ldrb	r0, [sp, #11]
   1b81c:	and	r0, r0, #1
   1b820:	add	sp, sp, #12
   1b824:	bx	lr
   1b828:	sub	sp, sp, #8
   1b82c:	str	r0, [sp]
   1b830:	ldr	r0, [sp]
   1b834:	sub	r0, r0, #65	; 0x41
   1b838:	cmp	r0, #25
   1b83c:	bhi	1b858 <close@plt+0xa7d8>
   1b840:	b	1b844 <close@plt+0xa7c4>
   1b844:	ldr	r0, [sp]
   1b848:	sub	r0, r0, #65	; 0x41
   1b84c:	add	r0, r0, #97	; 0x61
   1b850:	str	r0, [sp, #4]
   1b854:	b	1b860 <close@plt+0xa7e0>
   1b858:	ldr	r0, [sp]
   1b85c:	str	r0, [sp, #4]
   1b860:	ldr	r0, [sp, #4]
   1b864:	add	sp, sp, #8
   1b868:	bx	lr
   1b86c:	sub	sp, sp, #8
   1b870:	str	r0, [sp]
   1b874:	ldr	r0, [sp]
   1b878:	sub	r0, r0, #97	; 0x61
   1b87c:	cmp	r0, #25
   1b880:	bhi	1b89c <close@plt+0xa81c>
   1b884:	b	1b888 <close@plt+0xa808>
   1b888:	ldr	r0, [sp]
   1b88c:	sub	r0, r0, #97	; 0x61
   1b890:	add	r0, r0, #65	; 0x41
   1b894:	str	r0, [sp, #4]
   1b898:	b	1b8a4 <close@plt+0xa824>
   1b89c:	ldr	r0, [sp]
   1b8a0:	str	r0, [sp, #4]
   1b8a4:	ldr	r0, [sp, #4]
   1b8a8:	add	sp, sp, #8
   1b8ac:	bx	lr
   1b8b0:	cmp	r3, #0
   1b8b4:	cmpeq	r2, #0
   1b8b8:	bne	1b8dc <close@plt+0xa85c>
   1b8bc:	cmp	r1, #0
   1b8c0:	movlt	r1, #-2147483648	; 0x80000000
   1b8c4:	movlt	r0, #0
   1b8c8:	blt	1b8d8 <close@plt+0xa858>
   1b8cc:	cmpeq	r0, #0
   1b8d0:	mvnne	r1, #-2147483648	; 0x80000000
   1b8d4:	mvnne	r0, #0
   1b8d8:	b	1b9c0 <close@plt+0xa940>
   1b8dc:	sub	sp, sp, #8
   1b8e0:	push	{sp, lr}
   1b8e4:	cmp	r1, #0
   1b8e8:	blt	1b908 <close@plt+0xa888>
   1b8ec:	cmp	r3, #0
   1b8f0:	blt	1b93c <close@plt+0xa8bc>
   1b8f4:	bl	1b9d0 <close@plt+0xa950>
   1b8f8:	ldr	lr, [sp, #4]
   1b8fc:	add	sp, sp, #8
   1b900:	pop	{r2, r3}
   1b904:	bx	lr
   1b908:	rsbs	r0, r0, #0
   1b90c:	sbc	r1, r1, r1, lsl #1
   1b910:	cmp	r3, #0
   1b914:	blt	1b960 <close@plt+0xa8e0>
   1b918:	bl	1b9d0 <close@plt+0xa950>
   1b91c:	ldr	lr, [sp, #4]
   1b920:	add	sp, sp, #8
   1b924:	pop	{r2, r3}
   1b928:	rsbs	r0, r0, #0
   1b92c:	sbc	r1, r1, r1, lsl #1
   1b930:	rsbs	r2, r2, #0
   1b934:	sbc	r3, r3, r3, lsl #1
   1b938:	bx	lr
   1b93c:	rsbs	r2, r2, #0
   1b940:	sbc	r3, r3, r3, lsl #1
   1b944:	bl	1b9d0 <close@plt+0xa950>
   1b948:	ldr	lr, [sp, #4]
   1b94c:	add	sp, sp, #8
   1b950:	pop	{r2, r3}
   1b954:	rsbs	r0, r0, #0
   1b958:	sbc	r1, r1, r1, lsl #1
   1b95c:	bx	lr
   1b960:	rsbs	r2, r2, #0
   1b964:	sbc	r3, r3, r3, lsl #1
   1b968:	bl	1b9d0 <close@plt+0xa950>
   1b96c:	ldr	lr, [sp, #4]
   1b970:	add	sp, sp, #8
   1b974:	pop	{r2, r3}
   1b978:	rsbs	r2, r2, #0
   1b97c:	sbc	r3, r3, r3, lsl #1
   1b980:	bx	lr
   1b984:	cmp	r3, #0
   1b988:	cmpeq	r2, #0
   1b98c:	bne	1b9a4 <close@plt+0xa924>
   1b990:	cmp	r1, #0
   1b994:	cmpeq	r0, #0
   1b998:	mvnne	r1, #0
   1b99c:	mvnne	r0, #0
   1b9a0:	b	1b9c0 <close@plt+0xa940>
   1b9a4:	sub	sp, sp, #8
   1b9a8:	push	{sp, lr}
   1b9ac:	bl	1b9d0 <close@plt+0xa950>
   1b9b0:	ldr	lr, [sp, #4]
   1b9b4:	add	sp, sp, #8
   1b9b8:	pop	{r2, r3}
   1b9bc:	bx	lr
   1b9c0:	push	{r1, lr}
   1b9c4:	mov	r0, #8
   1b9c8:	bl	10e40 <raise@plt>
   1b9cc:	pop	{r1, pc}
   1b9d0:	cmp	r1, r3
   1b9d4:	cmpeq	r0, r2
   1b9d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b9dc:	mov	r4, r0
   1b9e0:	movcc	r0, #0
   1b9e4:	mov	r5, r1
   1b9e8:	ldr	lr, [sp, #36]	; 0x24
   1b9ec:	movcc	r1, r0
   1b9f0:	bcc	1baec <close@plt+0xaa6c>
   1b9f4:	cmp	r3, #0
   1b9f8:	clzeq	ip, r2
   1b9fc:	clzne	ip, r3
   1ba00:	addeq	ip, ip, #32
   1ba04:	cmp	r5, #0
   1ba08:	clzeq	r1, r4
   1ba0c:	addeq	r1, r1, #32
   1ba10:	clzne	r1, r5
   1ba14:	sub	ip, ip, r1
   1ba18:	sub	sl, ip, #32
   1ba1c:	lsl	r9, r3, ip
   1ba20:	rsb	fp, ip, #32
   1ba24:	orr	r9, r9, r2, lsl sl
   1ba28:	orr	r9, r9, r2, lsr fp
   1ba2c:	lsl	r8, r2, ip
   1ba30:	cmp	r5, r9
   1ba34:	cmpeq	r4, r8
   1ba38:	movcc	r0, #0
   1ba3c:	movcc	r1, r0
   1ba40:	bcc	1ba5c <close@plt+0xa9dc>
   1ba44:	mov	r0, #1
   1ba48:	subs	r4, r4, r8
   1ba4c:	lsl	r1, r0, sl
   1ba50:	orr	r1, r1, r0, lsr fp
   1ba54:	lsl	r0, r0, ip
   1ba58:	sbc	r5, r5, r9
   1ba5c:	cmp	ip, #0
   1ba60:	beq	1baec <close@plt+0xaa6c>
   1ba64:	lsr	r6, r8, #1
   1ba68:	orr	r6, r6, r9, lsl #31
   1ba6c:	lsr	r7, r9, #1
   1ba70:	mov	r2, ip
   1ba74:	b	1ba98 <close@plt+0xaa18>
   1ba78:	subs	r3, r4, r6
   1ba7c:	sbc	r8, r5, r7
   1ba80:	adds	r3, r3, r3
   1ba84:	adc	r8, r8, r8
   1ba88:	adds	r4, r3, #1
   1ba8c:	adc	r5, r8, #0
   1ba90:	subs	r2, r2, #1
   1ba94:	beq	1bab4 <close@plt+0xaa34>
   1ba98:	cmp	r5, r7
   1ba9c:	cmpeq	r4, r6
   1baa0:	bcs	1ba78 <close@plt+0xa9f8>
   1baa4:	adds	r4, r4, r4
   1baa8:	adc	r5, r5, r5
   1baac:	subs	r2, r2, #1
   1bab0:	bne	1ba98 <close@plt+0xaa18>
   1bab4:	lsr	r3, r4, ip
   1bab8:	orr	r3, r3, r5, lsl fp
   1babc:	lsr	r2, r5, ip
   1bac0:	orr	r3, r3, r5, lsr sl
   1bac4:	adds	r0, r0, r4
   1bac8:	mov	r4, r3
   1bacc:	lsl	r3, r2, ip
   1bad0:	orr	r3, r3, r4, lsl sl
   1bad4:	lsl	ip, r4, ip
   1bad8:	orr	r3, r3, r4, lsr fp
   1badc:	adc	r1, r1, r5
   1bae0:	subs	r0, r0, ip
   1bae4:	mov	r5, r2
   1bae8:	sbc	r1, r1, r3
   1baec:	cmp	lr, #0
   1baf0:	strdne	r4, [lr]
   1baf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1baf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bafc:	mov	r7, r0
   1bb00:	ldr	r6, [pc, #72]	; 1bb50 <close@plt+0xaad0>
   1bb04:	ldr	r5, [pc, #72]	; 1bb54 <close@plt+0xaad4>
   1bb08:	add	r6, pc, r6
   1bb0c:	add	r5, pc, r5
   1bb10:	sub	r6, r6, r5
   1bb14:	mov	r8, r1
   1bb18:	mov	r9, r2
   1bb1c:	bl	10dfc <fdopen@plt-0x20>
   1bb20:	asrs	r6, r6, #2
   1bb24:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bb28:	mov	r4, #0
   1bb2c:	add	r4, r4, #1
   1bb30:	ldr	r3, [r5], #4
   1bb34:	mov	r2, r9
   1bb38:	mov	r1, r8
   1bb3c:	mov	r0, r7
   1bb40:	blx	r3
   1bb44:	cmp	r6, r4
   1bb48:	bne	1bb2c <close@plt+0xaaac>
   1bb4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bb50:	strdeq	r1, [r1], -ip
   1bb54:	strdeq	r1, [r1], -r4
   1bb58:	bx	lr
   1bb5c:	ldr	r3, [pc, #12]	; 1bb70 <close@plt+0xaaf0>
   1bb60:	mov	r1, #0
   1bb64:	add	r3, pc, r3
   1bb68:	ldr	r2, [r3]
   1bb6c:	b	10fcc <__cxa_atexit@plt>
   1bb70:	andeq	r1, r1, r8, ror r5

Disassembly of section .fini:

0001bb74 <.fini>:
   1bb74:	push	{r3, lr}
   1bb78:	pop	{r3, pc}
