(PCB Esquematico
 (parser
  (host_cad ARES)
  (host_version 8.12 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -60.30160 29.69840 -13.99840 77.70160))
  (boundary (path signal 0.20320 -60.20000 29.80000 -14.10000 29.80000 -14.10000 77.60000
   -60.20000 77.60000 -60.20000 29.80000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "TBLOCK-I2_J3" (place J3 -33.01000 73.32000 front 270))
  (component "CONN-SIL4_J1" (place J1 -49.04000 63.39000 front 270))
  (component "CONN-SIL4_J2" (place J2 -49.07000 53.18000 front 270))
  (component "TBLOCK-I3_J4" (place J4 -33.05000 61.79000 front 270))
  (component "TBLOCK-I3_J5" (place J5 -33.05000 46.05000 front 270))
 )
 (library
  (image "TBLOCK-I2_J3" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
  )
  (image "CONN-SIL4_J1" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 1.37160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
  )
  (image "CONN-SIL4_J2" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 1.37160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
  )
  (image "TBLOCK-I3_J4" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image "TBLOCK-I3_J5" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I1 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I2 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I3 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I4 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I5 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I6 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I7 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I8 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I9 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I10 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I11 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I12 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I13 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect I14 -1.77800 -4.31800 1.77800 4.31800))
   (shape (rect BOT -1.77800 -4.31800 1.77800 4.31800))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-0 J1-0)
  )
  (net "#00001"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1 J4-0)
  )
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-1 J1-2)
  )
  (net "#00003"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3 J4-1)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-0 J4-2)
  )
  (net "#00005"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-1 J5-0)
  )
  (net "#00006"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-2 J5-1)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-3 J5-2)
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00002"
   "#00003"
   "#00004"
   "#00005"
   "#00006"
   "#00007"
   "{NC}"
   "{VOID}"
   (rule
    (width 1.01600)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
