VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml log2_32b_syn.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: log2_32b_syn.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.1 MiB, delta_rss +2.5 MiB)

Timing analysis: ON
Circuit netlist file: log2_32b_syn.pre-vpr.net
Circuit placement file: log2_32b_syn.pre-vpr.place
Circuit routing file: log2_32b_syn.pre-vpr.route
Circuit SDC file: log2_32b_syn.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 25.3 MiB, delta_rss +8.2 MiB)
Circuit file: log2_32b_syn.pre-vpr.blif
# Load circuit
# Load circuit took 0.13 seconds (max_rss 42.4 MiB, delta_rss +17.1 MiB)
# Clean circuit
Absorbed 6 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.01 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 8283
    .input :      32
    .output:      32
    6-LUT  :    8219
  Nets  : 8251
    Avg Fanout:     4.5
    Max Fanout:   297.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net clk found in activity file, but it does not exist in the .blif file.
Warning 3: Net rst found in activity file, but it does not exist in the .blif file.
Warning 4: Net result~0 found in activity file, but it does not exist in the .blif file.
Warning 5: Net result~1 found in activity file, but it does not exist in the .blif file.
Warning 6: Net result~2 found in activity file, but it does not exist in the .blif file.
Warning 7: Net result~3 found in activity file, but it does not exist in the .blif file.
Warning 8: Net result~4 found in activity file, but it does not exist in the .blif file.
Warning 9: Net result~5 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.02 seconds (max_rss 43.0 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 45302
  Timing Graph Edges: 74070
  Timing Graph Levels: 134
# Build Timing Graph took 0.10 seconds (max_rss 51.0 MiB, delta_rss +8.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'log2_32b_syn.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 51.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'log2_32b_syn.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 8283, total nets: 8251, total inputs: 32, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   331/8283      3%                           21     8 x 8     
Failed route at end, repack cluster trying detailed routing at each stage.
   662/8283      7%                           43    10 x 10    
   993/8283     11%                           65    12 x 12    
  1324/8283     15%                           86    13 x 13    
  1655/8283     19%                          109    15 x 15    
  1986/8283     23%                          131    16 x 16    
  2317/8283     27%                          154    17 x 17    
  2648/8283     31%                          176    18 x 18    
  2979/8283     35%                          198    19 x 19    
  3310/8283     39%                          220    19 x 19    
  3641/8283     43%                          243    21 x 21    
  3972/8283     47%                          263    21 x 21    
  4303/8283     51%                          285    22 x 22    
  4634/8283     55%                          307    23 x 23    
  4965/8283     59%                          328    23 x 23    
  5296/8283     63%                          350    24 x 24    
  5627/8283     67%                          372    25 x 25    
  5958/8283     71%                          395    26 x 26    
  6289/8283     75%                          420    26 x 26    
  6620/8283     79%                          446    27 x 27    
  6951/8283     83%                          470    27 x 27    
  7282/8283     87%                          497    29 x 29    
  7613/8283     91%                          526    29 x 29    
  7944/8283     95%                          558    30 x 30    
  8275/8283     99%                          661    31 x 31    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 5688
  LEs used for logic and registers    : 0
  LEs used for logic only             : 5688
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0013886 sec
Full Max Req/Worst Slack updates 1 in 6.1e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0030723 sec
FPGA sized to 31 x 31 (auto)
Device Utilization: 0.65 (target 1.00)
	Block Utilization: 0.07 Type: io
	Block Utilization: 0.97 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        621                                35.1433                      7.84863   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3345 out of 8251 nets, 4906 nets not absorbed.

Netlist conversion complete.

# Packing took 9.03 seconds (max_rss 113.9 MiB, delta_rss +62.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'log2_32b_syn.pre-vpr.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.992304 seconds).
Warning 10: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 1.04 seconds (max_rss 147.2 MiB, delta_rss +33.3 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 64
   inpad          : 32
   outpad         : 32
  clb             : 621
   fle            : 5688
    lut5inter     : 2762
     ble5         : 5293
      flut5       : 5293
       lut5       : 5293
        lut       : 5293
    ble6          : 2926
     lut6         : 2926
      lut         : 2926

# Create Device
## Build Device Grid
FPGA sized to 31 x 31: 961 grid tiles (auto)

Resource usage...
	Netlist
		64	blocks of type: io
	Architecture
		928	blocks of type: io
	Netlist
		621	blocks of type: clb
	Architecture
		638	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		21	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		16	blocks of type: memory

Device Utilization: 0.65 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.97 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 147.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:56234
OPIN->CHANX/CHANY edge count before creating direct connections: 324480
OPIN->CHANX/CHANY edge count after creating direct connections: 325096
CHAN->CHAN type edge count:1791784
## Build routing resource graph took 2.07 seconds (max_rss 174.3 MiB, delta_rss +27.1 MiB)
  RR Graph Nodes: 177844
  RR Graph Edges: 2173114
# Create Device took 2.19 seconds (max_rss 174.3 MiB, delta_rss +27.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 4.40 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 12: Found no more ample locations for SOURCE in io
Warning 13: Found no more ample locations for OPIN in io
Warning 14: Found no more ample locations for SOURCE in clb
Warning 15: Found no more ample locations for OPIN in clb
Warning 16: Found no more ample locations for SOURCE in mult_36
Warning 17: Found no more ample locations for OPIN in mult_36
Warning 18: Found no more ample locations for SOURCE in memory
Warning 19: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.04 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 4.44 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 21856 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 175638

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 878.19 td_cost: 1.45038e-05
Initial placement estimated Critical Path Delay (CPD): 86.7576 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2190.74 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -86.7576 ns

Initial placement estimated setup slack histogram:
[ -8.7e-08: -7.8e-08) 26 ( 81.2%) |************************************************
[ -7.8e-08:   -7e-08)  0 (  0.0%) |
[   -7e-08: -6.1e-08)  0 (  0.0%) |
[ -6.1e-08: -5.2e-08)  0 (  0.0%) |
[ -5.2e-08: -4.4e-08)  0 (  0.0%) |
[ -4.4e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -1.8e-08)  0 (  0.0%) |
[ -1.8e-08: -9.2e-09)  0 (  0.0%) |
[ -9.2e-09: -6.2e-10)  6 ( 18.8%) |***********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3018
Warning 20: Starting t: 245 of 685 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 3.1e-04   0.944     763.69 1.287e-05   84.651  -2.11e+03  -84.651   0.539  0.0328   30.0     1.00      3018  0.200
   2    0.1 3.0e-04   0.950     669.66 1.1414e-05  74.298  -1.88e+03  -74.298   0.473  0.0249   30.0     1.00      6036  0.950
   3    0.1 2.8e-04   0.966     610.91 1.0811e-05  69.377  -1.75e+03  -69.377   0.435  0.0154   30.0     1.00      9054  0.950
   4    0.1 2.7e-04   0.983     586.97 1.0542e-05  68.693  -1.71e+03  -68.693   0.418  0.0099   29.9     1.04     12072  0.950
   5    0.1 2.5e-04   0.983     565.33 9.731e-06   67.530  -1.69e+03  -67.530   0.396  0.0091   29.2     1.19     15090  0.950
   6    0.1 2.4e-04   0.999     550.26 9.3723e-06  61.693  -1.54e+03  -61.693   0.345  0.0018   27.9     1.50     18108  0.950
   7    0.1 2.3e-04   0.977     536.68 7.9558e-06  65.450  -1.62e+03  -65.450   0.373  0.0126   25.3     2.14     21126  0.950
   8    0.1 2.2e-04   0.979     517.41 7.4525e-06  59.238  -1.47e+03  -59.238   0.345  0.0089   23.6     2.55     24144  0.950
   9    0.1 2.1e-04   0.985     503.23 6.7569e-06  57.843  -1.45e+03  -57.843   0.326  0.0075   21.3     3.09     27162  0.950
  10    0.1 2.0e-04   0.988     493.03 6.0842e-06  59.244  -1.47e+03  -59.244   0.304  0.0061   18.9     3.68     30180  0.950
  11    0.1 1.9e-04   0.993     486.20 5.739e-06   57.056  -1.43e+03  -57.056   0.286  0.0038   16.3     4.30     33198  0.950
  12    0.1 1.8e-04   0.992     479.45 5.3204e-06  56.203  -1.41e+03  -56.203   0.283  0.0031   13.8     4.91     36216  0.950
  13    0.1 1.7e-04   0.992     477.29 5.0817e-06  56.392   -1.4e+03  -56.392   0.280  0.0046   11.7     5.43     39234  0.950
  14    0.1 1.6e-04   0.992     470.85 4.9741e-06  54.229  -1.36e+03  -54.229   0.248  0.0021    9.8     5.88     42252  0.950
  15    0.1 1.5e-04   0.994     470.57 4.6805e-06  53.920  -1.35e+03  -53.920   0.272  0.0029    7.9     6.33     45270  0.950
  16    0.1 1.4e-04   0.994     465.40 4.6037e-06  53.871  -1.35e+03  -53.871   0.261  0.0030    6.6     6.65     48288  0.950
  17    0.1 1.4e-04   0.995     463.20 4.322e-06   54.591  -1.37e+03  -54.591   0.245  0.0040    5.4     6.94     51306  0.950
  18    0.1 1.3e-04   0.988     454.19 4.1921e-06  54.005  -1.35e+03  -54.005   0.368  0.0041    4.3     7.19     54324  0.950
  19    0.1 1.2e-04   0.998     453.35 4.1362e-06  54.159  -1.36e+03  -54.159   0.351  0.0018    4.0     7.27     57342  0.950
  20    0.1 1.2e-04   0.996     449.54 4.0885e-06  53.615  -1.34e+03  -53.615   0.370  0.0020    3.7     7.35     60360  0.950
  21    0.1 1.1e-04   0.995     446.49 4.096e-06   53.579  -1.34e+03  -53.579   0.337  0.0023    3.4     7.42     63378  0.950
  22    0.1 1.1e-04   0.999     445.54 4.0656e-06  53.441  -1.33e+03  -53.441   0.349  0.0009    3.1     7.50     66396  0.950
  23    0.1 1.0e-04   0.996     442.35 4.0752e-06  52.835  -1.32e+03  -52.835   0.420  0.0027    2.8     7.57     69414  0.950
  24    0.1 9.6e-05   0.996     439.07 4.0161e-06  52.400  -1.32e+03  -52.400   0.408  0.0017    2.7     7.58     72432  0.950
  25    0.1 9.1e-05   0.996     438.28 4.066e-06   52.079   -1.3e+03  -52.079   0.379  0.0010    2.6     7.60     75450  0.950
  26    0.1 8.6e-05   0.995     436.28 3.9877e-06  51.941   -1.3e+03  -51.941   0.363  0.0020    2.5     7.64     78468  0.950
  27    0.1 8.2e-05   0.995     434.68 4.0941e-06  51.259  -1.27e+03  -51.259   0.345  0.0023    2.3     7.69     81486  0.950
  28    0.1 7.8e-05   0.998     433.74 3.9989e-06  50.922  -1.28e+03  -50.922   0.344  0.0012    2.1     7.74     84504  0.950
  29    0.1 7.4e-05   0.996     431.83 3.962e-06   51.113  -1.28e+03  -51.113   0.439  0.0017    1.9     7.79     87522  0.950
  30    0.1 7.0e-05   0.998     430.29 3.9315e-06  51.690  -1.29e+03  -51.690   0.439  0.0009    1.9     7.79     90540  0.950
  31    0.1 6.7e-05   0.996     428.69 3.9171e-06  51.083  -1.28e+03  -51.083   0.414  0.0010    1.9     7.79     93558  0.950
  32    0.1 6.3e-05   0.997     427.71 3.988e-06   51.349  -1.27e+03  -51.349   0.404  0.0016    1.8     7.80     96576  0.950
  33    0.1 6.0e-05   0.998     425.98 4.0123e-06  50.516  -1.27e+03  -50.516   0.377  0.0008    1.8     7.82     99594  0.950
  34    0.1 5.7e-05   0.997     424.32 3.9684e-06  50.455  -1.26e+03  -50.455   0.367  0.0012    1.6     7.84    102612  0.950
  35    0.1 5.4e-05   0.999     423.04 3.9676e-06  51.067  -1.27e+03  -51.067   0.346  0.0007    1.5     7.87    105630  0.950
  36    0.1 5.2e-05   0.998     422.27 3.9989e-06  50.294  -1.25e+03  -50.294   0.338  0.0007    1.4     7.91    108648  0.950
  37    0.1 4.9e-05   0.998     421.24 3.9432e-06  50.106  -1.25e+03  -50.106   0.312  0.0009    1.2     7.94    111666  0.950
  38    0.1 4.7e-05   0.999     419.80 3.9701e-06  49.918  -1.25e+03  -49.918   0.305  0.0008    1.1     7.98    114684  0.950
  39    0.1 4.4e-05   0.999     419.84 3.9623e-06  49.898  -1.25e+03  -49.898   0.297  0.0005    1.0     8.00    117702  0.950
  40    0.1 4.2e-05   0.998     418.37 4.0074e-06  49.511  -1.24e+03  -49.511   0.270  0.0005    1.0     8.00    120720  0.950
  41    0.1 4.0e-05   0.999     418.26 3.9447e-06  49.881  -1.24e+03  -49.881   0.268  0.0007    1.0     8.00    123738  0.950
  42    0.1 3.8e-05   1.000     418.03 3.9336e-06  49.568  -1.24e+03  -49.568   0.251  0.0007    1.0     8.00    126756  0.950
  43    0.1 3.6e-05   0.999     418.76 3.958e-06   49.414  -1.24e+03  -49.414   0.245  0.0004    1.0     8.00    129774  0.950
  44    0.1 3.4e-05   0.998     418.44 4.033e-06   49.128  -1.23e+03  -49.128   0.247  0.0010    1.0     8.00    132792  0.950
  45    0.1 3.3e-05   0.999     417.50 3.9743e-06  49.406  -1.23e+03  -49.406   0.211  0.0006    1.0     8.00    135810  0.950
  46    0.1 3.1e-05   0.999     416.91 3.8276e-06  50.099  -1.25e+03  -50.099   0.213  0.0006    1.0     8.00    138828  0.950
  47    0.1 2.9e-05   0.999     416.75 3.8403e-06  49.995  -1.25e+03  -49.995   0.186  0.0003    1.0     8.00    141846  0.950
  48    0.1 2.8e-05   1.000     416.73 3.9171e-06  49.658  -1.24e+03  -49.658   0.184  0.0002    1.0     8.00    144864  0.950
  49    0.1 2.7e-05   0.999     416.23 3.9757e-06  49.053  -1.23e+03  -49.053   0.172  0.0004    1.0     8.00    147882  0.950
  50    0.1 2.5e-05   0.999     415.64 3.9201e-06  49.240  -1.23e+03  -49.240   0.170  0.0004    1.0     8.00    150900  0.950
  51    0.1 2.4e-05   0.999     414.92 3.8243e-06  49.477  -1.24e+03  -49.477   0.151  0.0002    1.0     8.00    153918  0.950
  52    0.1 2.3e-05   1.000     414.75 3.9257e-06  49.197  -1.23e+03  -49.197   0.134  0.0003    1.0     8.00    156936  0.950
  53    0.1 1.8e-05   0.999     414.38 3.9601e-06  49.379  -1.24e+03  -49.379   0.131  0.0004    1.0     8.00    159954  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=414.725, TD costs=3.96293e-06, CPD= 49.133 (ns) 
  54    0.1 1.5e-05   0.999     414.25 3.9625e-06  49.133  -1.23e+03  -49.133   0.084  0.0003    1.0     8.00    162972  0.800
  55    0.1 1.2e-05   0.999     413.76 3.8857e-06  49.287  -1.23e+03  -49.287   0.072  0.0004    1.0     8.00    165990  0.800
Checkpoint saved: bb_costs=413.614, TD costs=3.9391e-06, CPD= 49.007 (ns) 
  56    0.1 9.3e-06   1.000     413.60 3.9364e-06  49.007  -1.23e+03  -49.007   0.050  0.0001    1.0     8.00    169008  0.800
  57    0.1 7.5e-06   1.000     413.67 3.947e-06   49.079  -1.23e+03  -49.079   0.042  0.0001    1.0     8.00    172026  0.800
Checkpoint saved: bb_costs=413.612, TD costs=3.97552e-06, CPD= 48.830 (ns) 
  58    0.1 6.0e-06   1.000     413.55 3.9737e-06  48.830  -1.22e+03  -48.830   0.040  0.0002    1.0     8.00    175044  0.800
  59    0.1 4.8e-06   1.000     413.43 3.9863e-06  48.859  -1.22e+03  -48.859   0.028  0.0001    1.0     8.00    178062  0.800
  60    0.1 3.8e-06   1.000     413.32 3.9529e-06  48.994  -1.23e+03  -48.994   0.026  0.0001    1.0     8.00    181080  0.800
  61    0.1 3.1e-06   1.000     413.29 3.9594e-06  48.862  -1.22e+03  -48.862   0.017  0.0001    1.0     8.00    184098  0.800
Checkpoint saved: bb_costs=413.214, TD costs=4.0095e-06, CPD= 48.707 (ns) 
  62    0.1 2.4e-06   1.000     413.28 4.0077e-06  48.707  -1.22e+03  -48.707   0.015  0.0001    1.0     8.00    187116  0.800
  63    0.1 2.0e-06   1.000     413.27 4.0061e-06  48.729  -1.22e+03  -48.729   0.011  0.0000    1.0     8.00    190134  0.800
Checkpoint saved: bb_costs=413.184, TD costs=4.0235e-06, CPD= 48.564 (ns) 
  64    0.1 1.6e-06   1.000     413.14 4.0233e-06  48.564  -1.22e+03  -48.564   0.009  0.0000    1.0     8.00    193152  0.800
  65    0.1 1.3e-06   1.000     413.10 4.0224e-06  48.564  -1.22e+03  -48.564   0.004  0.0000    1.0     8.00    196170  0.800
  66    0.1 0.0e+00   1.000     413.15 4.005e-06   48.693  -1.22e+03  -48.693   0.004  0.0001    1.0     8.00    199188  0.800
## Placement Quench took 0.09 seconds (max_rss 174.3 MiB)
post-quench CPD = 48.6931 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 82637

Completed placement consistency check successfully.

Swaps called: 199873

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 48.5638 ns, Fmax: 20.5915 MHz
Placement estimated setup Worst Negative Slack (sWNS): -48.5638 ns
Placement estimated setup Total Negative Slack (sTNS): -1215.63 ns

Placement estimated setup slack histogram:
[ -4.9e-08: -4.4e-08) 26 ( 81.2%) |************************************************
[ -4.4e-08: -3.9e-08)  0 (  0.0%) |
[ -3.9e-08: -3.4e-08)  0 (  0.0%) |
[ -3.4e-08: -2.9e-08)  0 (  0.0%) |
[ -2.9e-08: -2.4e-08)  0 (  0.0%) |
[ -2.4e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08: -9.9e-09)  0 (  0.0%) |
[ -9.9e-09:   -5e-09)  0 (  0.0%) |
[   -5e-09: -1.9e-10)  6 ( 18.8%) |***********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 413.184, td_cost: 4.0235e-06, 

Placement resource usage:
  io  implemented as io : 64
  clb implemented as clb: 621

Placement number of temperatures: 66
Placement total # of swap attempts: 199873
	Swaps accepted:  51959 (26.0 %)
	Swaps rejected: 143416 (71.8 %)
	Swaps aborted:   4498 ( 2.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                2.18             66.05           33.95          0.00         
                   Median                 2.13             43.19           15.61          41.20        
                   Centroid               2.15             59.09           22.74          18.16        
                   W. Centroid            2.14             61.30           21.46          17.24        
                   W. Median              0.24             10.90           44.23          44.86        
                   Crit. Uniform          0.03             5.66            94.34          0.00         
                   Feasible Region        0.03             3.77            88.68          7.55         

clb                Uniform                20.85            17.75           82.25          0.00         
                   Median                 20.67            30.07           67.88          2.05         
                   Centroid               20.68            25.31           74.65          0.04         
                   W. Centroid            20.80            27.60           72.37          0.03         
                   W. Median              2.56             2.72            94.84          2.44         
                   Crit. Uniform          2.77             1.27            98.73          0.00         
                   Feasible Region        2.78             0.95            98.94          0.11         


Placement Quench timing analysis took 0.0202057 seconds (0.0167925 STA, 0.0034132 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 1.72267 seconds (1.43557 STA, 0.287104 slack) (69 full updates: 69 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 6.93 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)    44 (  0.2%) |
[      0.1:      0.2)   492 (  2.3%) |**
[      0.2:      0.3)   947 (  4.3%) |****
[      0.3:      0.4)  1084 (  5.0%) |*****
[      0.4:      0.5)   937 (  4.3%) |****
[      0.5:      0.6)   971 (  4.4%) |****
[      0.6:      0.7)  1245 (  5.7%) |*****
[      0.7:      0.8)  1673 (  7.7%) |*******
[      0.8:      0.9)  3701 ( 16.9%) |***************
[      0.9:        1) 10762 ( 49.2%) |*********************************************
## Initializing router criticalities took 0.35 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.3     0.0    0 1276174    4906   21856   11191 ( 6.293%)  127073 (36.5%)   51.352     -1287.    -51.352      0.000      0.000      N/A
Incr Slack updates 69 in 0.0854027 sec
Full Max Req/Worst Slack updates 49 in 0.0003344 sec
Incr Max Req/Worst Slack updates 20 in 0.0002837 sec
Incr Criticality updates 2 in 0.0048189 sec
Full Criticality updates 67 in 0.187553 sec
   2    0.3     0.5   18 1163777    4144   20047    8697 ( 4.890%)  126478 (36.3%)   51.158     -1282.    -51.158      0.000      0.000      N/A
   3    0.3     0.6    6 1131158    3794   18147    8016 ( 4.507%)  127480 (36.6%)   51.492     -1291.    -51.492      0.000      0.000      N/A
   4    0.3     0.8    6 1180605    3649   17587    7544 ( 4.242%)  128418 (36.9%)   51.405     -1289.    -51.405      0.000      0.000      N/A
   5    0.3     1.1    3 1249793    3508   17242    6806 ( 3.827%)  130471 (37.5%)   51.389     -1288.    -51.389      0.000      0.000      N/A
   6    0.3     1.4   12 1270494    3290   16447    6020 ( 3.385%)  131069 (37.7%)   51.384     -1288.    -51.384      0.000      0.000      N/A
   7    0.3     1.9    6 1282231    3090   15402    5321 ( 2.992%)  133154 (38.3%)   51.233     -1284.    -51.233      0.000      0.000      N/A
   8    0.3     2.4   12 1281462    2833   14285    4455 ( 2.505%)  135031 (38.8%)   51.246     -1284.    -51.246      0.000      0.000      N/A
   9    0.3     3.1   19 1324223    2669   13401    3701 ( 2.081%)  137610 (39.5%)   51.237     -1284.    -51.237      0.000      0.000      N/A
  10    0.3     4.1   21 1264011    2362   12048    2964 ( 1.667%)  140467 (40.4%)   51.245     -1284.    -51.245      0.000      0.000       63
  11    0.3     5.3   20 1287679    2147   10954    2300 ( 1.293%)  143356 (41.2%)   51.243     -1284.    -51.243      0.000      0.000       55
  12    0.3     6.9   15 1149083    1873    9830    1644 ( 0.924%)  145712 (41.9%)   51.232     -1284.    -51.232      0.000      0.000       51
  13    0.3     9.0   16 1026231    1656    8855    1139 ( 0.640%)  147627 (42.4%)   51.237     -1284.    -51.237      0.000      0.000       44
  14    0.2    11.6   11  904488    1441    7877     764 ( 0.430%)  149835 (43.1%)   51.237     -1284.    -51.237      0.000      0.000       41
  15    0.2    15.1    8  807356    1296    7292     502 ( 0.282%)  151120 (43.4%)   51.218     -1284.    -51.218      0.000      0.000       37
  16    0.2    19.7    5  789169    1241    6991     318 ( 0.179%)  152095 (43.7%)   51.218     -1284.    -51.218      0.000      0.000       35
  17    0.2    25.6    7  692344    1193    6661     197 ( 0.111%)  152789 (43.9%)   51.228     -1284.    -51.228      0.000      0.000       33
  18    0.2    33.3    4  720038    1174    6617     137 ( 0.077%)  153391 (44.1%)   51.238     -1284.    -51.238      0.000      0.000       32
  19    0.2    43.3   10  700579    1147    6533      72 ( 0.040%)  153840 (44.2%)   51.238     -1284.    -51.238      0.000      0.000       31
  20    0.2    56.2    3  703647    1140    6475      42 ( 0.024%)  154011 (44.3%)   51.238     -1284.    -51.238      0.000      0.000       30
  21    0.2    73.1    3  680471    1143    6476      22 ( 0.012%)  154110 (44.3%)   51.238     -1284.    -51.238      0.000      0.000       29
  22    0.2    95.0    3  681573    1141    6463       9 ( 0.005%)  154246 (44.3%)   51.238     -1284.    -51.238      0.000      0.000       28
  23    0.2   123.5    1  692540    1141    6460       4 ( 0.002%)  154285 (44.3%)   51.238     -1284.    -51.238      0.000      0.000       27
  24    0.2   160.6    0  688435    1141    6460       3 ( 0.002%)  154342 (44.4%)   51.238     -1284.    -51.238      0.000      0.000       27
  25    0.2   208.8    0  687624    1141    6459       1 ( 0.001%)  154363 (44.4%)   51.238     -1284.    -51.238      0.000      0.000       26
  26    0.2   271.4    0  687289    1141    6460       0 ( 0.000%)  154378 (44.4%)   51.238     -1284.    -51.238      0.000      0.000       26
Restoring best routing
Critical path: 51.2382 ns
Successfully routed after 26 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    24 (  0.1%) |
[      0.1:      0.2)   459 (  2.1%) |**
[      0.2:      0.3)  1024 (  4.7%) |*****
[      0.3:      0.4)  1130 (  5.2%) |*****
[      0.4:      0.5)   935 (  4.3%) |****
[      0.5:      0.6)  1036 (  4.7%) |*****
[      0.6:      0.7)  1313 (  6.0%) |******
[      0.7:      0.8)  1658 (  7.6%) |*******
[      0.8:      0.9)  4202 ( 19.2%) |*******************
[      0.9:        1) 10075 ( 46.1%) |*********************************************
Router Stats: total_nets_routed: 55401 total_connections_routed: 283325 total_heap_pushes: 25322474 total_heap_pops: 4116924 
# Routing took 7.33 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.04 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1280222147
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
Found 25281 mismatches between routing and packing results.
Fixed 20164 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.36 seconds (max_rss 174.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        621                                35.1433                      7.84863   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3345 out of 8251 nets, 4906 nets not absorbed.


Average number of bends per net: 3.45271  Maximum # of bends: 110

Number of global nets: 0
Number of routed nets (nonglobal): 4906
Wire length results (in units of 1 clb segments)...
	Total wirelength: 154378, average net length: 31.4672
	Maximum net length: 909

Wire length results in terms of physical segments...
	Total wiring segments used: 39950, average wire segments per net: 8.14309
	Maximum segments used by a net: 233
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  26 (  1.4%) |***
[      0.7:      0.8) 300 ( 16.7%) |******************************
[      0.5:      0.6) 168 (  9.3%) |*****************
[      0.4:      0.5) 470 ( 26.1%) |***********************************************
[      0.3:      0.4) 412 ( 22.9%) |*****************************************
[      0.2:      0.3) 194 ( 10.8%) |*******************
[      0.1:      0.2) 118 (  6.6%) |************
[        0:      0.1) 112 (  6.2%) |***********
Maximum routing channel utilization:      0.83 at (22,8)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      90  44.323      200
                         1     125  68.226      200
                         2     136  82.548      200
                         3     151  93.161      200
                         4     152  93.742      200
                         5     157 101.226      200
                         6     164 101.290      200
                         7     163 105.839      200
                         8     166 104.194      200
                         9     164  99.871      200
                        10     165 103.548      200
                        11     160 100.194      200
                        12     156  98.194      200
                        13     161  98.516      200
                        14     153  95.548      200
                        15     155  95.129      200
                        16     142  92.645      200
                        17     138  93.742      200
                        18     124  83.129      200
                        19     100  75.484      200
                        20     103  75.903      200
                        21      94  68.774      200
                        22     106  68.323      200
                        23      98  69.613      200
                        24      97  67.935      200
                        25      91  67.032      200
                        26      80  59.516      200
                        27      81  54.387      200
                        28      72  46.968      200
                        29      42  25.290      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      56  24.613      200
                         1      68  36.226      200
                         2      62  39.097      200
                         3     112  81.645      200
                         4     117  81.548      200
                         5      81  57.710      200
                         6      84  56.129      200
                         7     132  91.677      200
                         8     119  86.903      200
                         9     101  64.355      200
                        10     104  70.065      200
                        11     138  94.419      200
                        12     140  94.871      200
                        13     124  79.516      200
                        14     119  75.774      200
                        15     159 105.323      200
                        16     170 109.355      200
                        17     169  98.226      200
                        18     160  93.323      200
                        19     176 112.065      200
                        20     168 110.387      200
                        21     170  99.032      200
                        22     170  96.000      200
                        23     169 112.290      200
                        24     177 117.613      200
                        25     158  95.097      200
                        26     165  93.516      200
                        27     167 102.258      200
                        28     156  94.677      200
                        29     143  71.935      200

Total tracks in x-direction: 6000, in y-direction: 6000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 5.14688e+07
	Total used logic block area: 3.34682e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 1.19838e+07, per logic tile: 12470.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  48000
                                                      Y      4  48000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.409

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.423

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.416

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.416

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-10:  5.6e-10) 4 ( 12.5%) |**********************
[  5.6e-10:  9.2e-10) 2 (  6.2%) |***********
[  9.2e-10:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.6e-09) 0 (  0.0%) |
[  1.6e-09:    2e-09) 0 (  0.0%) |
[    2e-09:  2.3e-09) 0 (  0.0%) |
[  2.3e-09:  2.7e-09) 2 (  6.2%) |***********
[  2.7e-09:    3e-09) 9 ( 28.1%) |*************************************************
[    3e-09:  3.4e-09) 8 ( 25.0%) |********************************************
[  3.4e-09:  3.7e-09) 7 ( 21.9%) |**************************************

Final critical path delay (least slack): 51.2382 ns, Fmax: 19.5167 MHz
Final setup Worst Negative Slack (sWNS): -51.2382 ns
Final setup Total Negative Slack (sTNS): -1284.21 ns

Final setup slack histogram:
[ -5.1e-08: -4.6e-08) 26 ( 81.2%) |************************************************
[ -4.6e-08: -4.1e-08)  0 (  0.0%) |
[ -4.1e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -3.1e-08)  0 (  0.0%) |
[ -3.1e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -2.1e-08)  0 (  0.0%) |
[ -2.1e-08: -1.6e-08)  0 (  0.0%) |
[ -1.6e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.4e-09)  0 (  0.0%) |
[ -5.4e-09: -2.7e-10)  6 ( 18.8%) |***********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 21: Power estimation completed with warnings. See power output for more details.
Power estimation took 1.40315 seconds
Uninitializing power module

Incr Slack updates 1 in 0.0013177 sec
Full Max Req/Worst Slack updates 1 in 7.1e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0027137 sec
Flow timing analysis took 3.34408 seconds (2.87206 STA, 0.472018 slack) (98 full updates: 70 setup, 0 hold, 28 combined).
VPR succeeded
The entire flow of VPR took 34.71 seconds (max_rss 196.7 MiB)
Incr Slack updates 27 in 0.0283745 sec
Full Max Req/Worst Slack updates 10 in 6.43e-05 sec
Incr Max Req/Worst Slack updates 17 in 0.000223 sec
Incr Criticality updates 10 in 0.0124812 sec
Full Criticality updates 17 in 0.041746 sec
