circuit ID_EX_Reg : @[:@2.0]
  module ID_EX_Reg : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_pc_in : UInt<10> @[:@6.4]
    output io_pc_out : UInt<32> @[:@6.4]
    input io_pc4_in : UInt<10> @[:@6.4]
    output io_pc4_out : UInt<32> @[:@6.4]
    input io_MemWrite_in : UInt<1> @[:@6.4]
    input io_Branch_in : UInt<1> @[:@6.4]
    input io_MemRead_in : UInt<1> @[:@6.4]
    input io_RegWrite_in : UInt<1> @[:@6.4]
    input io_MemtoReg_in : UInt<1> @[:@6.4]
    input io_AluOp_in : UInt<3> @[:@6.4]
    input io_OpA_in : UInt<2> @[:@6.4]
    input io_OpB_in : UInt<1> @[:@6.4]
    input io_NextPc_in : UInt<2> @[:@6.4]
    output io_MemWrite_out : UInt<1> @[:@6.4]
    output io_Branch_out : UInt<1> @[:@6.4]
    output io_MemRead_out : UInt<1> @[:@6.4]
    output io_RegWrite_out : UInt<1> @[:@6.4]
    output io_MemtoReg_out : UInt<1> @[:@6.4]
    output io_AluOp_out : UInt<3> @[:@6.4]
    output io_OpA_out : UInt<2> @[:@6.4]
    output io_OpB_out : UInt<1> @[:@6.4]
    output io_NextPc_out : UInt<2> @[:@6.4]
    input io_imm_in : SInt<32> @[:@6.4]
    output io_imm_out : SInt<32> @[:@6.4]
    input io_func3_in : UInt<3> @[:@6.4]
    input io_func7_in : UInt<1> @[:@6.4]
    output io_func3_out : UInt<3> @[:@6.4]
    output io_func7_out : UInt<1> @[:@6.4]
    input io_rs1_in : SInt<32> @[:@6.4]
    input io_rs2_in : SInt<32> @[:@6.4]
    output io_rs1_out : SInt<32> @[:@6.4]
    output io_rs2_out : SInt<32> @[:@6.4]
    input io_rs1_s_in : SInt<5> @[:@6.4]
    input io_rs2_s_in : SInt<5> @[:@6.4]
    output io_rs1_s_out : SInt<5> @[:@6.4]
    output io_rs2_s_out : SInt<5> @[:@6.4]
    input io_rd_in : SInt<5> @[:@6.4]
    output io_rd_out : SInt<5> @[:@6.4]
  
    reg pcreg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pcreg) @[ID_EX_Reg.scala 54:28:@8.4]
    reg pc4reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc4reg) @[ID_EX_Reg.scala 55:29:@10.4]
    reg instreg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), instreg) @[ID_EX_Reg.scala 56:30:@12.4]
    reg immreg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), immreg) @[ID_EX_Reg.scala 62:29:@18.4]
    reg func3reg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), func3reg) @[ID_EX_Reg.scala 66:31:@22.4]
    reg func7reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), func7reg) @[ID_EX_Reg.scala 69:31:@26.4]
    reg rs1reg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), rs1reg) @[ID_EX_Reg.scala 73:29:@30.4]
    reg rs2reg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), rs2reg) @[ID_EX_Reg.scala 76:29:@34.4]
    reg rs1sreg : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rs1sreg) @[ID_EX_Reg.scala 79:30:@38.4]
    reg rs2sreg : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rs2sreg) @[ID_EX_Reg.scala 82:30:@42.4]
    reg rdreg : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rdreg) @[ID_EX_Reg.scala 85:28:@46.4]
    reg MemWritereg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), MemWritereg) @[ID_EX_Reg.scala 89:34:@50.4]
    reg Branchreg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), Branchreg) @[ID_EX_Reg.scala 90:32:@52.4]
    reg MemReadreg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), MemReadreg) @[ID_EX_Reg.scala 91:33:@54.4]
    reg RegWritereg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), RegWritereg) @[ID_EX_Reg.scala 92:34:@56.4]
    reg MemtoRegreg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), MemtoRegreg) @[ID_EX_Reg.scala 93:34:@58.4]
    reg AluOpreg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), AluOpreg) @[ID_EX_Reg.scala 94:31:@60.4]
    reg OpAreg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), OpAreg) @[ID_EX_Reg.scala 95:29:@62.4]
    reg OpBreg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), OpBreg) @[ID_EX_Reg.scala 96:29:@64.4]
    reg NextPcreg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), NextPcreg) @[ID_EX_Reg.scala 97:32:@66.4]
    io_pc_out <= pcreg @[ID_EX_Reg.scala 58:19:@15.4]
    io_pc4_out <= pc4reg @[ID_EX_Reg.scala 60:20:@17.4]
    io_MemWrite_out <= MemWritereg @[ID_EX_Reg.scala 100:25:@69.4]
    io_Branch_out <= Branchreg @[ID_EX_Reg.scala 102:23:@71.4]
    io_MemRead_out <= MemReadreg @[ID_EX_Reg.scala 104:24:@73.4]
    io_RegWrite_out <= RegWritereg @[ID_EX_Reg.scala 106:25:@75.4]
    io_MemtoReg_out <= MemtoRegreg @[ID_EX_Reg.scala 108:25:@77.4]
    io_AluOp_out <= AluOpreg @[ID_EX_Reg.scala 110:22:@79.4]
    io_OpA_out <= OpAreg @[ID_EX_Reg.scala 112:20:@81.4]
    io_OpB_out <= OpBreg @[ID_EX_Reg.scala 114:20:@83.4]
    io_NextPc_out <= NextPcreg @[ID_EX_Reg.scala 116:23:@85.4]
    io_imm_out <= immreg @[ID_EX_Reg.scala 64:20:@21.4]
    io_func3_out <= func3reg @[ID_EX_Reg.scala 68:22:@25.4]
    io_func7_out <= func7reg @[ID_EX_Reg.scala 71:22:@29.4]
    io_rs1_out <= rs1reg @[ID_EX_Reg.scala 75:20:@33.4]
    io_rs2_out <= rs2reg @[ID_EX_Reg.scala 78:20:@37.4]
    io_rs1_s_out <= rs1sreg @[ID_EX_Reg.scala 81:22:@41.4]
    io_rs2_s_out <= rs2sreg @[ID_EX_Reg.scala 84:22:@45.4]
    io_rd_out <= rdreg @[ID_EX_Reg.scala 87:19:@49.4]
    pcreg <= io_pc_in @[ID_EX_Reg.scala 54:28:@9.4 ID_EX_Reg.scala 57:15:@14.4]
    pc4reg <= io_pc4_in @[ID_EX_Reg.scala 55:29:@11.4 ID_EX_Reg.scala 59:16:@16.4]
    instreg <= UInt<32>("h0") @[ID_EX_Reg.scala 56:30:@13.4]
    immreg <= io_imm_in @[ID_EX_Reg.scala 62:29:@19.4 ID_EX_Reg.scala 63:16:@20.4]
    func3reg <= io_func3_in @[ID_EX_Reg.scala 66:31:@23.4 ID_EX_Reg.scala 67:18:@24.4]
    func7reg <= io_func7_in @[ID_EX_Reg.scala 69:31:@27.4 ID_EX_Reg.scala 70:18:@28.4]
    rs1reg <= io_rs1_in @[ID_EX_Reg.scala 73:29:@31.4 ID_EX_Reg.scala 74:16:@32.4]
    rs2reg <= io_rs2_in @[ID_EX_Reg.scala 76:29:@35.4 ID_EX_Reg.scala 77:16:@36.4]
    rs1sreg <= io_rs1_s_in @[ID_EX_Reg.scala 79:30:@39.4 ID_EX_Reg.scala 80:17:@40.4]
    rs2sreg <= io_rs2_s_in @[ID_EX_Reg.scala 82:30:@43.4 ID_EX_Reg.scala 83:17:@44.4]
    rdreg <= io_rd_in @[ID_EX_Reg.scala 85:28:@47.4 ID_EX_Reg.scala 86:15:@48.4]
    MemWritereg <= io_MemWrite_in @[ID_EX_Reg.scala 89:34:@51.4 ID_EX_Reg.scala 99:21:@68.4]
    Branchreg <= io_Branch_in @[ID_EX_Reg.scala 90:32:@53.4 ID_EX_Reg.scala 101:19:@70.4]
    MemReadreg <= io_MemRead_in @[ID_EX_Reg.scala 91:33:@55.4 ID_EX_Reg.scala 103:20:@72.4]
    RegWritereg <= io_RegWrite_in @[ID_EX_Reg.scala 92:34:@57.4 ID_EX_Reg.scala 105:21:@74.4]
    MemtoRegreg <= io_MemtoReg_in @[ID_EX_Reg.scala 93:34:@59.4 ID_EX_Reg.scala 107:21:@76.4]
    AluOpreg <= io_AluOp_in @[ID_EX_Reg.scala 94:31:@61.4 ID_EX_Reg.scala 109:18:@78.4]
    OpAreg <= io_OpA_in @[ID_EX_Reg.scala 95:29:@63.4 ID_EX_Reg.scala 111:16:@80.4]
    OpBreg <= io_OpB_in @[ID_EX_Reg.scala 96:29:@65.4 ID_EX_Reg.scala 113:16:@82.4]
    NextPcreg <= io_NextPc_in @[ID_EX_Reg.scala 97:32:@67.4 ID_EX_Reg.scala 115:19:@84.4]
