Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep  7 21:40:05 2021
| Host         : LAPTOP-BGBH2RQR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name Timing_summay -file {D:/Mtech_IISC_DESE_2020_2022/3rd semester/PSD/Assignment/Assign 1_Multicycle/Multi-Cycle Processor/Implementation 1/timing_report.txt}
| Design       : RISC_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (81)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

Reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (81)
--------------------------------
 There are 81 ports with no output delay specified. (HIGH)

Data_Mem_Add[0]
Data_Mem_Add[10]
Data_Mem_Add[11]
Data_Mem_Add[12]
Data_Mem_Add[13]
Data_Mem_Add[14]
Data_Mem_Add[15]
Data_Mem_Add[1]
Data_Mem_Add[2]
Data_Mem_Add[3]
Data_Mem_Add[4]
Data_Mem_Add[5]
Data_Mem_Add[6]
Data_Mem_Add[7]
Data_Mem_Add[8]
Data_Mem_Add[9]
Instruction[0]
Instruction[10]
Instruction[11]
Instruction[12]
Instruction[13]
Instruction[14]
Instruction[15]
Instruction[1]
Instruction[2]
Instruction[3]
Instruction[4]
Instruction[5]
Instruction[6]
Instruction[7]
Instruction[8]
Instruction[9]
PC_Value[0]
PC_Value[10]
PC_Value[11]
PC_Value[12]
PC_Value[13]
PC_Value[14]
PC_Value[15]
PC_Value[1]
PC_Value[2]
PC_Value[3]
PC_Value[4]
PC_Value[5]
PC_Value[6]
PC_Value[7]
PC_Value[8]
PC_Value[9]
data_memory_read[0]
data_memory_read[10]
data_memory_read[11]
data_memory_read[12]
data_memory_read[13]
data_memory_read[14]
data_memory_read[15]
data_memory_read[1]
data_memory_read[2]
data_memory_read[3]
data_memory_read[4]
data_memory_read[5]
data_memory_read[6]
data_memory_read[7]
data_memory_read[8]
data_memory_read[9]
data_memory_write[0]
data_memory_write[10]
data_memory_write[11]
data_memory_write[12]
data_memory_write[13]
data_memory_write[14]
data_memory_write[15]
data_memory_write[1]
data_memory_write[2]
data_memory_write[3]
data_memory_write[4]
data_memory_write[5]
data_memory_write[6]
data_memory_write[7]
data_memory_write[8]
data_memory_write[9]
mem_write_en

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.064        0.000                      0                 1553        0.122        0.000                      0                 1553        3.750        0.000                       0                   299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 1.064        0.000                      0                 1553        0.122        0.000                      0                 1553        3.750        0.000                       0                   299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 2.496ns (28.494%)  route 6.264ns (71.506%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.671    13.321    U3/U1/E[0]
    SLICE_X6Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X6Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[7]_lopt_replica/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    14.385    U3/U1/PC_Value_buff_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 2.496ns (28.963%)  route 6.122ns (71.037%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.530    13.179    U3/U1/E[0]
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[10]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 2.496ns (28.963%)  route 6.122ns (71.037%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.530    13.179    U3/U1/E[0]
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[3]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[8]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 2.496ns (28.963%)  route 6.122ns (71.037%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.530    13.179    U3/U1/E[0]
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[8]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[8]_lopt_replica/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 2.496ns (28.963%)  route 6.122ns (71.037%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.530    13.179    U3/U1/E[0]
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[9]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.496ns (28.972%)  route 6.119ns (71.028%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.527    13.176    U3/U1/E[0]
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.496ns (28.972%)  route 6.119ns (71.028%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.527    13.176    U3/U1/E[0]
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[5]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.496ns (28.972%)  route 6.119ns (71.028%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.527    13.176    U3/U1/E[0]
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[6]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.496ns (28.973%)  route 6.119ns (71.027%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.527    13.176    U3/U1/E[0]
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X5Y46          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.496ns (28.973%)  route 6.119ns (71.027%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     4.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  Instruction_fetch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.017 r  Instruction_fetch_reg[12]/Q
                         net (fo=65, routed)          1.168     6.185    U3/U1/U2/Q[7]
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_23/I3
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  U3/U1/U2/i__carry__0_i_23/O
                         net (fo=1, routed)           0.433     6.742    U3/U1/U2/i__carry__0_i_23_n_0
    SLICE_X9Y46                                                       r  U3/U1/U2/i__carry__0_i_19/I2
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     6.866 r  U3/U1/U2/i__carry__0_i_19/O
                         net (fo=4, routed)           0.512     7.378    U3/U2/i__carry__2_i_4
    SLICE_X7Y46                                                       r  U3/U2/i__carry__2_i_10/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  U3/U2/i__carry__2_i_10/O
                         net (fo=2, routed)           0.445     7.947    U3/U2/FSM_sequential_pr_state_reg[0]_0
    SLICE_X7Y46                                                       r  U3/U2/i__carry__0_i_11/I0
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     8.071 r  U3/U2/i__carry__0_i_11/O
                         net (fo=16, routed)          0.471     8.542    U3/U2/i__carry__0_i_11_n_0
    SLICE_X7Y47                                                       r  U3/U2/i__carry__1_i_4/I5
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  U3/U2/i__carry__1_i_4/O
                         net (fo=1, routed)           0.803     9.469    U3/U1/U2/p_0_in[7]
    SLICE_X6Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__1/DI[0]
    SLICE_X6Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.019 r  U3/U1/U2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.019    U3/U1/U2/_inferred__0/i__carry__1_n_0
    SLICE_X6Y45                                                       r  U3/U1/U2/_inferred__0/i__carry__2/CI
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.334 r  U3/U1/U2/_inferred__0/i__carry__2/O[3]
                         net (fo=5, routed)           0.630    10.964    U3/U1/U2/FSM_sequential_pr_state_reg[2]_1[3]
    SLICE_X7Y44                                                       r  U3/U1/U2/PC_Value_buff[15]_i_10/I1
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.307    11.271 r  U3/U1/U2/PC_Value_buff[15]_i_10/O
                         net (fo=1, routed)           0.816    12.087    U3/U1/U2/PC_Value_buff[15]_i_10_n_0
    SLICE_X4Y45                                                       r  U3/U1/U2/PC_Value_buff[15]_i_3/I3
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  U3/U1/U2/PC_Value_buff[15]_i_3/O
                         net (fo=1, routed)           0.314    12.525    U3/U2/PC_Value_buff_reg[15]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=24, routed)          0.527    13.176    U3/U1/E[0]
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X5Y46          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[14]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.237     1.783    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A3
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.860     1.920    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.420    
    SLICE_X6Y37          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.660    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.237     1.783    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A3
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.860     1.920    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.420    
    SLICE_X6Y37          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.660    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.237     1.783    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A3
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.860     1.920    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.420    
    SLICE_X6Y37          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.660    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.237     1.783    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A3
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.860     1.920    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X6Y37          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.420    
    SLICE_X6Y37          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.660    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.257%)  route 0.271ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.271     1.816    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A3
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.861     1.921    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.442    
    SLICE_X2Y35          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.682    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.257%)  route 0.271ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.271     1.816    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A3
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.861     1.921    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.442    
    SLICE_X2Y35          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.682    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.257%)  route 0.271ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.271     1.816    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A3
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.861     1.921    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.442    
    SLICE_X2Y35          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.682    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.257%)  route 0.271ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          0.271     1.816    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A3
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.861     1.921    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.442    
    SLICE_X2Y35          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.682    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.190%)  route 0.238ns (62.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X5Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[4]/Q
                         net (fo=66, routed)          0.238     1.783    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A4
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.861     1.921    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.442    
    SLICE_X2Y35          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.642    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.190%)  route 0.238ns (62.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.589     1.404    U3/U1/CLK
    SLICE_X5Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  U3/U1/ALU_Output_Reg_reg[4]/Q
                         net (fo=66, routed)          0.238     1.783    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A4
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.861     1.921    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y35          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.442    
    SLICE_X2Y35          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.642    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y37   Instruction_fetch_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y37   Instruction_fetch_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y45    Instruction_fetch_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   Instruction_fetch_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y45    Instruction_fetch_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y41   Instruction_fetch_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y43    Instruction_fetch_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y46    U3/U1/ALU_Output_Reg_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y46    U3/U1/ALU_Output_Reg_reg[8]_lopt_replica/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y42    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y36    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y42   U2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/U1/PC_Value_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_Value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 3.056ns (32.229%)  route 6.427ns (67.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.635     4.627    U3/U1/CLK
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.456     5.083 r  U3/U1/PC_Value_buff_reg[2]/Q
                         net (fo=66, routed)          6.427    11.510    PC_Value_OBUF[2]
    N3                                                                r  PC_Value_OBUF[2]_inst/I
    N3                   OBUF (Prop_obuf_I_O)         2.600    14.110 r  PC_Value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.110    PC_Value[2]
    N3                                                                r  PC_Value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 4.389ns (50.312%)  route 4.335ns (49.688%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.630     4.622    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.078 r  U3/U1/ALU_Output_Reg_reg[2]/Q
                         net (fo=66, routed)          2.261     7.339    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A2
    SLICE_X2Y40                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/ADR2
    SLICE_X2Y40          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.804     8.143 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.143    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/OC
    SLICE_X2Y40                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F7.B/I1
    SLICE_X2Y40          MUXF7 (Prop_muxf7_I1_O)      0.247     8.390 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F7.B/O
                         net (fo=1, routed)           0.000     8.390    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/O0
    SLICE_X2Y40                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F8/I0
    SLICE_X2Y40          MUXF8 (Prop_muxf8_I0_O)      0.098     8.488 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F8/O
                         net (fo=2, routed)           2.074    10.562    data_memory_read_OBUF[14]
    P19                                                               r  data_memory_read_OBUF[14]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         2.785    13.347 r  data_memory_read_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.347    data_memory_read[14]
    P19                                                               r  data_memory_read[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 3.699ns (42.835%)  route 4.937ns (57.165%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.630     4.622    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.078 r  U3/U1/ALU_Output_Reg_reg[2]/Q
                         net (fo=66, routed)          2.621     7.699    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/A2
    SLICE_X2Y39                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/ADR2
    SLICE_X2Y39          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     7.823 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.823    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/OD
    SLICE_X2Y39                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F7.B/I0
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F7.B/O
                         net (fo=1, routed)           0.000     8.064    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/O0
    SLICE_X2Y39                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F8/I0
    SLICE_X2Y39          MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F8/O
                         net (fo=2, routed)           2.316    10.478    data_memory_read_OBUF[8]
    N17                                                               r  data_memory_read_OBUF[8]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.780    13.259 r  data_memory_read_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.259    data_memory_read[8]
    N17                                                               r  data_memory_read[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.114ns (47.842%)  route 4.485ns (52.158%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.630     4.622    U3/U1/CLK
    SLICE_X7Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.078 r  U3/U1/ALU_Output_Reg_reg[2]/Q
                         net (fo=66, routed)          2.401     7.480    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X2Y38                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/ADR2
    SLICE_X2Y38          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.522     8.001 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.001    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OC
    SLICE_X2Y38                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.B/I1
    SLICE_X2Y38          MUXF7 (Prop_muxf7_I1_O)      0.247     8.248 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000     8.248    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O0
    SLICE_X2Y38                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/I0
    SLICE_X2Y38          MUXF8 (Prop_muxf8_I0_O)      0.098     8.346 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           2.083    10.430    data_memory_read_OBUF[13]
    R19                                                               r  data_memory_read_OBUF[13]_inst/I
    R19                  OBUF (Prop_obuf_I_O)         2.791    13.221 r  data_memory_read_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.221    data_memory_read[13]
    R19                                                               r  data_memory_read[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/PC_Value_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_Value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 3.059ns (35.712%)  route 5.506ns (64.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.635     4.627    U3/U1/CLK
    SLICE_X5Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.083 r  U3/U1/PC_Value_buff_reg[3]/Q
                         net (fo=66, routed)          5.506    10.589    PC_Value_OBUF[3]
    N1                                                                r  PC_Value_OBUF[3]_inst/I
    N1                   OBUF (Prop_obuf_I_O)         2.603    13.192 r  PC_Value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.192    PC_Value[3]
    N1                                                                r  PC_Value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.629ns  (logic 3.738ns (43.318%)  route 4.891ns (56.682%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.566     4.558    U3/U1/CLK
    SLICE_X9Y38          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     5.014 r  U3/U1/ALU_Output_Reg_reg[1]/Q
                         net (fo=66, routed)          2.497     7.511    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A1
    SLICE_X8Y42                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/ADR1
    SLICE_X8Y42          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.635 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.635    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/OD
    SLICE_X8Y42                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F7.B/I0
    SLICE_X8Y42          MUXF7 (Prop_muxf7_I0_O)      0.241     7.876 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000     7.876    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/O0
    SLICE_X8Y42                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F8/I0
    SLICE_X8Y42          MUXF8 (Prop_muxf8_I0_O)      0.098     7.974 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F8/O
                         net (fo=2, routed)           2.394    10.368    data_memory_read_OBUF[10]
    L17                                                               r  data_memory_read_OBUF[10]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.819    13.187 r  data_memory_read_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.187    data_memory_read[10]
    L17                                                               r  data_memory_read[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 3.961ns (46.184%)  route 4.615ns (53.816%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.564     4.556    U3/U1/CLK
    SLICE_X8Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.074 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          2.225     7.299    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/A0
    SLICE_X10Y41                                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/ADR0
    SLICE_X10Y41         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.334     7.633 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.633    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/OA
    SLICE_X10Y41                                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.A/I1
    SLICE_X10Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     7.847 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000     7.847    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/O1
    SLICE_X10Y41                                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/I1
    SLICE_X10Y41         MUXF8 (Prop_muxf8_I1_O)      0.088     7.935 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           2.390    10.325    data_memory_read_OBUF[11]
    M19                                                               r  data_memory_read_OBUF[11]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         2.807    13.132 r  data_memory_read_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.132    data_memory_read[11]
    M19                                                               r  data_memory_read[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 3.822ns (44.847%)  route 4.700ns (55.153%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.566     4.558    U3/U1/CLK
    SLICE_X9Y38          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     5.014 r  U3/U1/ALU_Output_Reg_reg[1]/Q
                         net (fo=66, routed)          2.393     7.407    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X2Y35                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/ADR1
    SLICE_X2Y35          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.267     7.674 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.674    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X2Y35                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/I1
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.888 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     7.888    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X2Y35                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/I1
    SLICE_X2Y35          MUXF8 (Prop_muxf8_I1_O)      0.088     7.976 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=2, routed)           2.308    10.283    data_memory_read_OBUF[3]
    V19                                                               r  data_memory_read_OBUF[3]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         2.797    13.080 r  data_memory_read_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.080    data_memory_read[3]
    V19                                                               r  data_memory_read[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/PC_Value_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_Value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 3.060ns (36.708%)  route 5.277ns (63.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.635     4.627    U3/U1/CLK
    SLICE_X7Y45          FDRE                                         r  U3/U1/PC_Value_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.456     5.083 r  U3/U1/PC_Value_buff_reg[6]/Q
                         net (fo=98, routed)          5.277    10.360    PC_Value_OBUF[6]
    M2                                                                r  PC_Value_OBUF[6]_inst/I
    M2                   OBUF (Prop_obuf_I_O)         2.604    12.964 r  PC_Value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.964    PC_Value[6]
    M2                                                                r  PC_Value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 3.806ns (45.324%)  route 4.591ns (54.676%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.564     4.556    U3/U1/CLK
    SLICE_X8Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.074 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          2.178     7.252    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A0
    SLICE_X2Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/ADR0
    SLICE_X2Y43          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     7.376 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.376    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/OD
    SLICE_X2Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F7.B/I0
    SLICE_X2Y43          MUXF7 (Prop_muxf7_I0_O)      0.241     7.617 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     7.617    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/O0
    SLICE_X2Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F8/I0
    SLICE_X2Y43          MUXF8 (Prop_muxf8_I0_O)      0.098     7.715 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F8/O
                         net (fo=2, routed)           2.413    10.128    data_memory_read_OBUF[9]
    K17                                                               r  data_memory_read_OBUF[9]_inst/I
    K17                  OBUF (Prop_obuf_I_O)         2.825    12.953 r  data_memory_read_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.953    data_memory_read[9]
    K17                                                               r  data_memory_read[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.298ns (78.534%)  route 0.355ns (21.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y41          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U3/U1/RegB_Out_Reg_reg[9]/Q
                         net (fo=9, routed)           0.355     1.928    data_memory_write_OBUF[9]
    G19                                                               r  data_memory_write_OBUF[9]_inst/I
    G19                  OBUF (Prop_obuf_I_O)         1.134     3.062 r  data_memory_write_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.062    data_memory_write[9]
    G19                                                               r  data_memory_write[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.659ns  (logic 1.298ns (78.222%)  route 0.361ns (21.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.591     1.406    U3/U1/CLK
    SLICE_X6Y38          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  U3/U1/RegB_Out_Reg_reg[5]/Q
                         net (fo=8, routed)           0.361     1.932    data_memory_write_OBUF[5]
    J19                                                               r  data_memory_write_OBUF[5]_inst/I
    J19                  OBUF (Prop_obuf_I_O)         1.134     3.065 r  data_memory_write_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.065    data_memory_write[5]
    J19                                                               r  data_memory_write[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.330ns (77.896%)  route 0.377ns (22.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y41          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.148     1.557 r  U3/U1/RegB_Out_Reg_reg[10]/Q
                         net (fo=9, routed)           0.377     1.935    data_memory_write_OBUF[10]
    H19                                                               r  data_memory_write_OBUF[10]_inst/I
    H19                  OBUF (Prop_obuf_I_O)         1.182     3.117 r  data_memory_write_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.117    data_memory_write[10]
    H19                                                               r  data_memory_write[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.304ns (75.496%)  route 0.423ns (24.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y41          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U3/U1/RegB_Out_Reg_reg[11]/Q
                         net (fo=9, routed)           0.423     1.996    data_memory_write_OBUF[11]
    E19                                                               r  data_memory_write_OBUF[11]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         1.140     3.136 r  data_memory_write_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.136    data_memory_write[11]
    E19                                                               r  data_memory_write[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.299ns (74.315%)  route 0.449ns (25.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.591     1.406    U3/U1/CLK
    SLICE_X6Y38          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  U3/U1/RegB_Out_Reg_reg[3]/Q
                         net (fo=8, routed)           0.449     2.019    data_memory_write_OBUF[3]
    J18                                                               r  data_memory_write_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.135     3.154 r  data_memory_write_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.154    data_memory_write[3]
    J18                                                               r  data_memory_write[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.302ns (74.447%)  route 0.447ns (25.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.592     1.407    U3/U1/CLK
    SLICE_X6Y40          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.571 r  U3/U1/RegB_Out_Reg_reg[15]/Q
                         net (fo=9, routed)           0.447     2.018    data_memory_write_OBUF[15]
    D19                                                               r  data_memory_write_OBUF[15]_inst/I
    D19                  OBUF (Prop_obuf_I_O)         1.138     3.156 r  data_memory_write_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.156    data_memory_write[15]
    D19                                                               r  data_memory_write[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.318ns (75.045%)  route 0.438ns (24.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y41          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.148     1.557 r  U3/U1/RegB_Out_Reg_reg[8]/Q
                         net (fo=9, routed)           0.438     1.995    data_memory_write_OBUF[8]
    H17                                                               r  data_memory_write_OBUF[8]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.170     3.165 r  data_memory_write_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.165    data_memory_write[8]
    H17                                                               r  data_memory_write[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.296ns (72.822%)  route 0.484ns (27.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.592     1.407    U3/U1/CLK
    SLICE_X6Y40          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.571 r  U3/U1/RegB_Out_Reg_reg[13]/Q
                         net (fo=9, routed)           0.484     2.055    data_memory_write_OBUF[13]
    F18                                                               r  data_memory_write_OBUF[13]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         1.132     3.187 r  data_memory_write_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.187    data_memory_write[13]
    F18                                                               r  data_memory_write[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.303ns (72.933%)  route 0.484ns (27.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y41          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U3/U1/RegB_Out_Reg_reg[7]/Q
                         net (fo=8, routed)           0.484     2.057    data_memory_write_OBUF[7]
    G17                                                               r  data_memory_write_OBUF[7]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         1.139     3.196 r  data_memory_write_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.196    data_memory_write[7]
    G17                                                               r  data_memory_write[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.332ns (73.139%)  route 0.489ns (26.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.591     1.406    U3/U1/CLK
    SLICE_X6Y38          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.148     1.554 r  U3/U1/RegB_Out_Reg_reg[4]/Q
                         net (fo=8, routed)           0.489     2.043    data_memory_write_OBUF[4]
    J17                                                               r  data_memory_write_OBUF[4]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         1.184     3.227 r  data_memory_write_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.227    data_memory_write[4]
    J17                                                               r  data_memory_write[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[12]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 0.961ns (19.364%)  route 4.000ns (80.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          4.000     4.961    Reset_IBUF
    SLICE_X13Y43         FDRE                                         r  Instruction_fetch_reg[12]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.450     4.199    Clk_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  Instruction_fetch_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[14]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 0.961ns (19.364%)  route 4.000ns (80.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          4.000     4.961    Reset_IBUF
    SLICE_X13Y43         FDRE                                         r  Instruction_fetch_reg[14]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.450     4.199    Clk_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  Instruction_fetch_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.961ns (19.957%)  route 3.853ns (80.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.853     4.814    Reset_IBUF
    SLICE_X12Y44         FDRE                                         r  Instruction_fetch_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.450     4.199    Clk_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  Instruction_fetch_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[10]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 0.961ns (21.031%)  route 3.607ns (78.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.607     4.568    Reset_IBUF
    SLICE_X13Y42         FDRE                                         r  Instruction_fetch_reg[10]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.449     4.198    Clk_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  Instruction_fetch_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[11]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.961ns (21.749%)  route 3.457ns (78.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.457     4.417    Reset_IBUF
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[11]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.449     4.198    Clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[13]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.961ns (21.749%)  route 3.457ns (78.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.457     4.417    Reset_IBUF
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[13]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.449     4.198    Clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[13]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.961ns (21.749%)  route 3.457ns (78.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.457     4.417    Reset_IBUF
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.449     4.198    Clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.961ns (21.749%)  route 3.457ns (78.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.457     4.417    Reset_IBUF
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.449     4.198    Clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  Instruction_fetch_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[5]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 0.961ns (22.517%)  route 3.306ns (77.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.306     4.267    Reset_IBUF
    SLICE_X13Y40         FDRE                                         r  Instruction_fetch_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.448     4.197    Clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  Instruction_fetch_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 0.961ns (24.086%)  route 3.028ns (75.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          3.028     3.988    U3/U1/SR[0]
    SLICE_X5Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.512     4.261    U3/U1/CLK
    SLICE_X5Y36          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.190ns (28.227%)  route 0.482ns (71.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.482     0.672    U3/U1/SR[0]
    SLICE_X2Y47          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.867     1.927    U3/U1/CLK
    SLICE_X2Y47          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[14]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.190ns (28.227%)  route 0.482ns (71.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.482     0.672    U3/U1/SR[0]
    SLICE_X2Y47          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[14]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.867     1.927    U3/U1/CLK
    SLICE_X2Y47          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.190ns (25.781%)  route 0.546ns (74.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.546     0.735    U3/U1/SR[0]
    SLICE_X3Y46          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X3Y46          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.190ns (25.781%)  route 0.546ns (74.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.546     0.735    U3/U1/SR[0]
    SLICE_X3Y46          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X3Y46          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.190ns (25.401%)  route 0.557ns (74.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.557     0.746    U3/U1/SR[0]
    SLICE_X1Y45          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X1Y45          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[10]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.190ns (25.401%)  route 0.557ns (74.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.557     0.746    U3/U1/SR[0]
    SLICE_X1Y45          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[10]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X1Y45          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.190ns (25.016%)  route 0.568ns (74.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.568     0.758    U3/U1/SR[0]
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.864     1.924    U3/U1/CLK
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.190ns (25.016%)  route 0.568ns (74.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.568     0.758    U3/U1/SR[0]
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.864     1.924    U3/U1/CLK
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[14]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.190ns (25.016%)  route 0.568ns (74.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.568     0.758    U3/U1/SR[0]
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.864     1.924    U3/U1/CLK
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.190ns (25.016%)  route 0.568ns (74.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=90, routed)          0.568     0.758    U3/U1/SR[0]
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.864     1.924    U3/U1/CLK
    SLICE_X5Y46          FDRE                                         r  U3/U1/PC_Value_buff_reg[4]/C





