read -sv run_verilog_mid/adder_32b_20_56_1f1e3e288b81184b991f1e6d9fa5f779.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_56_1f1e3e288b81184b991f1e6d9fa5f779_yosys.v
