// Seed: 1549648425
module module_0 (
    input  uwire   id_0,
    output supply0 id_1
);
  logic id_3 = id_3;
  assign id_3 = "";
  wire id_4;
  localparam id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    output logic id_4,
    output tri1 id_5,
    input supply1 id_6
);
  id_8 :
  assert property (@(posedge 1) 1)
  else id_4 = "";
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd39
) (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 _id_3,
    input supply1 id_4,
    output supply0 id_5
    , id_14,
    input wand id_6,
    output supply0 id_7,
    output uwire id_8,
    input uwire id_9,
    output tri0 id_10,
    input wire id_11,
    input tri1 id_12
);
  logic [1 : id_3  ^  -1] id_15;
  ;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
