#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f4cf40ea00 .scope module, "PC" "PC" 2 1;
 .timescale -9 -12;
v0x55f4cf4ab560_0 .var/i "pc", 31 0;
S_0x55f4cf40df60 .scope module, "RegisterFileGlb" "RegisterFileGlb" 3 1;
 .timescale -9 -12;
v0x55f4cf4af7e0 .array "registers", 31 0, 31 0;
v0x55f4cf4afd20 .array "registers_flag", 31 0, 0 0;
S_0x55f4cf4114b0 .scope module, "pipeline" "pipeline" 4 17;
 .timescale -9 -12;
v0x55f4cf4d9510_0 .net "Mem_address", 31 0, v0x55f4cf4d1980_0;  1 drivers
v0x55f4cf4dbff0_0 .net "PCplus4Out", 31 0, v0x55f4cf4d6420_0;  1 drivers
v0x55f4cf4dc0b0_0 .net "Read_Data", 31 0, v0x55f4cf458c20_0;  1 drivers
v0x55f4cf4dc180_0 .net "Write_data", 31 0, v0x55f4cf4d1b50_0;  1 drivers
v0x55f4cf4dc270_0 .net "alu_op", 1 0, v0x55f4cf4d89c0_0;  1 drivers
v0x55f4cf4dc3d0_0 .net "alu_op_out_id_ex", 1 0, v0x55f4cf4d4810_0;  1 drivers
v0x55f4cf4dc4e0_0 .net "alu_res_out_wb", 31 0, v0x55f4cf4d0a00_0;  1 drivers
v0x55f4cf4dc5f0_0 .net "alu_src", 0 0, v0x55f4cf4d8ad0_0;  1 drivers
v0x55f4cf4dc6e0_0 .net "alu_src_out_id_ex", 0 0, v0x55f4cf4d49a0_0;  1 drivers
v0x55f4cf4dc780_0 .net "branch", 0 0, v0x55f4cf4d8ba0_0;  1 drivers
v0x55f4cf4dc870_0 .net "branch_address", 31 0, v0x55f4cf4d33b0_0;  1 drivers
v0x55f4cf4dc930_0 .net "branch_out_id_ex", 0 0, v0x55f4cf4d4b60_0;  1 drivers
v0x55f4cf4dca20_0 .var "clk", 0 0;
v0x55f4cf4dcac0_0 .net "currpc_out", 31 0, v0x55f4cf4d66b0_0;  1 drivers
v0x55f4cf4dcb60_0 .net "flag_id", 0 0, v0x55f4cf4d5d30_0;  1 drivers
v0x55f4cf4dcc50_0 .net "flag_id1", 0 0, v0x55f4cf4d73a0_0;  1 drivers
v0x55f4cf4dccf0_0 .net "flag_id2", 0 0, v0x55f4cf4dbc50_0;  1 drivers
v0x55f4cf4dcef0_0 .net "flag_id3", 0 0, v0x55f4cf4d3f00_0;  1 drivers
v0x55f4cf4dcfe0_0 .net "flag_id4", 0 0, v0x55f4cf4d04d0_0;  1 drivers
v0x55f4cf4dd0d0_0 .net "flag_id5", 0 0, v0x55f4cf4d80f0_0;  1 drivers
v0x55f4cf4dd170_0 .var "flag_id_in", 0 0;
v0x55f4cf4dd210_0 .net "imm_field_wo_sgn_ext", 15 0, v0x55f4cf4dabe0_0;  1 drivers
v0x55f4cf4dd2b0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x55f4cf4e0340;  1 drivers
v0x55f4cf4dd350_0 .net "inp_instn", 31 0, v0x55f4cf4d7160_0;  1 drivers
v0x55f4cf4dd440_0 .net "inst_imm_field", 15 0, L_0x55f4cf4e00e0;  1 drivers
v0x55f4cf4dd4e0_0 .net "inst_read_reg_addr1", 4 0, L_0x55f4cf4dfeb0;  1 drivers
v0x55f4cf4dd580_0 .net "inst_read_reg_addr2", 4 0, L_0x55f4cf4dffa0;  1 drivers
v0x55f4cf4dd670_0 .net "mem_read", 0 0, v0x55f4cf4d8ca0_0;  1 drivers
v0x55f4cf4dd760_0 .net "mem_read_out_ex_dm", 0 0, v0x55f4cf4d1ee0_0;  1 drivers
v0x55f4cf4dd850_0 .net "mem_read_out_id_ex", 0 0, v0x55f4cf4d4e90_0;  1 drivers
v0x55f4cf4dd940_0 .net "mem_to_reg", 0 0, v0x55f4cf4d8d70_0;  1 drivers
v0x55f4cf4dda30_0 .net "mem_to_reg_out_dm_wb", 0 0, v0x55f4cf4d0df0_0;  1 drivers
v0x55f4cf4ddb20_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x55f4cf4d20b0_0;  1 drivers
v0x55f4cf4dde20_0 .net "mem_to_reg_out_id_ex", 0 0, v0x55f4cf4d5000_0;  1 drivers
v0x55f4cf4ddf10_0 .net "mem_write", 0 0, v0x55f4cf4d8e10_0;  1 drivers
v0x55f4cf4ddfb0_0 .net "mem_write_out_ex_dm", 0 0, v0x55f4cf4d21f0_0;  1 drivers
v0x55f4cf4de0a0_0 .net "mem_write_out_id_ex", 0 0, v0x55f4cf4d5170_0;  1 drivers
o0x7f27803742d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f4cf4de190_0 .net "nextpc", 31 0, o0x7f27803742d8;  0 drivers
v0x55f4cf4de280_0 .net "nextpc_out", 31 0, v0x55f4cf4d5300_0;  1 drivers
v0x55f4cf4de320_0 .net "opcode", 5 0, L_0x55f4cf4dfdc0;  1 drivers
v0x55f4cf4de3c0_0 .net "out_instn", 31 0, v0x55f4cf4d6a40_0;  1 drivers
o0x7f27803749f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f4cf4de460_0 .net "pc_to_branch", 31 0, o0x7f27803749f8;  0 drivers
v0x55f4cf4de500_0 .net "rd", 4 0, L_0x55f4cf4e0040;  1 drivers
v0x55f4cf4de5f0_0 .net "rd_out_dm_wb", 4 0, v0x55f4cf4d0f70_0;  1 drivers
v0x55f4cf4de6e0_0 .net "rd_out_ex_dm", 4 0, v0x55f4cf4d2380_0;  1 drivers
v0x55f4cf4de7d0_0 .net "rd_out_id", 4 0, v0x55f4cf4db0f0_0;  1 drivers
v0x55f4cf4de8c0_0 .net "rd_out_id_ex", 4 0, v0x55f4cf4d54c0_0;  1 drivers
v0x55f4cf4de9b0_0 .net "rd_out_wb", 4 0, v0x55f4cf4d7cc0_0;  1 drivers
v0x55f4cf4deaa0_0 .net "read_data_out_wb", 31 0, v0x55f4cf4d1110_0;  1 drivers
v0x55f4cf4deb90_0 .net "reg_dst", 0 0, v0x55f4cf4d8f80_0;  1 drivers
v0x55f4cf4dec30_0 .net "reg_file_out_data1", 31 0, v0x55f4cf4d55b0_0;  1 drivers
v0x55f4cf4ded40_0 .net "reg_file_out_data2", 31 0, v0x55f4cf4d5680_0;  1 drivers
v0x55f4cf4dee00_0 .net "reg_file_rd_data1", 31 0, v0x55f4cf4db260_0;  1 drivers
v0x55f4cf4def10_0 .net "reg_file_rd_data2", 31 0, v0x55f4cf4db300_0;  1 drivers
v0x55f4cf4df020_0 .net "reg_wr_data", 31 0, v0x55f4cf4d8190_0;  1 drivers
v0x55f4cf4df130_0 .net "reg_write", 0 0, v0x55f4cf4d9020_0;  1 drivers
v0x55f4cf4df1d0_0 .net "reg_write_out_dm_wb", 0 0, v0x55f4cf4d1290_0;  1 drivers
v0x55f4cf4df2c0_0 .net "reg_write_out_ex_dm", 0 0, v0x55f4cf4d2510_0;  1 drivers
v0x55f4cf4df3b0_0 .net "reg_write_out_id_ex", 0 0, v0x55f4cf4d59a0_0;  1 drivers
v0x55f4cf4df4a0_0 .net "reg_write_out_wb", 0 0, v0x55f4cf4d7e50_0;  1 drivers
v0x55f4cf4df590_0 .var "reset", 0 0;
v0x55f4cf4df630_0 .net "resultOut", 31 0, v0x55f4cf4d3b40_0;  1 drivers
v0x55f4cf4df740_0 .net "sgn_ext_imm", 31 0, v0x55f4cf4da4a0_0;  1 drivers
v0x55f4cf4df800_0 .net "sgn_ext_imm_out", 31 0, v0x55f4cf4d5ba0_0;  1 drivers
v0x55f4cf4df910_0 .net "zero", 0 0, v0x55f4cf4d3fd0_0;  1 drivers
E_0x55f4cf44bac0 .event edge, v0x55f4cf4d01d0_0;
E_0x55f4cf44b150 .event edge, v0x55f4cf4d5c90_0;
L_0x55f4cf4dfdc0 .part v0x55f4cf4d7160_0, 26, 6;
L_0x55f4cf4dfeb0 .part v0x55f4cf4d7160_0, 21, 5;
L_0x55f4cf4dffa0 .part v0x55f4cf4d7160_0, 16, 5;
L_0x55f4cf4e0040 .part v0x55f4cf4d7160_0, 11, 5;
L_0x55f4cf4e00e0 .part v0x55f4cf4d7160_0, 0, 16;
S_0x55f4cf4cfce0 .scope module, "DM" "DataMemory" 4 204, 5 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag_dm_in"
    .port_info 1 /OUTPUT 1 "stall_flag_dm_out"
    .port_info 2 /INPUT 32 "Mem_address"
    .port_info 3 /INPUT 1 "Mem_read"
    .port_info 4 /INPUT 1 "Mem_write"
    .port_info 5 /INPUT 32 "Write_data"
    .port_info 6 /OUTPUT 32 "Read_Data"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "reset"
v0x55f4cf4b0620_0 .net "Mem_address", 31 0, v0x55f4cf4d1980_0;  alias, 1 drivers
v0x55f4cf4b09d0_0 .net "Mem_read", 0 0, v0x55f4cf4d1ee0_0;  alias, 1 drivers
v0x55f4cf4b4aa0_0 .net "Mem_write", 0 0, v0x55f4cf4d21f0_0;  alias, 1 drivers
v0x55f4cf458c20_0 .var "Read_Data", 31 0;
v0x55f4cf4d00a0_0 .net "Write_data", 31 0, v0x55f4cf4d1b50_0;  alias, 1 drivers
v0x55f4cf4d01d0_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  1 drivers
v0x55f4cf4d0290 .array "memory", 9 0, 31 0;
v0x55f4cf4d0350_0 .net "reset", 0 0, v0x55f4cf4df590_0;  1 drivers
v0x55f4cf4d0410_0 .net "stall_flag_dm_in", 0 0, v0x55f4cf4d3f00_0;  alias, 1 drivers
v0x55f4cf4d04d0_0 .var "stall_flag_dm_out", 0 0;
E_0x55f4cf44b260 .event negedge, v0x55f4cf4d01d0_0;
E_0x55f4cf3e1970 .event edge, v0x55f4cf4b09d0_0;
E_0x55f4cf4b9cf0 .event posedge, v0x55f4cf4d0350_0;
S_0x55f4cf4d06b0 .scope module, "DM_WB" "MEM_WB_reg" 4 217, 6 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 5 "rd_in_dm_wb"
    .port_info 3 /INPUT 32 "alu_result"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 32 "read_data"
    .port_info 6 /OUTPUT 1 "mem_to_reg_out_dm_wb"
    .port_info 7 /OUTPUT 1 "reg_write_out_dm_wb"
    .port_info 8 /OUTPUT 32 "read_data_out"
    .port_info 9 /OUTPUT 32 "alu_res_out"
    .port_info 10 /INPUT 1 "reset"
    .port_info 11 /OUTPUT 5 "rd_out_dm_wb"
v0x55f4cf4d0a00_0 .var "alu_res_out", 31 0;
v0x55f4cf4d0b00_0 .net "alu_result", 31 0, v0x55f4cf4d1980_0;  alias, 1 drivers
v0x55f4cf4d0bc0_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4d0c60_0 .var "flag_dm_wb", 0 0;
v0x55f4cf4d0d00_0 .net "mem_to_reg", 0 0, v0x55f4cf4d20b0_0;  alias, 1 drivers
v0x55f4cf4d0df0_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0x55f4cf4d0e90_0 .net "rd_in_dm_wb", 4 0, v0x55f4cf4d2380_0;  alias, 1 drivers
v0x55f4cf4d0f70_0 .var "rd_out_dm_wb", 4 0;
v0x55f4cf4d1050_0 .net "read_data", 31 0, v0x55f4cf458c20_0;  alias, 1 drivers
v0x55f4cf4d1110_0 .var "read_data_out", 31 0;
v0x55f4cf4d11d0_0 .net "reg_write", 0 0, v0x55f4cf4d2510_0;  alias, 1 drivers
v0x55f4cf4d1290_0 .var "reg_write_out_dm_wb", 0 0;
o0x7f2780373558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f4cf4d1350_0 .net "reset", 0 0, o0x7f2780373558;  0 drivers
E_0x55f4cf4b9f70 .event posedge, v0x55f4cf4d01d0_0;
E_0x55f4cf4d09a0 .event posedge, v0x55f4cf4d1350_0;
S_0x55f4cf4d1590 .scope module, "EX_DM" "EX_DM_register" 4 185, 7 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result"
    .port_info 1 /INPUT 1 "mem_read_in"
    .port_info 2 /INPUT 1 "mem_write_in"
    .port_info 3 /INPUT 32 "Write_data_in"
    .port_info 4 /INPUT 5 "rd_in_ex_dm"
    .port_info 5 /OUTPUT 32 "Mem_address"
    .port_info 6 /OUTPUT 1 "mem_read_out_ex_dm"
    .port_info 7 /OUTPUT 1 "mem_write_out_ex_dm"
    .port_info 8 /OUTPUT 32 "Write_data_out"
    .port_info 9 /INPUT 1 "mem_to_reg_in"
    .port_info 10 /INPUT 1 "reg_write_in"
    .port_info 11 /OUTPUT 1 "mem_to_reg_out_ex_dm"
    .port_info 12 /OUTPUT 1 "reg_write_out_ex_dm"
    .port_info 13 /INPUT 1 "clk"
    .port_info 14 /INPUT 1 "reset"
    .port_info 15 /OUTPUT 5 "rd_out_ex_dm"
v0x55f4cf4d18a0_0 .net "ALU_result", 31 0, v0x55f4cf4d3b40_0;  alias, 1 drivers
v0x55f4cf4d1980_0 .var "Mem_address", 31 0;
v0x55f4cf4d1a90_0 .net "Write_data_in", 31 0, v0x55f4cf4d5680_0;  alias, 1 drivers
v0x55f4cf4d1b50_0 .var "Write_data_out", 31 0;
v0x55f4cf4d1c40_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4d1d80_0 .var "flag_ex_dm", 0 0;
v0x55f4cf4d1e20_0 .net "mem_read_in", 0 0, v0x55f4cf4d4e90_0;  alias, 1 drivers
v0x55f4cf4d1ee0_0 .var "mem_read_out_ex_dm", 0 0;
v0x55f4cf4d1f80_0 .net "mem_to_reg_in", 0 0, v0x55f4cf4d5000_0;  alias, 1 drivers
v0x55f4cf4d20b0_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0x55f4cf4d2150_0 .net "mem_write_in", 0 0, v0x55f4cf4d5170_0;  alias, 1 drivers
v0x55f4cf4d21f0_0 .var "mem_write_out_ex_dm", 0 0;
v0x55f4cf4d22c0_0 .net "rd_in_ex_dm", 4 0, v0x55f4cf4d54c0_0;  alias, 1 drivers
v0x55f4cf4d2380_0 .var "rd_out_ex_dm", 4 0;
v0x55f4cf4d2470_0 .net "reg_write_in", 0 0, v0x55f4cf4d59a0_0;  alias, 1 drivers
v0x55f4cf4d2510_0 .var "reg_write_out_ex_dm", 0 0;
v0x55f4cf4d25e0_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
S_0x55f4cf4d2870 .scope module, "Ex" "EX" 4 165, 8 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag_ex_in"
    .port_info 1 /OUTPUT 1 "stall_flag_ex_out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 32 "rs"
    .port_info 4 /INPUT 32 "rt"
    .port_info 5 /INPUT 32 "sign_ext"
    .port_info 6 /INPUT 1 "ALUSrc"
    .port_info 7 /INPUT 2 "ALUOp"
    .port_info 8 /INPUT 1 "branch"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /OUTPUT 1 "zero"
    .port_info 11 /OUTPUT 32 "address"
    .port_info 12 /OUTPUT 32 "resultOut"
    .port_info 13 /OUTPUT 32 "offset"
P_0x55f4cf467d00 .param/l "ADD" 0 8 52, C4<000000>;
P_0x55f4cf467d40 .param/l "ADDI" 0 8 49, C4<00>;
P_0x55f4cf467d80 .param/l "BEQ" 0 8 50, C4<01>;
P_0x55f4cf467dc0 .param/l "LW" 0 8 47, C4<00>;
P_0x55f4cf467e00 .param/l "MUL" 0 8 54, C4<000001>;
P_0x55f4cf467e40 .param/l "RType" 0 8 51, C4<10>;
P_0x55f4cf467e80 .param/l "SUB" 0 8 53, C4<000010>;
P_0x55f4cf467ec0 .param/l "SW" 0 8 48, C4<00>;
L_0x55f4cf4218e0 .functor BUFZ 32, v0x55f4cf4d55b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f4cf4d3120_0 .var "ALUControl", 3 0;
v0x55f4cf4d3200_0 .net "ALUOp", 1 0, v0x55f4cf4d4810_0;  alias, 1 drivers
v0x55f4cf4d32e0_0 .net "ALUSrc", 0 0, v0x55f4cf4d49a0_0;  alias, 1 drivers
v0x55f4cf4d33b0_0 .var "address", 31 0;
v0x55f4cf4d3490_0 .net "branch", 0 0, v0x55f4cf4d4b60_0;  alias, 1 drivers
v0x55f4cf4d35a0_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4d3640_0 .net "data1", 31 0, L_0x55f4cf4218e0;  1 drivers
v0x55f4cf4d3720_0 .var "data2", 31 0;
v0x55f4cf4d3800_0 .net "funct", 5 0, L_0x55f4cf4e03e0;  1 drivers
v0x55f4cf4d38e0_0 .var "offset", 31 0;
v0x55f4cf4d39c0_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
v0x55f4cf4d3a60_0 .var "result", 31 0;
v0x55f4cf4d3b40_0 .var "resultOut", 31 0;
v0x55f4cf4d3c00_0 .net "rs", 31 0, v0x55f4cf4d55b0_0;  alias, 1 drivers
v0x55f4cf4d3cc0_0 .net "rt", 31 0, v0x55f4cf4d5680_0;  alias, 1 drivers
v0x55f4cf4d3d80_0 .net "sign_ext", 31 0, v0x55f4cf4d5ba0_0;  alias, 1 drivers
v0x55f4cf4d3e40_0 .net "stall_flag_ex_in", 0 0, v0x55f4cf4dbc50_0;  alias, 1 drivers
v0x55f4cf4d3f00_0 .var "stall_flag_ex_out", 0 0;
v0x55f4cf4d3fd0_0 .var "zero", 0 0;
E_0x55f4cf4d2ef0/0 .event edge, v0x55f4cf4d3e40_0;
E_0x55f4cf4d2ef0/1 .event posedge, v0x55f4cf4d01d0_0;
E_0x55f4cf4d2ef0 .event/or E_0x55f4cf4d2ef0/0, E_0x55f4cf4d2ef0/1;
E_0x55f4cf4d2f50 .event edge, v0x55f4cf4d3fd0_0, v0x55f4cf4d3490_0;
E_0x55f4cf4d2fb0 .event edge, v0x55f4cf4d3720_0, v0x55f4cf4d3640_0, v0x55f4cf4d3120_0;
E_0x55f4cf4d3010/0 .event edge, v0x55f4cf4d3e40_0, v0x55f4cf4d3200_0, v0x55f4cf4d3d80_0, v0x55f4cf4d38e0_0;
E_0x55f4cf4d3010/1 .event edge, v0x55f4cf4d3800_0;
E_0x55f4cf4d3010 .event/or E_0x55f4cf4d3010/0, E_0x55f4cf4d3010/1;
E_0x55f4cf4d30b0/0 .event edge, v0x55f4cf4d3d80_0, v0x55f4cf4d1a90_0, v0x55f4cf4d32e0_0;
E_0x55f4cf4d30b0/1 .event posedge, v0x55f4cf4d01d0_0;
E_0x55f4cf4d30b0 .event/or E_0x55f4cf4d30b0/0, E_0x55f4cf4d30b0/1;
L_0x55f4cf4e03e0 .part v0x55f4cf4d5ba0_0, 0, 6;
S_0x55f4cf4d4230 .scope module, "ID_EX" "ID_EX_reg" 4 130, 9 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 5 "rd_in_id_ex"
    .port_info 6 /INPUT 1 "alu_src"
    .port_info 7 /INPUT 2 "alu_op"
    .port_info 8 /INPUT 32 "nextpc"
    .port_info 9 /INPUT 32 "reg_file_rd_data1"
    .port_info 10 /INPUT 32 "reg_file_rd_data2"
    .port_info 11 /INPUT 32 "sgn_ext_imm"
    .port_info 12 /INPUT 16 "inst_imm_field"
    .port_info 13 /OUTPUT 32 "nextpc_out"
    .port_info 14 /OUTPUT 32 "reg_file_out_data1"
    .port_info 15 /OUTPUT 32 "reg_file_out_data2"
    .port_info 16 /OUTPUT 32 "sgn_ext_imm_out"
    .port_info 17 /OUTPUT 1 "reg_write_out_id_ex"
    .port_info 18 /OUTPUT 1 "mem_to_reg_out_id_ex"
    .port_info 19 /OUTPUT 1 "mem_write_out_id_ex"
    .port_info 20 /OUTPUT 1 "mem_read_out_id_ex"
    .port_info 21 /OUTPUT 1 "branch_out_id_ex"
    .port_info 22 /OUTPUT 1 "alu_src_out_id_ex"
    .port_info 23 /OUTPUT 2 "alu_op_out_id_ex"
    .port_info 24 /INPUT 1 "clk"
    .port_info 25 /INPUT 1 "reset"
    .port_info 26 /OUTPUT 5 "rd_out_id_ex"
    .port_info 27 /INPUT 1 "stall_flag_id_ex_in"
    .port_info 28 /OUTPUT 1 "stall_flag_id_ex_out"
v0x55f4cf4d4710_0 .net "alu_op", 1 0, v0x55f4cf4d89c0_0;  alias, 1 drivers
v0x55f4cf4d4810_0 .var "alu_op_out_id_ex", 1 0;
v0x55f4cf4d48d0_0 .net "alu_src", 0 0, v0x55f4cf4d8ad0_0;  alias, 1 drivers
v0x55f4cf4d49a0_0 .var "alu_src_out_id_ex", 0 0;
v0x55f4cf4d4a70_0 .net "branch", 0 0, v0x55f4cf4d8ba0_0;  alias, 1 drivers
v0x55f4cf4d4b60_0 .var "branch_out_id_ex", 0 0;
v0x55f4cf4d4c00_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4d4ca0_0 .net "inst_imm_field", 15 0, L_0x55f4cf4e00e0;  alias, 1 drivers
v0x55f4cf4d4d40_0 .net "mem_read", 0 0, v0x55f4cf4d8ca0_0;  alias, 1 drivers
v0x55f4cf4d4e90_0 .var "mem_read_out_id_ex", 0 0;
v0x55f4cf4d4f60_0 .net "mem_to_reg", 0 0, v0x55f4cf4d8d70_0;  alias, 1 drivers
v0x55f4cf4d5000_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x55f4cf4d50d0_0 .net "mem_write", 0 0, v0x55f4cf4d8e10_0;  alias, 1 drivers
v0x55f4cf4d5170_0 .var "mem_write_out_id_ex", 0 0;
v0x55f4cf4d5240_0 .net "nextpc", 31 0, o0x7f27803742d8;  alias, 0 drivers
v0x55f4cf4d5300_0 .var "nextpc_out", 31 0;
v0x55f4cf4d53e0_0 .net "rd_in_id_ex", 4 0, v0x55f4cf4db0f0_0;  alias, 1 drivers
v0x55f4cf4d54c0_0 .var "rd_out_id_ex", 4 0;
v0x55f4cf4d55b0_0 .var "reg_file_out_data1", 31 0;
v0x55f4cf4d5680_0 .var "reg_file_out_data2", 31 0;
v0x55f4cf4d5720_0 .net "reg_file_rd_data1", 31 0, v0x55f4cf4db260_0;  alias, 1 drivers
v0x55f4cf4d5800_0 .net "reg_file_rd_data2", 31 0, v0x55f4cf4db300_0;  alias, 1 drivers
v0x55f4cf4d58e0_0 .net "reg_write", 0 0, v0x55f4cf4d9020_0;  alias, 1 drivers
v0x55f4cf4d59a0_0 .var "reg_write_out_id_ex", 0 0;
v0x55f4cf4d5a40_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
v0x55f4cf4d5ae0_0 .net "sgn_ext_imm", 31 0, v0x55f4cf4da4a0_0;  alias, 1 drivers
v0x55f4cf4d5ba0_0 .var "sgn_ext_imm_out", 31 0;
v0x55f4cf4d5c90_0 .net "stall_flag_id_ex_in", 0 0, v0x55f4cf4d5d30_0;  alias, 1 drivers
v0x55f4cf4d5d30_0 .var "stall_flag_id_ex_out", 0 0;
S_0x55f4cf4d6180 .scope module, "IF" "IF_ID_reg" 4 60, 10 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc"
    .port_info 1 /INPUT 32 "nextpc"
    .port_info 2 /INPUT 32 "inp_instn"
    .port_info 3 /OUTPUT 32 "out_instn"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "PCplus4Out"
    .port_info 6 /OUTPUT 32 "currpc_out"
    .port_info 7 /INPUT 1 "reset"
v0x55f4cf4d6420_0 .var "PCplus4Out", 31 0;
v0x55f4cf4d6520_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4d65e0_0 .net "currpc", 31 0, o0x7f27803749f8;  alias, 0 drivers
v0x55f4cf4d66b0_0 .var "currpc_out", 31 0;
v0x55f4cf4d6790_0 .var "flag_if_id", 0 0;
v0x55f4cf4d68a0_0 .net "inp_instn", 31 0, v0x55f4cf4d7160_0;  alias, 1 drivers
v0x55f4cf4d6980_0 .net "nextpc", 31 0, o0x7f27803742d8;  alias, 0 drivers
v0x55f4cf4d6a40_0 .var "out_instn", 31 0;
v0x55f4cf4d6b00_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
S_0x55f4cf4d6d30 .scope module, "IM" "Instruction_Memory" 4 47, 11 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "inp_instn"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "stall_flag_out"
v0x55f4cf4d6fc0 .array "Imemory", 1023 0, 31 0;
v0x55f4cf4d70a0_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4d7160_0 .var "inp_instn", 31 0;
v0x55f4cf4d7260_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
v0x55f4cf4d7300_0 .net "stall_flag", 0 0, v0x55f4cf4dd170_0;  1 drivers
v0x55f4cf4d73a0_0 .var "stall_flag_out", 0 0;
E_0x55f4cf4d6ee0 .event edge, v0x55f4cf4ab560_0;
E_0x55f4cf4d6f60/0 .event edge, v0x55f4cf4d7300_0, v0x55f4cf4ab560_0;
E_0x55f4cf4d6f60/1 .event posedge, v0x55f4cf4d01d0_0;
E_0x55f4cf4d6f60 .event/or E_0x55f4cf4d6f60/0, E_0x55f4cf4d6f60/1;
S_0x55f4cf4d74e0 .scope module, "WB" "WriteBack" 4 231, 12 2 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rd_in_wb"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /INPUT 32 "alu_data_out"
    .port_info 4 /INPUT 32 "dm_data_out"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 32 "wb_data"
    .port_info 7 /INPUT 1 "reset"
    .port_info 8 /OUTPUT 1 "reg_write_out_wb"
    .port_info 9 /OUTPUT 5 "rd_out_wb"
    .port_info 10 /INPUT 1 "stall_flag_wb_in"
    .port_info 11 /OUTPUT 1 "stall_flag_wb_out"
v0x55f4cf4d77e0_0 .net "alu_data_out", 31 0, v0x55f4cf4d0a00_0;  alias, 1 drivers
v0x55f4cf4d78c0_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4d7960_0 .net "dm_data_out", 31 0, v0x55f4cf4d1110_0;  alias, 1 drivers
v0x55f4cf4d7a60_0 .var/i "i", 31 0;
v0x55f4cf4d7b00_0 .net "mem_to_reg", 0 0, v0x55f4cf4d0df0_0;  alias, 1 drivers
v0x55f4cf4d7bf0_0 .net "rd_in_wb", 4 0, v0x55f4cf4d0f70_0;  alias, 1 drivers
v0x55f4cf4d7cc0_0 .var "rd_out_wb", 4 0;
v0x55f4cf4d7d80_0 .net "reg_write", 0 0, v0x55f4cf4d1290_0;  alias, 1 drivers
v0x55f4cf4d7e50_0 .var "reg_write_out_wb", 0 0;
v0x55f4cf4d7f80_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
v0x55f4cf4d8020_0 .net "stall_flag_wb_in", 0 0, v0x55f4cf4d04d0_0;  alias, 1 drivers
v0x55f4cf4d80f0_0 .var "stall_flag_wb_out", 0 0;
v0x55f4cf4d8190_0 .var "wb_data", 31 0;
S_0x55f4cf4d83f0 .scope module, "cu" "ControlUnit" 4 77, 13 1 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "reg_dst"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "mem_read"
    .port_info 4 /OUTPUT 1 "mem_to_reg"
    .port_info 5 /OUTPUT 2 "alu_op"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_write"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "stall_flag_cu_in"
P_0x55f4cf4b7e90 .param/l "ADDI" 0 13 13, C4<000100>;
P_0x55f4cf4b7ed0 .param/l "BEQ" 0 13 12, C4<000011>;
P_0x55f4cf4b7f10 .param/l "LW" 0 13 10, C4<000001>;
P_0x55f4cf4b7f50 .param/l "RType" 0 13 9, C4<000000>;
P_0x55f4cf4b7f90 .param/l "SW" 0 13 11, C4<000010>;
v0x55f4cf4d89c0_0 .var "alu_op", 1 0;
v0x55f4cf4d8ad0_0 .var "alu_src", 0 0;
v0x55f4cf4d8ba0_0 .var "branch", 0 0;
v0x55f4cf4d8ca0_0 .var "mem_read", 0 0;
v0x55f4cf4d8d70_0 .var "mem_to_reg", 0 0;
v0x55f4cf4d8e10_0 .var "mem_write", 0 0;
v0x55f4cf4d8ee0_0 .net "opcode", 5 0, L_0x55f4cf4dfdc0;  alias, 1 drivers
v0x55f4cf4d8f80_0 .var "reg_dst", 0 0;
v0x55f4cf4d9020_0 .var "reg_write", 0 0;
v0x55f4cf4d9180_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
v0x55f4cf4d9220_0 .net "stall_flag_cu_in", 0 0, v0x55f4cf4dd170_0;  alias, 1 drivers
E_0x55f4cf4d8960 .event edge, v0x55f4cf4d7300_0, v0x55f4cf4d8ee0_0;
S_0x55f4cf4d9390 .scope module, "tb" "instruction_decoder" 4 101, 14 8 0, S_0x55f4cf4114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag_id_in"
    .port_info 1 /OUTPUT 1 "stall_flag_id_out"
    .port_info 2 /INPUT 1 "reg_write_cu"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 5 "inst_read_reg_addr1"
    .port_info 6 /INPUT 5 "inst_read_reg_addr2"
    .port_info 7 /INPUT 5 "rd"
    .port_info 8 /INPUT 32 "reg_wr_data"
    .port_info 9 /INPUT 16 "inst_imm_field"
    .port_info 10 /INPUT 1 "reg_dst"
    .port_info 11 /INPUT 1 "reg_write"
    .port_info 12 /OUTPUT 32 "reg_file_rd_data1"
    .port_info 13 /OUTPUT 32 "reg_file_rd_data2"
    .port_info 14 /OUTPUT 16 "imm_field_wo_sgn_ext"
    .port_info 15 /OUTPUT 32 "sgn_ext_imm"
    .port_info 16 /OUTPUT 32 "imm_sgn_ext_lft_shft"
    .port_info 17 /OUTPUT 5 "rd_out_id"
    .port_info 18 /INPUT 5 "reg_wr_addr_wb"
v0x55f4cf4da650_0 .net *"_s2", 29 0, L_0x55f4cf4e0210;  1 drivers
L_0x7f278032a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f4cf4da730_0 .net *"_s4", 1 0, L_0x7f278032a018;  1 drivers
v0x55f4cf4da810_0 .net "clk", 0 0, v0x55f4cf4dca20_0;  alias, 1 drivers
v0x55f4cf4da9f0_0 .var "flag_reg_wr_addr", 4 0;
v0x55f4cf4daab0_0 .var "flag_reg_wr_addr_wb", 4 0;
v0x55f4cf4dabe0_0 .var "imm_field_wo_sgn_ext", 15 0;
v0x55f4cf4dacc0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x55f4cf4e0340;  alias, 1 drivers
v0x55f4cf4dada0_0 .net "inst_imm_field", 15 0, L_0x55f4cf4e00e0;  alias, 1 drivers
v0x55f4cf4daeb0_0 .net "inst_read_reg_addr1", 4 0, L_0x55f4cf4dfeb0;  alias, 1 drivers
v0x55f4cf4daf90_0 .net "inst_read_reg_addr2", 4 0, L_0x55f4cf4dffa0;  alias, 1 drivers
v0x55f4cf4db050_0 .net "rd", 4 0, L_0x55f4cf4e0040;  alias, 1 drivers
v0x55f4cf4db0f0_0 .var "rd_out_id", 4 0;
v0x55f4cf4db1c0_0 .net "reg_dst", 0 0, v0x55f4cf4d8f80_0;  alias, 1 drivers
v0x55f4cf4db260_0 .var "reg_file_rd_data1", 31 0;
v0x55f4cf4db300_0 .var "reg_file_rd_data2", 31 0;
v0x55f4cf4db3d0_0 .net "reg_wr_addr", 4 0, v0x55f4cf4d9e40_0;  1 drivers
v0x55f4cf4db4a0_0 .net "reg_wr_addr_wb", 4 0, v0x55f4cf4d7cc0_0;  alias, 1 drivers
v0x55f4cf4db680_0 .net "reg_wr_data", 31 0, v0x55f4cf4d8190_0;  alias, 1 drivers
v0x55f4cf4db750_0 .net "reg_write", 0 0, v0x55f4cf4d7e50_0;  alias, 1 drivers
v0x55f4cf4db820_0 .net "reg_write_cu", 0 0, v0x55f4cf4d9020_0;  alias, 1 drivers
v0x55f4cf4db910_0 .net "reset", 0 0, v0x55f4cf4df590_0;  alias, 1 drivers
v0x55f4cf4dbac0_0 .net "sgn_ext_imm", 31 0, v0x55f4cf4da4a0_0;  alias, 1 drivers
v0x55f4cf4dbbb0_0 .net "stall_flag_id_in", 0 0, v0x55f4cf4dd170_0;  alias, 1 drivers
v0x55f4cf4dbc50_0 .var "stall_flag_id_out", 0 0;
E_0x55f4cf4d9780/0 .event edge, v0x55f4cf4d9e40_0;
E_0x55f4cf4d9780/1 .event negedge, v0x55f4cf4d01d0_0;
E_0x55f4cf4d9780 .event/or E_0x55f4cf4d9780/0, E_0x55f4cf4d9780/1;
E_0x55f4cf4d9800/0 .event edge, v0x55f4cf4d7300_0, v0x55f4cf4d9c90_0, v0x55f4cf4daeb0_0;
E_0x55f4cf4d9800/1 .event posedge, v0x55f4cf4d01d0_0;
E_0x55f4cf4d9800 .event/or E_0x55f4cf4d9800/0, E_0x55f4cf4d9800/1;
L_0x55f4cf4e0210 .part v0x55f4cf4da4a0_0, 0, 30;
L_0x55f4cf4e0340 .concat [ 2 30 0 0], L_0x7f278032a018, L_0x55f4cf4e0210;
S_0x55f4cf4d9870 .scope module, "reg_wr_mux" "Mux2_1_5" 14 62, 15 1 0, S_0x55f4cf4d9390;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp1"
    .port_info 1 /INPUT 5 "inp2"
    .port_info 2 /INPUT 1 "stall_flag"
    .port_info 3 /INPUT 1 "cs"
    .port_info 4 /OUTPUT 5 "out"
v0x55f4cf4d9ba0_0 .net "cs", 0 0, v0x55f4cf4d8f80_0;  alias, 1 drivers
v0x55f4cf4d9c90_0 .net "inp1", 4 0, L_0x55f4cf4dffa0;  alias, 1 drivers
v0x55f4cf4d9d50_0 .net "inp2", 4 0, L_0x55f4cf4e0040;  alias, 1 drivers
v0x55f4cf4d9e40_0 .var "out", 4 0;
v0x55f4cf4d9f20_0 .net "stall_flag", 0 0, v0x55f4cf4dd170_0;  alias, 1 drivers
E_0x55f4cf4d9b10 .event edge, v0x55f4cf4d7300_0, v0x55f4cf4d8f80_0, v0x55f4cf4d9d50_0, v0x55f4cf4d9c90_0;
S_0x55f4cf4da100 .scope module, "signExtend" "SignExtend" 14 72, 16 1 0, S_0x55f4cf4d9390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag"
    .port_info 1 /INPUT 16 "inp"
    .port_info 2 /OUTPUT 32 "out"
v0x55f4cf4da3c0_0 .net "inp", 15 0, L_0x55f4cf4e00e0;  alias, 1 drivers
v0x55f4cf4da4a0_0 .var "out", 31 0;
v0x55f4cf4da540_0 .net "stall_flag", 0 0, v0x55f4cf4dd170_0;  alias, 1 drivers
E_0x55f4cf4da340 .event edge, v0x55f4cf4d7300_0, v0x55f4cf4d4ca0_0;
    .scope S_0x55f4cf40ea00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f4cf4ab560_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55f4cf40df60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4af7e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x55f4cf4d6d30;
T_2 ;
    %vpi_call 11 16 "$readmemb", "m.bin", v0x55f4cf4d6fc0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f4cf4d6d30;
T_3 ;
    %wait E_0x55f4cf4d6f60;
    %load/vec4 v0x55f4cf4d7300_0;
    %assign/vec4 v0x55f4cf4d73a0_0, 0;
    %vpi_call 11 35 "$display", "Vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv", v0x55f4cf4d73a0_0 {0 0 0};
    %load/vec4 v0x55f4cf4d7300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %delay 20000, 0;
    %vpi_call 11 42 "$display", "time=%3d, inp_instn=%b, pc,\012", $time, v0x55f4cf4d7160_0, v0x55f4cf4ab560_0 {0 0 0};
    %load/vec4 v0x55f4cf4ab560_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x55f4cf4d6fc0, 4;
    %store/vec4 v0x55f4cf4d7160_0, 0, 32;
    %load/vec4 v0x55f4cf4ab560_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f4cf4ab560_0, 0, 32;
    %vpi_call 11 46 "$display", "if flag", v0x55f4cf4d7300_0 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f4cf4d6d30;
T_4 ;
    %wait E_0x55f4cf4d6ee0;
    %load/vec4 v0x55f4cf4ab560_0;
    %cmpi/e 60, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 11 52 "$finish" {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f4cf4d6180;
T_5 ;
    %wait E_0x55f4cf4b9cf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4cf4d6790_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f4cf4d6180;
T_6 ;
    %wait E_0x55f4cf4b9f70;
    %load/vec4 v0x55f4cf4d68a0_0;
    %assign/vec4 v0x55f4cf4d6a40_0, 0;
    %load/vec4 v0x55f4cf4d6980_0;
    %assign/vec4 v0x55f4cf4d6420_0, 0;
    %load/vec4 v0x55f4cf4d65e0_0;
    %assign/vec4 v0x55f4cf4d66b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f4cf4d83f0;
T_7 ;
    %wait E_0x55f4cf4b9cf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8d70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f4cf4d89c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d9020_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f4cf4d83f0;
T_8 ;
    %wait E_0x55f4cf4d8960;
    %load/vec4 v0x55f4cf4d9220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55f4cf4d8ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d9020_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f4cf4d89c0_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d9020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f4cf4d89c0_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d9020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f4cf4d89c0_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d9020_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f4cf4d89c0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d9020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f4cf4d89c0_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f4cf4d9870;
T_9 ;
    %wait E_0x55f4cf4d9b10;
    %load/vec4 v0x55f4cf4d9f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55f4cf4d9ba0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x55f4cf4d9c90_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x55f4cf4d9ba0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x55f4cf4d9d50_0;
    %jmp/1 T_9.5, 9;
T_9.4 ; End of true expr.
    %pushi/vec4 31, 31, 5;
    %jmp/0 T_9.5, 9;
 ; End of false expr.
    %blend;
T_9.5;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x55f4cf4d9e40_0, 0, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f4cf4da100;
T_10 ;
    %wait E_0x55f4cf4da340;
    %load/vec4 v0x55f4cf4da540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55f4cf4da3c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55f4cf4da3c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0x55f4cf4da3c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_10.4, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55f4cf4da3c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.5, 9;
T_10.4 ; End of true expr.
    %pushi/vec4 65535, 65535, 32;
    %jmp/0 T_10.5, 9;
 ; End of false expr.
    %blend;
T_10.5;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %store/vec4 v0x55f4cf4da4a0_0, 0, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f4cf4d9390;
T_11 ;
    %wait E_0x55f4cf4b9f70;
    %load/vec4 v0x55f4cf4dbbb0_0;
    %store/vec4 v0x55f4cf4dbc50_0, 0, 1;
    %load/vec4 v0x55f4cf4daeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f4cf4afd20, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55f4cf4daf90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f4cf4afd20, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4dbc50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4dbc50_0, 0;
T_11.1 ;
    %vpi_call 14 82 "$display", "id flag", v0x55f4cf4dbbb0_0 {0 0 0};
    %load/vec4 v0x55f4cf4dbc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55f4cf4ab560_0;
    %subi 4, 0, 32;
    %store/vec4 v0x55f4cf4ab560_0, 0, 32;
T_11.2 ;
    %vpi_call 14 87 "$display", "TESTINGGGGGGGGGGGGGGGG" {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f4cf4d9390;
T_12 ;
    %wait E_0x55f4cf4d9800;
    %load/vec4 v0x55f4cf4dbbb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55f4cf4daeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f4cf4af7e0, 4;
    %assign/vec4 v0x55f4cf4db260_0, 0;
    %load/vec4 v0x55f4cf4daf90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f4cf4af7e0, 4;
    %assign/vec4 v0x55f4cf4db300_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f4cf4d9390;
T_13 ;
    %wait E_0x55f4cf4da340;
    %load/vec4 v0x55f4cf4dbbb0_0;
    %store/vec4 v0x55f4cf4dbc50_0, 0, 1;
    %vpi_call 14 114 "$display", "id flag", v0x55f4cf4dbc50_0 {0 0 0};
    %load/vec4 v0x55f4cf4dbc50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55f4cf4dada0_0;
    %assign/vec4 v0x55f4cf4dabe0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f4cf4d9390;
T_14 ;
    %wait E_0x55f4cf4d9780;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4dbbb0_0;
    %store/vec4 v0x55f4cf4dbc50_0, 0, 1;
    %load/vec4 v0x55f4cf4db3d0_0;
    %assign/vec4 v0x55f4cf4da9f0_0, 0;
    %load/vec4 v0x55f4cf4db4a0_0;
    %assign/vec4 v0x55f4cf4daab0_0, 0;
    %load/vec4 v0x55f4cf4db3d0_0;
    %assign/vec4 v0x55f4cf4db0f0_0, 0;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4db820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55f4cf4db3d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4afd20, 0, 4;
T_14.0 ;
    %vpi_call 14 174 "$display", "id flag", v0x55f4cf4dbc50_0 {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f4cf4d4230;
T_15 ;
    %wait E_0x55f4cf4b9cf0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f4cf4d4230;
T_16 ;
    %wait E_0x55f4cf4b9f70;
    %load/vec4 v0x55f4cf4d5240_0;
    %assign/vec4 v0x55f4cf4d5300_0, 0;
    %load/vec4 v0x55f4cf4d4a70_0;
    %assign/vec4 v0x55f4cf4d4b60_0, 0;
    %load/vec4 v0x55f4cf4d5720_0;
    %assign/vec4 v0x55f4cf4d55b0_0, 0;
    %load/vec4 v0x55f4cf4d5800_0;
    %assign/vec4 v0x55f4cf4d5680_0, 0;
    %load/vec4 v0x55f4cf4d5ae0_0;
    %assign/vec4 v0x55f4cf4d5ba0_0, 0;
    %load/vec4 v0x55f4cf4d53e0_0;
    %assign/vec4 v0x55f4cf4d54c0_0, 0;
    %load/vec4 v0x55f4cf4d58e0_0;
    %assign/vec4 v0x55f4cf4d59a0_0, 0;
    %load/vec4 v0x55f4cf4d4f60_0;
    %assign/vec4 v0x55f4cf4d5000_0, 0;
    %load/vec4 v0x55f4cf4d50d0_0;
    %assign/vec4 v0x55f4cf4d5170_0, 0;
    %load/vec4 v0x55f4cf4d4d40_0;
    %assign/vec4 v0x55f4cf4d4e90_0, 0;
    %load/vec4 v0x55f4cf4d48d0_0;
    %assign/vec4 v0x55f4cf4d49a0_0, 0;
    %load/vec4 v0x55f4cf4d4710_0;
    %assign/vec4 v0x55f4cf4d4810_0, 0;
    %load/vec4 v0x55f4cf4d5c90_0;
    %assign/vec4 v0x55f4cf4d5d30_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f4cf4d4230;
T_17 ;
    %wait E_0x55f4cf4b9f70;
    %vpi_call 9 49 "$display", "ID_EX", v0x55f4cf4d54c0_0 {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f4cf4d2870;
T_18 ;
    %wait E_0x55f4cf4d30b0;
    %load/vec4 v0x55f4cf4d3e40_0;
    %store/vec4 v0x55f4cf4d3f00_0, 0, 1;
    %load/vec4 v0x55f4cf4d3e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4d32e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x55f4cf4d3cc0_0;
    %assign/vec4 v0x55f4cf4d3720_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55f4cf4d3d80_0;
    %assign/vec4 v0x55f4cf4d3720_0, 0;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f4cf4d2870;
T_19 ;
    %wait E_0x55f4cf4d3010;
    %load/vec4 v0x55f4cf4d3e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4d3200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f4cf4d3120_0, 0, 4;
    %load/vec4 v0x55f4cf4d3d80_0;
    %store/vec4 v0x55f4cf4d38e0_0, 0, 32;
    %load/vec4 v0x55f4cf4d38e0_0;
    %store/vec4 v0x55f4cf4d3720_0, 0, 32;
    %jmp T_19.7;
T_19.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f4cf4d3120_0, 0, 4;
    %load/vec4 v0x55f4cf4d3d80_0;
    %store/vec4 v0x55f4cf4d38e0_0, 0, 32;
    %load/vec4 v0x55f4cf4d38e0_0;
    %store/vec4 v0x55f4cf4d3720_0, 0, 32;
    %jmp T_19.7;
T_19.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f4cf4d3120_0, 0, 4;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f4cf4d3120_0, 0, 4;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x55f4cf4d3800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %jmp T_19.11;
T_19.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f4cf4d3120_0, 0, 4;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f4cf4d3120_0, 0, 4;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f4cf4d3120_0, 0, 4;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55f4cf4d2870;
T_20 ;
    %wait E_0x55f4cf4b9cf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d3fd0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f4cf4d2870;
T_21 ;
    %wait E_0x55f4cf4d2fb0;
    %load/vec4 v0x55f4cf4d3e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4d3640_0;
    %load/vec4 v0x55f4cf4d3720_0;
    %cmp/e;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4d3fd0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d3fd0_0, 0;
T_21.3 ;
    %load/vec4 v0x55f4cf4d3120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %jmp T_21.7;
T_21.4 ;
    %vpi_call 8 129 "$display", "data1=%d, data2=%d \012", v0x55f4cf4d3640_0, v0x55f4cf4d3720_0 {0 0 0};
    %load/vec4 v0x55f4cf4d3640_0;
    %load/vec4 v0x55f4cf4d3720_0;
    %add;
    %assign/vec4 v0x55f4cf4d3a60_0, 0;
    %jmp T_21.7;
T_21.5 ;
    %load/vec4 v0x55f4cf4d3640_0;
    %load/vec4 v0x55f4cf4d3720_0;
    %sub;
    %assign/vec4 v0x55f4cf4d3a60_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x55f4cf4d3640_0;
    %load/vec4 v0x55f4cf4d3720_0;
    %mul;
    %assign/vec4 v0x55f4cf4d3a60_0, 0;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55f4cf4d3490_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f4cf4d3fd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %vpi_call 8 149 "$display", "hello" {0 0 0};
    %load/vec4 v0x55f4cf4d3d80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f4cf4d38e0_0, 0, 32;
T_21.8 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55f4cf4d2870;
T_22 ;
    %wait E_0x55f4cf4d2f50;
    %load/vec4 v0x55f4cf4d3e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x55f4cf4d3490_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f4cf4d3fd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call 8 168 "$display", "hello" {0 0 0};
    %load/vec4 v0x55f4cf4d3d80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f4cf4d38e0_0, 0, 32;
    %load/vec4 v0x55f4cf4d38e0_0;
    %load/vec4 v0x55f4cf4ab560_0;
    %add;
    %store/vec4 v0x55f4cf4d33b0_0, 0, 32;
    %load/vec4 v0x55f4cf4d33b0_0;
    %store/vec4 v0x55f4cf4ab560_0, 0, 32;
T_22.2 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55f4cf4d2870;
T_23 ;
    %wait E_0x55f4cf4d2ef0;
    %load/vec4 v0x55f4cf4d3e40_0;
    %store/vec4 v0x55f4cf4d3f00_0, 0, 1;
    %vpi_call 8 179 "$display", "SSSSSSSSSSSSSSSS\012 ex flag", v0x55f4cf4d3e40_0 {0 0 0};
    %load/vec4 v0x55f4cf4d3e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x55f4cf4d3a60_0;
    %assign/vec4 v0x55f4cf4d3b40_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55f4cf4d2870;
T_24 ;
    %wait E_0x55f4cf4b9f70;
    %vpi_call 8 188 "$display", "EX", v0x55f4cf4d3b40_0 {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f4cf4d1590;
T_25 ;
    %wait E_0x55f4cf4b9cf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4cf4d1d80_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f4cf4d1590;
T_26 ;
    %wait E_0x55f4cf4b9f70;
    %load/vec4 v0x55f4cf4d22c0_0;
    %assign/vec4 v0x55f4cf4d2380_0, 0;
    %load/vec4 v0x55f4cf4d1e20_0;
    %assign/vec4 v0x55f4cf4d1ee0_0, 0;
    %load/vec4 v0x55f4cf4d2150_0;
    %assign/vec4 v0x55f4cf4d21f0_0, 0;
    %load/vec4 v0x55f4cf4d18a0_0;
    %assign/vec4 v0x55f4cf4d1980_0, 0;
    %load/vec4 v0x55f4cf4d1a90_0;
    %assign/vec4 v0x55f4cf4d1b50_0, 0;
    %load/vec4 v0x55f4cf4d1f80_0;
    %assign/vec4 v0x55f4cf4d20b0_0, 0;
    %load/vec4 v0x55f4cf4d2470_0;
    %assign/vec4 v0x55f4cf4d2510_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55f4cf4d1590;
T_27 ;
    %wait E_0x55f4cf4b9f70;
    %vpi_call 7 31 "$display", "EX_DM", v0x55f4cf4d2380_0 {0 0 0};
    %jmp T_27;
    .thread T_27;
    .scope S_0x55f4cf4cfce0;
T_28 ;
    %wait E_0x55f4cf4b9cf0;
    %load/vec4 v0x55f4cf4d0410_0;
    %store/vec4 v0x55f4cf4d04d0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f4cf4cfce0;
T_29 ;
    %wait E_0x55f4cf3e1970;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4d0410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x55f4cf4b09d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.2, 4;
    %ix/getv 4, v0x55f4cf4b0620_0;
    %load/vec4a v0x55f4cf4d0290, 4;
    %assign/vec4 v0x55f4cf458c20_0, 0;
T_29.2 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55f4cf4cfce0;
T_30 ;
    %wait E_0x55f4cf44b260;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4d0410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x55f4cf4b4aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x55f4cf4d00a0_0;
    %ix/getv 3, v0x55f4cf4b0620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f4cf4d0290, 0, 4;
T_30.2 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f4cf4d06b0;
T_31 ;
    %wait E_0x55f4cf4d09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4cf4d0c60_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55f4cf4d06b0;
T_32 ;
    %wait E_0x55f4cf4b9f70;
    %load/vec4 v0x55f4cf4d0e90_0;
    %assign/vec4 v0x55f4cf4d0f70_0, 0;
    %load/vec4 v0x55f4cf4d0d00_0;
    %assign/vec4 v0x55f4cf4d0df0_0, 0;
    %load/vec4 v0x55f4cf4d11d0_0;
    %assign/vec4 v0x55f4cf4d1290_0, 0;
    %load/vec4 v0x55f4cf4d1050_0;
    %assign/vec4 v0x55f4cf4d1110_0, 0;
    %load/vec4 v0x55f4cf4d0b00_0;
    %assign/vec4 v0x55f4cf4d0a00_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55f4cf4d06b0;
T_33 ;
    %wait E_0x55f4cf4b9f70;
    %vpi_call 6 30 "$display", "DM_WB", v0x55f4cf4d0a00_0, " ", v0x55f4cf4d0f70_0 {0 0 0};
    %jmp T_33;
    .thread T_33;
    .scope S_0x55f4cf4d74e0;
T_34 ;
    %wait E_0x55f4cf4b9f70;
    %load/vec4 v0x55f4cf4d8020_0;
    %store/vec4 v0x55f4cf4d80f0_0, 0, 1;
    %load/vec4 v0x55f4cf4d80f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x55f4cf4d7bf0_0;
    %assign/vec4 v0x55f4cf4d7cc0_0, 0;
    %load/vec4 v0x55f4cf4d7d80_0;
    %assign/vec4 v0x55f4cf4d7e50_0, 0;
    %load/vec4 v0x55f4cf4d7b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %load/vec4 v0x55f4cf4d7960_0;
    %assign/vec4 v0x55f4cf4d8190_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55f4cf4d77e0_0;
    %assign/vec4 v0x55f4cf4d8190_0, 0;
T_34.3 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55f4cf4d74e0;
T_35 ;
    %wait E_0x55f4cf44b260;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4d7d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0x55f4cf4d8190_0;
    %load/vec4 v0x55f4cf4d7cc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55f4cf4af7e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55f4cf4d7cc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55f4cf4afd20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4d80f0_0, 0;
    %delay 1000, 0;
    %load/vec4 v0x55f4cf4d7cc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f4cf4af7e0, 4;
    %vpi_call 12 55 "$display", "time=%3d, ans=%b addr=%b data=%b \012", $time, S<0,vec4,u32>, v0x55f4cf4d7cc0_0, v0x55f4cf4d8190_0 {1 0 0};
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f4cf4d74e0;
T_36 ;
    %wait E_0x55f4cf4b9f70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f4cf4d7a60_0, 0, 32;
T_36.0 ;
    %load/vec4 v0x55f4cf4d7a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_call 12 62 "$display", "Register ", v0x55f4cf4d7a60_0, " ", &A<v0x55f4cf4af7e0, v0x55f4cf4d7a60_0 > {0 0 0};
    %load/vec4 v0x55f4cf4d7a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f4cf4d7a60_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55f4cf4d74e0;
T_37 ;
    %wait E_0x55f4cf4b9f70;
    %vpi_call 12 66 "$display", "Writeback ", v0x55f4cf4d7cc0_0, " ", v0x55f4cf4d8190_0 {0 0 0};
    %jmp T_37;
    .thread T_37;
    .scope S_0x55f4cf4114b0;
T_38 ;
    %wait E_0x55f4cf44b150;
    %vpi_call 4 184 "$display", "ex flag", v0x55f4cf4dcb60_0 {0 0 0};
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55f4cf4114b0;
T_39 ;
    %wait E_0x55f4cf44b150;
    %vpi_call 4 216 "$display", "dm flag", v0x55f4cf4dcb60_0 {0 0 0};
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55f4cf4114b0;
T_40 ;
    %wait E_0x55f4cf44bac0;
    %delay 10000, 0;
    %load/vec4 v0x55f4cf4dca20_0;
    %inv;
    %assign/vec4 v0x55f4cf4dca20_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55f4cf4114b0;
T_41 ;
    %vpi_call 4 254 "$monitor", "time=%3d, reg_wr_data=%d \012", $time, v0x55f4cf4df020_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55f4cf4dd170_0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4dca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4cf4df590_0, 0;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4cf4df590_0, 0;
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./PC.v";
    "./RegisterFile.v";
    "pipeline.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./write_back/write_back.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/SignExtend.v";
