`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    input [id_2  &  id_2  &  id_3  &  ~  id_2  &  id_1 : id_2] id_4,
    input [1 : id_2] id_5,
    input logic id_6,
    id_7
);
  assign id_5 = id_6;
  id_8 id_9 (
      .id_8(id_4),
      .id_5(id_4),
      .id_2(id_4),
      .id_5(1),
      .id_3(1'b0)
  );
  logic id_10;
  output logic id_11;
  specify
    $width(posedge id_12[id_6] &&& id_8[1], 1, 1, id_13);
    specparam id_14 = id_12  : id_11  : id_14;
  endspecify
endmodule
