# Verilog
This is a Verilog code example (my personal practice round). I provided .v, .vvp, .vcd and also a screenshot of the testbench accordingly.
