.include "macros.inc"

.section .text, "ax"  # 0x80006940 - 0x80418B80
.global "TRKReadBuffer_ui32"
"TRKReadBuffer_ui32":
/* 8040FF4C 0040BBEC  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8040FF50 0040BBF0  7C 08 02 A6 */	mflr r0
/* 8040FF54 0040BBF4  3C C0 80 5D */	lis r6, "gTRKBigEndian"@ha
/* 8040FF58 0040BBF8  90 01 00 34 */	stw r0, 0x34(r1)
/* 8040FF5C 0040BBFC  BF 01 00 10 */	stmw r24, 0x10(r1)
/* 8040FF60 0040BC00  7C 7C 1B 78 */	mr r28, r3
/* 8040FF64 0040BC04  7C BD 2B 78 */	mr r29, r5
/* 8040FF68 0040BC08  7C 9F 23 78 */	mr r31, r4
/* 8040FF6C 0040BC0C  3B 66 20 D8 */	addi r27, r6, "gTRKBigEndian"@l
/* 8040FF70 0040BC10  3B C0 00 00 */	li r30, 0
/* 8040FF74 0040BC14  38 60 00 00 */	li r3, 0
/* 8040FF78 0040BC18  48 00 00 A0 */	b lbl_80410018
lbl_8040FF7C:
/* 8040FF7C 0040BC1C  80 1B 00 00 */	lwz r0, 0(r27)
/* 8040FF80 0040BC20  2C 00 00 00 */	cmpwi r0, 0
/* 8040FF84 0040BC24  41 82 00 0C */	beq lbl_8040FF90
/* 8040FF88 0040BC28  7F F9 FB 78 */	mr r25, r31
/* 8040FF8C 0040BC2C  48 00 00 08 */	b lbl_8040FF94
lbl_8040FF90:
/* 8040FF90 0040BC30  3B 21 00 08 */	addi r25, r1, 8
lbl_8040FF94:
/* 8040FF94 0040BC34  80 7C 00 0C */	lwz r3, 0xc(r28)
/* 8040FF98 0040BC38  3B 00 00 04 */	li r24, 4
/* 8040FF9C 0040BC3C  80 1C 00 08 */	lwz r0, 8(r28)
/* 8040FFA0 0040BC40  3B 40 00 00 */	li r26, 0
/* 8040FFA4 0040BC44  7C 03 00 50 */	subf r0, r3, r0
/* 8040FFA8 0040BC48  7C 18 00 40 */	cmplw r24, r0
/* 8040FFAC 0040BC4C  40 81 00 0C */	ble lbl_8040FFB8
/* 8040FFB0 0040BC50  3B 40 03 02 */	li r26, 0x302
/* 8040FFB4 0040BC54  7C 18 03 78 */	mr r24, r0
lbl_8040FFB8:
/* 8040FFB8 0040BC58  38 83 00 10 */	addi r4, r3, 0x10
/* 8040FFBC 0040BC5C  7F 23 CB 78 */	mr r3, r25
/* 8040FFC0 0040BC60  7F 05 C3 78 */	mr r5, r24
/* 8040FFC4 0040BC64  7C 9C 22 14 */	add r4, r28, r4
/* 8040FFC8 0040BC68  4B BF 44 D5 */	bl "TRK_memcpy"
/* 8040FFCC 0040BC6C  80 1C 00 0C */	lwz r0, 0xc(r28)
/* 8040FFD0 0040BC70  7C 00 C2 14 */	add r0, r0, r24
/* 8040FFD4 0040BC74  90 1C 00 0C */	stw r0, 0xc(r28)
/* 8040FFD8 0040BC78  80 1B 00 00 */	lwz r0, 0(r27)
/* 8040FFDC 0040BC7C  2C 00 00 00 */	cmpwi r0, 0
/* 8040FFE0 0040BC80  40 82 00 2C */	bne lbl_8041000C
/* 8040FFE4 0040BC84  2C 1A 00 00 */	cmpwi r26, 0
/* 8040FFE8 0040BC88  40 82 00 24 */	bne lbl_8041000C
/* 8040FFEC 0040BC8C  88 19 00 03 */	lbz r0, 3(r25)
/* 8040FFF0 0040BC90  98 1F 00 00 */	stb r0, 0(r31)
/* 8040FFF4 0040BC94  88 19 00 02 */	lbz r0, 2(r25)
/* 8040FFF8 0040BC98  98 1F 00 01 */	stb r0, 1(r31)
/* 8040FFFC 0040BC9C  88 19 00 01 */	lbz r0, 1(r25)
/* 80410000 0040BCA0  98 1F 00 02 */	stb r0, 2(r31)
/* 80410004 0040BCA4  88 19 00 00 */	lbz r0, 0(r25)
/* 80410008 0040BCA8  98 1F 00 03 */	stb r0, 3(r31)
lbl_8041000C:
/* 8041000C 0040BCAC  7F 43 D3 78 */	mr r3, r26
/* 80410010 0040BCB0  3B FF 00 04 */	addi r31, r31, 4
/* 80410014 0040BCB4  3B DE 00 01 */	addi r30, r30, 1
lbl_80410018:
/* 80410018 0040BCB8  2C 03 00 00 */	cmpwi r3, 0
/* 8041001C 0040BCBC  40 82 00 0C */	bne lbl_80410028
/* 80410020 0040BCC0  7C 1E E8 00 */	cmpw r30, r29
/* 80410024 0040BCC4  41 80 FF 58 */	blt lbl_8040FF7C
lbl_80410028:
/* 80410028 0040BCC8  BB 01 00 10 */	lmw r24, 0x10(r1)
/* 8041002C 0040BCCC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80410030 0040BCD0  7C 08 03 A6 */	mtlr r0
/* 80410034 0040BCD4  38 21 00 30 */	addi r1, r1, 0x30
/* 80410038 0040BCD8  4E 80 00 20 */	blr

.global "TRKReadBuffer_ui8"
"TRKReadBuffer_ui8":
/* 8041003C 0040BCDC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80410040 0040BCE0  7C 08 02 A6 */	mflr r0
/* 80410044 0040BCE4  90 01 00 24 */	stw r0, 0x24(r1)
/* 80410048 0040BCE8  BF 41 00 08 */	stmw r26, 8(r1)
/* 8041004C 0040BCEC  7C 7A 1B 78 */	mr r26, r3
/* 80410050 0040BCF0  7C 9B 23 78 */	mr r27, r4
/* 80410054 0040BCF4  7C BC 2B 78 */	mr r28, r5
/* 80410058 0040BCF8  3B A0 00 00 */	li r29, 0
/* 8041005C 0040BCFC  38 60 00 00 */	li r3, 0
/* 80410060 0040BD00  48 00 00 50 */	b lbl_804100B0
lbl_80410064:
/* 80410064 0040BD04  80 7A 00 0C */	lwz r3, 0xc(r26)
/* 80410068 0040BD08  3B C0 00 01 */	li r30, 1
/* 8041006C 0040BD0C  80 1A 00 08 */	lwz r0, 8(r26)
/* 80410070 0040BD10  3B E0 00 00 */	li r31, 0
/* 80410074 0040BD14  7C 03 00 50 */	subf r0, r3, r0
/* 80410078 0040BD18  7C 1E 00 40 */	cmplw r30, r0
/* 8041007C 0040BD1C  40 81 00 0C */	ble lbl_80410088
/* 80410080 0040BD20  3B E0 03 02 */	li r31, 0x302
/* 80410084 0040BD24  7C 1E 03 78 */	mr r30, r0
lbl_80410088:
/* 80410088 0040BD28  38 83 00 10 */	addi r4, r3, 0x10
/* 8041008C 0040BD2C  7F C5 F3 78 */	mr r5, r30
/* 80410090 0040BD30  7C 7B EA 14 */	add r3, r27, r29
/* 80410094 0040BD34  7C 9A 22 14 */	add r4, r26, r4
/* 80410098 0040BD38  4B BF 44 05 */	bl "TRK_memcpy"
/* 8041009C 0040BD3C  80 1A 00 0C */	lwz r0, 0xc(r26)
/* 804100A0 0040BD40  7F E3 FB 78 */	mr r3, r31
/* 804100A4 0040BD44  3B BD 00 01 */	addi r29, r29, 1
/* 804100A8 0040BD48  7C 00 F2 14 */	add r0, r0, r30
/* 804100AC 0040BD4C  90 1A 00 0C */	stw r0, 0xc(r26)
lbl_804100B0:
/* 804100B0 0040BD50  2C 03 00 00 */	cmpwi r3, 0
/* 804100B4 0040BD54  40 82 00 0C */	bne lbl_804100C0
/* 804100B8 0040BD58  7C 1D E0 00 */	cmpw r29, r28
/* 804100BC 0040BD5C  41 80 FF A8 */	blt lbl_80410064
lbl_804100C0:
/* 804100C0 0040BD60  BB 41 00 08 */	lmw r26, 8(r1)
/* 804100C4 0040BD64  80 01 00 24 */	lwz r0, 0x24(r1)
/* 804100C8 0040BD68  7C 08 03 A6 */	mtlr r0
/* 804100CC 0040BD6C  38 21 00 20 */	addi r1, r1, 0x20
/* 804100D0 0040BD70  4E 80 00 20 */	blr

.global "TRKReadBuffer1_ui64"
"TRKReadBuffer1_ui64":
/* 804100D4 0040BD74  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 804100D8 0040BD78  7C 08 02 A6 */	mflr r0
/* 804100DC 0040BD7C  3C A0 80 5D */	lis r5, "gTRKBigEndian"@ha
/* 804100E0 0040BD80  90 01 00 34 */	stw r0, 0x34(r1)
/* 804100E4 0040BD84  BF 61 00 1C */	stmw r27, 0x1c(r1)
/* 804100E8 0040BD88  7C 7B 1B 78 */	mr r27, r3
/* 804100EC 0040BD8C  7C 9E 23 78 */	mr r30, r4
/* 804100F0 0040BD90  80 05 20 D8 */	lwz r0, "gTRKBigEndian"@l(r5)
/* 804100F4 0040BD94  2C 00 00 00 */	cmpwi r0, 0
/* 804100F8 0040BD98  41 82 00 0C */	beq lbl_80410104
/* 804100FC 0040BD9C  7F DF F3 78 */	mr r31, r30
/* 80410100 0040BDA0  48 00 00 08 */	b lbl_80410108
lbl_80410104:
/* 80410104 0040BDA4  3B E1 00 08 */	addi r31, r1, 8
lbl_80410108:
/* 80410108 0040BDA8  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 8041010C 0040BDAC  3B 80 00 08 */	li r28, 8
/* 80410110 0040BDB0  80 1B 00 08 */	lwz r0, 8(r27)
/* 80410114 0040BDB4  3B A0 00 00 */	li r29, 0
/* 80410118 0040BDB8  7C 03 00 50 */	subf r0, r3, r0
/* 8041011C 0040BDBC  7C 1C 00 40 */	cmplw r28, r0
/* 80410120 0040BDC0  40 81 00 0C */	ble lbl_8041012C
/* 80410124 0040BDC4  3B A0 03 02 */	li r29, 0x302
/* 80410128 0040BDC8  7C 1C 03 78 */	mr r28, r0
lbl_8041012C:
/* 8041012C 0040BDCC  38 83 00 10 */	addi r4, r3, 0x10
/* 80410130 0040BDD0  7F E3 FB 78 */	mr r3, r31
/* 80410134 0040BDD4  7F 85 E3 78 */	mr r5, r28
/* 80410138 0040BDD8  7C 9B 22 14 */	add r4, r27, r4
/* 8041013C 0040BDDC  4B BF 43 61 */	bl "TRK_memcpy"
/* 80410140 0040BDE0  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 80410144 0040BDE4  3C 60 80 5D */	lis r3, "gTRKBigEndian"@ha
/* 80410148 0040BDE8  7C 00 E2 14 */	add r0, r0, r28
/* 8041014C 0040BDEC  90 1B 00 0C */	stw r0, 0xc(r27)
/* 80410150 0040BDF0  80 03 20 D8 */	lwz r0, "gTRKBigEndian"@l(r3)
/* 80410154 0040BDF4  2C 00 00 00 */	cmpwi r0, 0
/* 80410158 0040BDF8  40 82 00 4C */	bne lbl_804101A4
/* 8041015C 0040BDFC  2C 1D 00 00 */	cmpwi r29, 0
/* 80410160 0040BE00  40 82 00 44 */	bne lbl_804101A4
/* 80410164 0040BE04  88 1F 00 07 */	lbz r0, 7(r31)
/* 80410168 0040BE08  98 1E 00 00 */	stb r0, 0(r30)
/* 8041016C 0040BE0C  88 1F 00 06 */	lbz r0, 6(r31)
/* 80410170 0040BE10  98 1E 00 01 */	stb r0, 1(r30)
/* 80410174 0040BE14  88 1F 00 05 */	lbz r0, 5(r31)
/* 80410178 0040BE18  98 1E 00 02 */	stb r0, 2(r30)
/* 8041017C 0040BE1C  88 1F 00 04 */	lbz r0, 4(r31)
/* 80410180 0040BE20  98 1E 00 03 */	stb r0, 3(r30)
/* 80410184 0040BE24  88 1F 00 03 */	lbz r0, 3(r31)
/* 80410188 0040BE28  98 1E 00 04 */	stb r0, 4(r30)
/* 8041018C 0040BE2C  88 1F 00 02 */	lbz r0, 2(r31)
/* 80410190 0040BE30  98 1E 00 05 */	stb r0, 5(r30)
/* 80410194 0040BE34  88 1F 00 01 */	lbz r0, 1(r31)
/* 80410198 0040BE38  98 1E 00 06 */	stb r0, 6(r30)
/* 8041019C 0040BE3C  88 1F 00 00 */	lbz r0, 0(r31)
/* 804101A0 0040BE40  98 1E 00 07 */	stb r0, 7(r30)
lbl_804101A4:
/* 804101A4 0040BE44  7F A3 EB 78 */	mr r3, r29
/* 804101A8 0040BE48  BB 61 00 1C */	lmw r27, 0x1c(r1)
/* 804101AC 0040BE4C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 804101B0 0040BE50  7C 08 03 A6 */	mtlr r0
/* 804101B4 0040BE54  38 21 00 30 */	addi r1, r1, 0x30
/* 804101B8 0040BE58  4E 80 00 20 */	blr

.global "TRKAppendBuffer_ui32"
"TRKAppendBuffer_ui32":
/* 804101BC 0040BE5C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 804101C0 0040BE60  7C 08 02 A6 */	mflr r0
/* 804101C4 0040BE64  3C C0 80 5D */	lis r6, "gTRKBigEndian"@ha
/* 804101C8 0040BE68  90 01 00 34 */	stw r0, 0x34(r1)
/* 804101CC 0040BE6C  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 804101D0 0040BE70  7C 7B 1B 78 */	mr r27, r3
/* 804101D4 0040BE74  7C BC 2B 78 */	mr r28, r5
/* 804101D8 0040BE78  7C 9E 23 78 */	mr r30, r4
/* 804101DC 0040BE7C  3B E6 20 D8 */	addi r31, r6, "gTRKBigEndian"@l
/* 804101E0 0040BE80  3B A0 00 00 */	li r29, 0
/* 804101E4 0040BE84  38 60 00 00 */	li r3, 0
/* 804101E8 0040BE88  48 00 00 AC */	b lbl_80410294
lbl_804101EC:
/* 804101EC 0040BE8C  80 1F 00 00 */	lwz r0, 0(r31)
/* 804101F0 0040BE90  80 7E 00 00 */	lwz r3, 0(r30)
/* 804101F4 0040BE94  2C 00 00 00 */	cmpwi r0, 0
/* 804101F8 0040BE98  90 61 00 08 */	stw r3, 8(r1)
/* 804101FC 0040BE9C  41 82 00 0C */	beq lbl_80410208
/* 80410200 0040BEA0  38 81 00 08 */	addi r4, r1, 8
/* 80410204 0040BEA4  48 00 00 28 */	b lbl_8041022C
lbl_80410208:
/* 80410208 0040BEA8  88 C1 00 0B */	lbz r6, 0xb(r1)
/* 8041020C 0040BEAC  38 81 00 0C */	addi r4, r1, 0xc
/* 80410210 0040BEB0  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 80410214 0040BEB4  88 61 00 09 */	lbz r3, 9(r1)
/* 80410218 0040BEB8  88 01 00 08 */	lbz r0, 8(r1)
/* 8041021C 0040BEBC  98 C1 00 0C */	stb r6, 0xc(r1)
/* 80410220 0040BEC0  98 A1 00 0D */	stb r5, 0xd(r1)
/* 80410224 0040BEC4  98 61 00 0E */	stb r3, 0xe(r1)
/* 80410228 0040BEC8  98 01 00 0F */	stb r0, 0xf(r1)
lbl_8041022C:
/* 8041022C 0040BECC  80 BB 00 0C */	lwz r5, 0xc(r27)
/* 80410230 0040BED0  3B 20 00 04 */	li r25, 4
/* 80410234 0040BED4  3B 40 00 00 */	li r26, 0
/* 80410238 0040BED8  20 05 08 80 */	subfic r0, r5, 0x880
/* 8041023C 0040BEDC  28 00 00 04 */	cmplwi r0, 4
/* 80410240 0040BEE0  40 80 00 0C */	bge lbl_8041024C
/* 80410244 0040BEE4  3B 40 03 01 */	li r26, 0x301
/* 80410248 0040BEE8  7C 19 03 78 */	mr r25, r0
lbl_8041024C:
/* 8041024C 0040BEEC  28 19 00 01 */	cmplwi r25, 1
/* 80410250 0040BEF0  40 82 00 14 */	bne lbl_80410264
/* 80410254 0040BEF4  88 64 00 00 */	lbz r3, 0(r4)
/* 80410258 0040BEF8  38 05 00 10 */	addi r0, r5, 0x10
/* 8041025C 0040BEFC  7C 7B 01 AE */	stbx r3, r27, r0
/* 80410260 0040BF00  48 00 00 14 */	b lbl_80410274
lbl_80410264:
/* 80410264 0040BF04  38 65 00 10 */	addi r3, r5, 0x10
/* 80410268 0040BF08  7F 25 CB 78 */	mr r5, r25
/* 8041026C 0040BF0C  7C 7B 1A 14 */	add r3, r27, r3
/* 80410270 0040BF10  4B BF 42 2D */	bl "TRK_memcpy"
lbl_80410274:
/* 80410274 0040BF14  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 80410278 0040BF18  7F 43 D3 78 */	mr r3, r26
/* 8041027C 0040BF1C  3B DE 00 04 */	addi r30, r30, 4
/* 80410280 0040BF20  3B BD 00 01 */	addi r29, r29, 1
/* 80410284 0040BF24  7C 00 CA 14 */	add r0, r0, r25
/* 80410288 0040BF28  90 1B 00 0C */	stw r0, 0xc(r27)
/* 8041028C 0040BF2C  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 80410290 0040BF30  90 1B 00 08 */	stw r0, 8(r27)
lbl_80410294:
/* 80410294 0040BF34  2C 03 00 00 */	cmpwi r3, 0
/* 80410298 0040BF38  40 82 00 0C */	bne lbl_804102A4
/* 8041029C 0040BF3C  7C 1D E0 00 */	cmpw r29, r28
/* 804102A0 0040BF40  41 80 FF 4C */	blt lbl_804101EC
lbl_804102A4:
/* 804102A4 0040BF44  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 804102A8 0040BF48  80 01 00 34 */	lwz r0, 0x34(r1)
/* 804102AC 0040BF4C  7C 08 03 A6 */	mtlr r0
/* 804102B0 0040BF50  38 21 00 30 */	addi r1, r1, 0x30
/* 804102B4 0040BF54  4E 80 00 20 */	blr

.global "TRKAppendBuffer_ui8"
"TRKAppendBuffer_ui8":
/* 804102B8 0040BF58  39 20 00 00 */	li r9, 0
/* 804102BC 0040BF5C  38 00 00 00 */	li r0, 0
/* 804102C0 0040BF60  48 00 00 48 */	b lbl_80410308
lbl_804102C4:
/* 804102C4 0040BF64  80 E3 00 0C */	lwz r7, 0xc(r3)
/* 804102C8 0040BF68  89 04 00 00 */	lbz r8, 0(r4)
/* 804102CC 0040BF6C  28 07 08 80 */	cmplwi r7, 0x880
/* 804102D0 0040BF70  41 80 00 0C */	blt lbl_804102DC
/* 804102D4 0040BF74  38 E0 03 01 */	li r7, 0x301
/* 804102D8 0040BF78  48 00 00 24 */	b lbl_804102FC
lbl_804102DC:
/* 804102DC 0040BF7C  38 C7 00 01 */	addi r6, r7, 1
/* 804102E0 0040BF80  38 07 00 10 */	addi r0, r7, 0x10
/* 804102E4 0040BF84  90 C3 00 0C */	stw r6, 0xc(r3)
/* 804102E8 0040BF88  38 E0 00 00 */	li r7, 0
/* 804102EC 0040BF8C  7D 03 01 AE */	stbx r8, r3, r0
/* 804102F0 0040BF90  80 C3 00 08 */	lwz r6, 8(r3)
/* 804102F4 0040BF94  38 06 00 01 */	addi r0, r6, 1
/* 804102F8 0040BF98  90 03 00 08 */	stw r0, 8(r3)
lbl_804102FC:
/* 804102FC 0040BF9C  7C E0 3B 78 */	mr r0, r7
/* 80410300 0040BFA0  39 29 00 01 */	addi r9, r9, 1
/* 80410304 0040BFA4  38 84 00 01 */	addi r4, r4, 1
lbl_80410308:
/* 80410308 0040BFA8  2C 00 00 00 */	cmpwi r0, 0
/* 8041030C 0040BFAC  40 82 00 0C */	bne lbl_80410318
/* 80410310 0040BFB0  7C 09 28 00 */	cmpw r9, r5
/* 80410314 0040BFB4  41 80 FF B0 */	blt lbl_804102C4
lbl_80410318:
/* 80410318 0040BFB8  7C 03 03 78 */	mr r3, r0
/* 8041031C 0040BFBC  4E 80 00 20 */	blr

.global "TRKAppendBuffer1_ui64"
"TRKAppendBuffer1_ui64":
/* 80410320 0040BFC0  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80410324 0040BFC4  7C 08 02 A6 */	mflr r0
/* 80410328 0040BFC8  3C 80 80 5D */	lis r4, "gTRKBigEndian"@ha
/* 8041032C 0040BFCC  90 01 00 34 */	stw r0, 0x34(r1)
/* 80410330 0040BFD0  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 80410334 0040BFD4  7C 7F 1B 78 */	mr r31, r3
/* 80410338 0040BFD8  93 C1 00 28 */	stw r30, 0x28(r1)
/* 8041033C 0040BFDC  93 A1 00 24 */	stw r29, 0x24(r1)
/* 80410340 0040BFE0  80 04 20 D8 */	lwz r0, "gTRKBigEndian"@l(r4)
/* 80410344 0040BFE4  90 A1 00 08 */	stw r5, 8(r1)
/* 80410348 0040BFE8  2C 00 00 00 */	cmpwi r0, 0
/* 8041034C 0040BFEC  90 C1 00 0C */	stw r6, 0xc(r1)
/* 80410350 0040BFF0  41 82 00 0C */	beq lbl_8041035C
/* 80410354 0040BFF4  38 81 00 08 */	addi r4, r1, 8
/* 80410358 0040BFF8  48 00 00 48 */	b lbl_804103A0
lbl_8041035C:
/* 8041035C 0040BFFC  89 41 00 0F */	lbz r10, 0xf(r1)
/* 80410360 0040C000  38 81 00 10 */	addi r4, r1, 0x10
/* 80410364 0040C004  89 21 00 0E */	lbz r9, 0xe(r1)
/* 80410368 0040C008  89 01 00 0D */	lbz r8, 0xd(r1)
/* 8041036C 0040C00C  88 E1 00 0C */	lbz r7, 0xc(r1)
/* 80410370 0040C010  88 C1 00 0B */	lbz r6, 0xb(r1)
/* 80410374 0040C014  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 80410378 0040C018  88 61 00 09 */	lbz r3, 9(r1)
/* 8041037C 0040C01C  88 01 00 08 */	lbz r0, 8(r1)
/* 80410380 0040C020  99 41 00 10 */	stb r10, 0x10(r1)
/* 80410384 0040C024  99 21 00 11 */	stb r9, 0x11(r1)
/* 80410388 0040C028  99 01 00 12 */	stb r8, 0x12(r1)
/* 8041038C 0040C02C  98 E1 00 13 */	stb r7, 0x13(r1)
/* 80410390 0040C030  98 C1 00 14 */	stb r6, 0x14(r1)
/* 80410394 0040C034  98 A1 00 15 */	stb r5, 0x15(r1)
/* 80410398 0040C038  98 61 00 16 */	stb r3, 0x16(r1)
/* 8041039C 0040C03C  98 01 00 17 */	stb r0, 0x17(r1)
lbl_804103A0:
/* 804103A0 0040C040  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 804103A4 0040C044  3B A0 00 08 */	li r29, 8
/* 804103A8 0040C048  3B C0 00 00 */	li r30, 0
/* 804103AC 0040C04C  20 03 08 80 */	subfic r0, r3, 0x880
/* 804103B0 0040C050  28 00 00 08 */	cmplwi r0, 8
/* 804103B4 0040C054  40 80 00 0C */	bge lbl_804103C0
/* 804103B8 0040C058  3B C0 03 01 */	li r30, 0x301
/* 804103BC 0040C05C  7C 1D 03 78 */	mr r29, r0
lbl_804103C0:
/* 804103C0 0040C060  28 1D 00 01 */	cmplwi r29, 1
/* 804103C4 0040C064  40 82 00 14 */	bne lbl_804103D8
/* 804103C8 0040C068  88 04 00 00 */	lbz r0, 0(r4)
/* 804103CC 0040C06C  7C 7F 1A 14 */	add r3, r31, r3
/* 804103D0 0040C070  98 03 00 10 */	stb r0, 0x10(r3)
/* 804103D4 0040C074  48 00 00 14 */	b lbl_804103E8
lbl_804103D8:
/* 804103D8 0040C078  38 63 00 10 */	addi r3, r3, 0x10
/* 804103DC 0040C07C  7F A5 EB 78 */	mr r5, r29
/* 804103E0 0040C080  7C 7F 1A 14 */	add r3, r31, r3
/* 804103E4 0040C084  4B BF 40 B9 */	bl "TRK_memcpy"
lbl_804103E8:
/* 804103E8 0040C088  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 804103EC 0040C08C  7F C3 F3 78 */	mr r3, r30
/* 804103F0 0040C090  7C 00 EA 14 */	add r0, r0, r29
/* 804103F4 0040C094  90 1F 00 0C */	stw r0, 0xc(r31)
/* 804103F8 0040C098  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 804103FC 0040C09C  90 1F 00 08 */	stw r0, 8(r31)
/* 80410400 0040C0A0  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 80410404 0040C0A4  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 80410408 0040C0A8  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 8041040C 0040C0AC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80410410 0040C0B0  7C 08 03 A6 */	mtlr r0
/* 80410414 0040C0B4  38 21 00 30 */	addi r1, r1, 0x30
/* 80410418 0040C0B8  4E 80 00 20 */	blr

.global "TRKReadBuffer"
"TRKReadBuffer":
/* 8041041C 0040C0BC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80410420 0040C0C0  7C 08 02 A6 */	mflr r0
/* 80410424 0040C0C4  90 01 00 24 */	stw r0, 0x24(r1)
/* 80410428 0040C0C8  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8041042C 0040C0CC  3B E0 00 00 */	li r31, 0
/* 80410430 0040C0D0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80410434 0040C0D4  7C BE 2B 79 */	or. r30, r5, r5
/* 80410438 0040C0D8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 8041043C 0040C0DC  7C 7D 1B 78 */	mr r29, r3
/* 80410440 0040C0E0  7C 83 23 78 */	mr r3, r4
/* 80410444 0040C0E4  40 82 00 0C */	bne lbl_80410450
/* 80410448 0040C0E8  38 60 00 00 */	li r3, 0
/* 8041044C 0040C0EC  48 00 00 40 */	b lbl_8041048C
lbl_80410450:
/* 80410450 0040C0F0  80 9D 00 0C */	lwz r4, 0xc(r29)
/* 80410454 0040C0F4  80 1D 00 08 */	lwz r0, 8(r29)
/* 80410458 0040C0F8  7C 04 00 50 */	subf r0, r4, r0
/* 8041045C 0040C0FC  7C 1E 00 40 */	cmplw r30, r0
/* 80410460 0040C100  40 81 00 0C */	ble lbl_8041046C
/* 80410464 0040C104  3B E0 03 02 */	li r31, 0x302
/* 80410468 0040C108  7C 1E 03 78 */	mr r30, r0
lbl_8041046C:
/* 8041046C 0040C10C  38 84 00 10 */	addi r4, r4, 0x10
/* 80410470 0040C110  7F C5 F3 78 */	mr r5, r30
/* 80410474 0040C114  7C 9D 22 14 */	add r4, r29, r4
/* 80410478 0040C118  4B BF 40 25 */	bl "TRK_memcpy"
/* 8041047C 0040C11C  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 80410480 0040C120  7F E3 FB 78 */	mr r3, r31
/* 80410484 0040C124  7C 00 F2 14 */	add r0, r0, r30
/* 80410488 0040C128  90 1D 00 0C */	stw r0, 0xc(r29)
lbl_8041048C:
/* 8041048C 0040C12C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80410490 0040C130  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80410494 0040C134  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80410498 0040C138  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 8041049C 0040C13C  7C 08 03 A6 */	mtlr r0
/* 804104A0 0040C140  38 21 00 20 */	addi r1, r1, 0x20
/* 804104A4 0040C144  4E 80 00 20 */	blr

.global "TRKAppendBuffer"
"TRKAppendBuffer":
/* 804104A8 0040C148  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 804104AC 0040C14C  7C 08 02 A6 */	mflr r0
/* 804104B0 0040C150  90 01 00 24 */	stw r0, 0x24(r1)
/* 804104B4 0040C154  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 804104B8 0040C158  3B E0 00 00 */	li r31, 0
/* 804104BC 0040C15C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 804104C0 0040C160  7C BE 2B 79 */	or. r30, r5, r5
/* 804104C4 0040C164  93 A1 00 14 */	stw r29, 0x14(r1)
/* 804104C8 0040C168  7C 7D 1B 78 */	mr r29, r3
/* 804104CC 0040C16C  40 82 00 0C */	bne lbl_804104D8
/* 804104D0 0040C170  38 60 00 00 */	li r3, 0
/* 804104D4 0040C174  48 00 00 5C */	b lbl_80410530
lbl_804104D8:
/* 804104D8 0040C178  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 804104DC 0040C17C  20 03 08 80 */	subfic r0, r3, 0x880
/* 804104E0 0040C180  7C 00 F0 40 */	cmplw r0, r30
/* 804104E4 0040C184  40 80 00 0C */	bge lbl_804104F0
/* 804104E8 0040C188  3B E0 03 01 */	li r31, 0x301
/* 804104EC 0040C18C  7C 1E 03 78 */	mr r30, r0
lbl_804104F0:
/* 804104F0 0040C190  28 1E 00 01 */	cmplwi r30, 1
/* 804104F4 0040C194  40 82 00 14 */	bne lbl_80410508
/* 804104F8 0040C198  88 04 00 00 */	lbz r0, 0(r4)
/* 804104FC 0040C19C  7C 7D 1A 14 */	add r3, r29, r3
/* 80410500 0040C1A0  98 03 00 10 */	stb r0, 0x10(r3)
/* 80410504 0040C1A4  48 00 00 14 */	b lbl_80410518
lbl_80410508:
/* 80410508 0040C1A8  38 63 00 10 */	addi r3, r3, 0x10
/* 8041050C 0040C1AC  7F C5 F3 78 */	mr r5, r30
/* 80410510 0040C1B0  7C 7D 1A 14 */	add r3, r29, r3
/* 80410514 0040C1B4  4B BF 3F 89 */	bl "TRK_memcpy"
lbl_80410518:
/* 80410518 0040C1B8  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 8041051C 0040C1BC  7F E3 FB 78 */	mr r3, r31
/* 80410520 0040C1C0  7C 00 F2 14 */	add r0, r0, r30
/* 80410524 0040C1C4  90 1D 00 0C */	stw r0, 0xc(r29)
/* 80410528 0040C1C8  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 8041052C 0040C1CC  90 1D 00 08 */	stw r0, 8(r29)
lbl_80410530:
/* 80410530 0040C1D0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80410534 0040C1D4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80410538 0040C1D8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8041053C 0040C1DC  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 80410540 0040C1E0  7C 08 03 A6 */	mtlr r0
/* 80410544 0040C1E4  38 21 00 20 */	addi r1, r1, 0x20
/* 80410548 0040C1E8  4E 80 00 20 */	blr

.global "TRKSetBufferPosition"
"TRKSetBufferPosition":
/* 8041054C 0040C1EC  28 04 08 80 */	cmplwi r4, 0x880
/* 80410550 0040C1F0  38 A0 00 00 */	li r5, 0
/* 80410554 0040C1F4  40 81 00 0C */	ble lbl_80410560
/* 80410558 0040C1F8  38 A0 03 01 */	li r5, 0x301
/* 8041055C 0040C1FC  48 00 00 18 */	b lbl_80410574
lbl_80410560:
/* 80410560 0040C200  90 83 00 0C */	stw r4, 0xc(r3)
/* 80410564 0040C204  80 03 00 08 */	lwz r0, 8(r3)
/* 80410568 0040C208  7C 04 00 40 */	cmplw r4, r0
/* 8041056C 0040C20C  40 81 00 08 */	ble lbl_80410574
/* 80410570 0040C210  90 83 00 08 */	stw r4, 8(r3)
lbl_80410574:
/* 80410574 0040C214  7C A3 2B 78 */	mr r3, r5
/* 80410578 0040C218  4E 80 00 20 */	blr

.global "TRKResetBuffer"
"TRKResetBuffer":
/* 8041057C 0040C21C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80410580 0040C220  7C 08 02 A6 */	mflr r0
/* 80410584 0040C224  2C 04 00 00 */	cmpwi r4, 0
/* 80410588 0040C228  90 01 00 14 */	stw r0, 0x14(r1)
/* 8041058C 0040C22C  38 00 00 00 */	li r0, 0
/* 80410590 0040C230  90 03 00 08 */	stw r0, 8(r3)
/* 80410594 0040C234  90 03 00 0C */	stw r0, 0xc(r3)
/* 80410598 0040C238  40 82 00 14 */	bne lbl_804105AC
/* 8041059C 0040C23C  38 63 00 10 */	addi r3, r3, 0x10
/* 804105A0 0040C240  38 80 00 00 */	li r4, 0
/* 804105A4 0040C244  38 A0 08 80 */	li r5, 0x880
/* 804105A8 0040C248  4B BF 3E C5 */	bl "TRK_memset"
lbl_804105AC:
/* 804105AC 0040C24C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 804105B0 0040C250  7C 08 03 A6 */	mtlr r0
/* 804105B4 0040C254  38 21 00 10 */	addi r1, r1, 0x10
/* 804105B8 0040C258  4E 80 00 20 */	blr

.global "TRKReleaseBuffer"
"TRKReleaseBuffer":
/* 804105BC 0040C25C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 804105C0 0040C260  7C 08 02 A6 */	mflr r0
/* 804105C4 0040C264  2C 03 FF FF */	cmpwi r3, -1
/* 804105C8 0040C268  90 01 00 14 */	stw r0, 0x14(r1)
/* 804105CC 0040C26C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 804105D0 0040C270  41 82 00 3C */	beq lbl_8041060C
/* 804105D4 0040C274  2C 03 00 00 */	cmpwi r3, 0
/* 804105D8 0040C278  41 80 00 34 */	blt lbl_8041060C
/* 804105DC 0040C27C  2C 03 00 03 */	cmpwi r3, 3
/* 804105E0 0040C280  40 80 00 2C */	bge lbl_8041060C
/* 804105E4 0040C284  1C 83 08 90 */	mulli r4, r3, 0x890
/* 804105E8 0040C288  3C 60 80 5D */	lis r3, "gTRKMsgBufs"@ha
/* 804105EC 0040C28C  38 03 20 E0 */	addi r0, r3, "gTRKMsgBufs"@l
/* 804105F0 0040C290  7F E0 22 14 */	add r31, r0, r4
/* 804105F4 0040C294  7F E3 FB 78 */	mr r3, r31
/* 804105F8 0040C298  48 00 1C A9 */	bl "TRKAcquireMutex"
/* 804105FC 0040C29C  38 00 00 00 */	li r0, 0
/* 80410600 0040C2A0  7F E3 FB 78 */	mr r3, r31
/* 80410604 0040C2A4  90 1F 00 04 */	stw r0, 4(r31)
/* 80410608 0040C2A8  48 00 1C 91 */	bl "TRKReleaseMutex"
lbl_8041060C:
/* 8041060C 0040C2AC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80410610 0040C2B0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80410614 0040C2B4  7C 08 03 A6 */	mtlr r0
/* 80410618 0040C2B8  38 21 00 10 */	addi r1, r1, 0x10
/* 8041061C 0040C2BC  4E 80 00 20 */	blr

.global "TRKGetBuffer"
"TRKGetBuffer":
/* 80410620 0040C2C0  2C 03 00 00 */	cmpwi r3, 0
/* 80410624 0040C2C4  38 00 00 00 */	li r0, 0
/* 80410628 0040C2C8  41 80 00 1C */	blt lbl_80410644
/* 8041062C 0040C2CC  2C 03 00 03 */	cmpwi r3, 3
/* 80410630 0040C2D0  40 80 00 14 */	bge lbl_80410644
/* 80410634 0040C2D4  1C 83 08 90 */	mulli r4, r3, 0x890
/* 80410638 0040C2D8  3C 60 80 5D */	lis r3, "gTRKMsgBufs"@ha
/* 8041063C 0040C2DC  38 03 20 E0 */	addi r0, r3, "gTRKMsgBufs"@l
/* 80410640 0040C2E0  7C 00 22 14 */	add r0, r0, r4
lbl_80410644:
/* 80410644 0040C2E4  7C 03 03 78 */	mr r3, r0
/* 80410648 0040C2E8  4E 80 00 20 */	blr

.global "TRKGetFreeBuffer"
"TRKGetFreeBuffer":
/* 8041064C 0040C2EC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80410650 0040C2F0  7C 08 02 A6 */	mflr r0
/* 80410654 0040C2F4  90 01 00 24 */	stw r0, 0x24(r1)
/* 80410658 0040C2F8  38 00 00 00 */	li r0, 0
/* 8041065C 0040C2FC  BF 61 00 0C */	stmw r27, 0xc(r1)
/* 80410660 0040C300  7C 9C 23 78 */	mr r28, r4
/* 80410664 0040C304  7C 7B 1B 78 */	mr r27, r3
/* 80410668 0040C308  3B C0 03 00 */	li r30, 0x300
/* 8041066C 0040C30C  3B A0 00 00 */	li r29, 0
/* 80410670 0040C310  90 04 00 00 */	stw r0, 0(r4)
/* 80410674 0040C314  48 00 00 6C */	b lbl_804106E0
lbl_80410678:
/* 80410678 0040C318  2C 1D 00 00 */	cmpwi r29, 0
/* 8041067C 0040C31C  3B E0 00 00 */	li r31, 0
/* 80410680 0040C320  41 80 00 1C */	blt lbl_8041069C
/* 80410684 0040C324  2C 1D 00 03 */	cmpwi r29, 3
/* 80410688 0040C328  40 80 00 14 */	bge lbl_8041069C
/* 8041068C 0040C32C  1C 9D 08 90 */	mulli r4, r29, 0x890
/* 80410690 0040C330  3C 60 80 5D */	lis r3, "gTRKMsgBufs"@ha
/* 80410694 0040C334  38 03 20 E0 */	addi r0, r3, "gTRKMsgBufs"@l
/* 80410698 0040C338  7F E0 22 14 */	add r31, r0, r4
lbl_8041069C:
/* 8041069C 0040C33C  7F E3 FB 78 */	mr r3, r31
/* 804106A0 0040C340  48 00 1C 01 */	bl "TRKAcquireMutex"
/* 804106A4 0040C344  80 1F 00 04 */	lwz r0, 4(r31)
/* 804106A8 0040C348  2C 00 00 00 */	cmpwi r0, 0
/* 804106AC 0040C34C  40 82 00 28 */	bne lbl_804106D4
/* 804106B0 0040C350  38 60 00 00 */	li r3, 0
/* 804106B4 0040C354  38 00 00 01 */	li r0, 1
/* 804106B8 0040C358  90 7F 00 08 */	stw r3, 8(r31)
/* 804106BC 0040C35C  3B C0 00 00 */	li r30, 0
/* 804106C0 0040C360  90 7F 00 0C */	stw r3, 0xc(r31)
/* 804106C4 0040C364  90 1F 00 04 */	stw r0, 4(r31)
/* 804106C8 0040C368  93 FC 00 00 */	stw r31, 0(r28)
/* 804106CC 0040C36C  93 BB 00 00 */	stw r29, 0(r27)
/* 804106D0 0040C370  3B A0 00 03 */	li r29, 3
lbl_804106D4:
/* 804106D4 0040C374  7F E3 FB 78 */	mr r3, r31
/* 804106D8 0040C378  48 00 1B C1 */	bl "TRKReleaseMutex"
/* 804106DC 0040C37C  3B BD 00 01 */	addi r29, r29, 1
lbl_804106E0:
/* 804106E0 0040C380  2C 1D 00 03 */	cmpwi r29, 3
/* 804106E4 0040C384  41 80 FF 94 */	blt lbl_80410678
/* 804106E8 0040C388  2C 1E 03 00 */	cmpwi r30, 0x300
/* 804106EC 0040C38C  40 82 00 10 */	bne lbl_804106FC
/* 804106F0 0040C390  3C 60 80 42 */	lis r3, lbl_8041FDD8@ha
/* 804106F4 0040C394  38 63 FD D8 */	addi r3, r3, lbl_8041FDD8@l
/* 804106F8 0040C398  48 00 02 41 */	bl "usr_puts_serial"
lbl_804106FC:
/* 804106FC 0040C39C  7F C3 F3 78 */	mr r3, r30
/* 80410700 0040C3A0  BB 61 00 0C */	lmw r27, 0xc(r1)
/* 80410704 0040C3A4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80410708 0040C3A8  7C 08 03 A6 */	mtlr r0
/* 8041070C 0040C3AC  38 21 00 20 */	addi r1, r1, 0x20
/* 80410710 0040C3B0  4E 80 00 20 */	blr

.global "TRKInitializeMessageBuffers"
"TRKInitializeMessageBuffers":
/* 80410714 0040C3B4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80410718 0040C3B8  7C 08 02 A6 */	mflr r0
/* 8041071C 0040C3BC  3C 60 80 5D */	lis r3, "gTRKMsgBufs"@ha
/* 80410720 0040C3C0  90 01 00 24 */	stw r0, 0x24(r1)
/* 80410724 0040C3C4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80410728 0040C3C8  3B E0 00 00 */	li r31, 0
/* 8041072C 0040C3CC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80410730 0040C3D0  3B C3 20 E0 */	addi r30, r3, "gTRKMsgBufs"@l
/* 80410734 0040C3D4  93 A1 00 14 */	stw r29, 0x14(r1)
/* 80410738 0040C3D8  3B A0 00 00 */	li r29, 0
lbl_8041073C:
/* 8041073C 0040C3DC  7F C3 F3 78 */	mr r3, r30
/* 80410740 0040C3E0  48 00 1B 69 */	bl "TRKInitializeMutex"
/* 80410744 0040C3E4  7F C3 F3 78 */	mr r3, r30
/* 80410748 0040C3E8  48 00 1B 59 */	bl "TRKAcquireMutex"
/* 8041074C 0040C3EC  93 FE 00 04 */	stw r31, 4(r30)
/* 80410750 0040C3F0  7F C3 F3 78 */	mr r3, r30
/* 80410754 0040C3F4  48 00 1B 45 */	bl "TRKReleaseMutex"
/* 80410758 0040C3F8  3B BD 00 01 */	addi r29, r29, 1
/* 8041075C 0040C3FC  3B DE 08 90 */	addi r30, r30, 0x890
/* 80410760 0040C400  2C 1D 00 03 */	cmpwi r29, 3
/* 80410764 0040C404  41 80 FF D8 */	blt lbl_8041073C
/* 80410768 0040C408  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8041076C 0040C40C  38 60 00 00 */	li r3, 0
/* 80410770 0040C410  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80410774 0040C414  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80410778 0040C418  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 8041077C 0040C41C  7C 08 03 A6 */	mtlr r0
/* 80410780 0040C420  38 21 00 20 */	addi r1, r1, 0x20
/* 80410784 0040C424  4E 80 00 20 */	blr

.section .rodata, "a"  # 0x80418C80 - 0x80420060
.global lbl_8041FDD8
lbl_8041FDD8:
	# ROM: 0x41BED8
	.asciz "ERROR : No buffer available\n"
	.byte 0x00, 0x00, 0x00


.section .bss, "wa"  # 0x80488180 - 0x805DC448
.global "gTRKMsgBufs"
"gTRKMsgBufs":
	.skip 0x19B0
