

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Mon Oct  2 16:34:08 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3142107657|  3142107657|  31.421 sec|  31.421 sec|  3142107657|  3142107657|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                          |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        |- VITIS_LOOP_27_4         |  349123072|  349123072|   5455048|          -|          -|    64|        no|
        | + VITIS_LOOP_30_5        |    5455045|    5455045|     64177|          -|          -|    85|        no|
        |  ++ VITIS_LOOP_31_6      |      64175|      64175|       755|          -|          -|    85|        no|
        |   +++ VITIS_LOOP_33_7    |        747|        747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_34_8  |         81|         81|         9|          -|          -|     9|        no|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 181
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 
7 --> 17 8 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 8 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 5 
22 --> 23 42 
23 --> 24 
24 --> 25 22 
25 --> 26 24 
26 --> 27 
27 --> 37 28 
28 --> 29 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 28 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 25 
42 --> 43 62 
43 --> 44 
44 --> 45 42 
45 --> 46 44 
46 --> 47 
47 --> 57 48 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 48 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 45 
62 --> 63 82 
63 --> 64 
64 --> 65 62 
65 --> 66 64 
66 --> 67 
67 --> 77 68 
68 --> 69 67 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 68 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 65 
82 --> 83 102 
83 --> 84 
84 --> 85 82 
85 --> 86 84 
86 --> 87 
87 --> 97 88 
88 --> 89 87 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 88 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 85 
102 --> 103 122 
103 --> 104 
104 --> 105 102 
105 --> 106 104 
106 --> 107 
107 --> 117 108 
108 --> 109 107 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 108 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 105 
122 --> 123 142 
123 --> 124 
124 --> 125 122 
125 --> 126 124 
126 --> 127 
127 --> 137 128 
128 --> 129 127 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 128 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 125 
142 --> 143 162 
143 --> 144 
144 --> 145 142 
145 --> 146 144 
146 --> 147 
147 --> 157 148 
148 --> 149 147 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 148 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 145 
162 --> 163 
163 --> 164 
164 --> 165 162 
165 --> 166 164 
166 --> 167 
167 --> 177 168 
168 --> 169 167 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 168 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 165 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 182 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1" [src/conv1.cpp:27]   --->   Operation 186 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5" [src/conv1.cpp:27]   --->   Operation 187 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%n1_9 = load i7 %n1" [src/conv1.cpp:27]   --->   Operation 188 'load' 'n1_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %n1_9" [src/conv1.cpp:27]   --->   Operation 189 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%n1_cast45 = zext i7 %n1_9" [src/conv1.cpp:27]   --->   Operation 190 'zext' 'n1_cast45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%n1_cast = zext i7 %n1_9" [src/conv1.cpp:27]   --->   Operation 191 'zext' 'n1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_9, i8 0" [src/conv1.cpp:27]   --->   Operation 192 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i15 %tmp_18" [src/conv1.cpp:27]   --->   Operation 193 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.84ns)   --->   "%empty = sub i16 %tmp_21_cast, i16 %n1_cast" [src/conv1.cpp:27]   --->   Operation 194 'sub' 'empty' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %empty" [src/conv1.cpp:40]   --->   Operation 195 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_9, i3 0" [src/conv1.cpp:40]   --->   Operation 196 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %tmp_19" [src/conv1.cpp:40]   --->   Operation 197 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln40 = add i11 %zext_ln40, i11 %n1_cast45" [src/conv1.cpp:40]   --->   Operation 198 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.77ns)   --->   "%icmp_ln27 = icmp_eq  i7 %n1_9, i7 64" [src/conv1.cpp:27]   --->   Operation 199 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %n1_9, i7 1" [src/conv1.cpp:27]   --->   Operation 200 'add' 'add_ln27' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_30_5.split, void %VITIS_LOOP_30_51.preheader" [src/conv1.cpp:27]   --->   Operation 201 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27" [src/conv1.cpp:27]   --->   Operation 202 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 203 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:27]   --->   Operation 203 'load' 'conv1_biases_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%n1_1 = alloca i32 1"   --->   Operation 204 'alloca' 'n1_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_1" [src/conv1.cpp:27]   --->   Operation 205 'store' 'store_ln27' <Predicate = (icmp_ln27)> <Delay = 0.42>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_51" [src/conv1.cpp:27]   --->   Operation 206 'br' 'br_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 208 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:27]   --->   Operation 209 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%empty_27 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:27]   --->   Operation 210 'bitcast' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6" [src/conv1.cpp:30]   --->   Operation 211 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%th = phi i7 %add_ln30, void %for.inc97, i7 0, void %VITIS_LOOP_30_5.split" [src/conv1.cpp:30]   --->   Operation 212 'phi' 'th' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%th_cast = zext i7 %th" [src/conv1.cpp:30]   --->   Operation 213 'zext' 'th_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.85ns)   --->   "%empty_28 = add i17 %sext_ln40, i17 %th_cast" [src/conv1.cpp:40]   --->   Operation 214 'add' 'empty_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%p_cast47 = sext i17 %empty_28" [src/conv1.cpp:40]   --->   Operation 215 'sext' 'p_cast47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%empty_29 = trunc i17 %empty_28" [src/conv1.cpp:40]   --->   Operation 216 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_29, i8 0" [src/conv1.cpp:40]   --->   Operation 217 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.91ns)   --->   "%empty_30 = sub i22 %p_shl2, i22 %p_cast47" [src/conv1.cpp:40]   --->   Operation 218 'sub' 'empty_30' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %th" [src/conv1.cpp:30]   --->   Operation 219 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.77ns)   --->   "%icmp_ln30 = icmp_eq  i7 %th, i7 85" [src/conv1.cpp:30]   --->   Operation 220 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.77ns)   --->   "%add_ln30 = add i7 %th, i7 1" [src/conv1.cpp:30]   --->   Operation 221 'add' 'add_ln30' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_6.split, void %for.inc100" [src/conv1.cpp:30]   --->   Operation 222 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 224 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7" [src/conv1.cpp:31]   --->   Operation 225 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_4 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %n1" [src/conv1.cpp:27]   --->   Operation 226 'store' 'store_ln27' <Predicate = (icmp_ln30)> <Delay = 0.42>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5" [src/conv1.cpp:27]   --->   Operation 227 'br' 'br_ln27' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tw = phi i7 %add_ln31, void %for.end57, i7 0, void %VITIS_LOOP_31_6.split" [src/conv1.cpp:38]   --->   Operation 228 'phi' 'tw' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%tw_cast = zext i7 %tw" [src/conv1.cpp:38]   --->   Operation 229 'zext' 'tw_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.91ns)   --->   "%empty_31 = add i22 %empty_30, i22 %tw_cast" [src/conv1.cpp:40]   --->   Operation 230 'add' 'empty_31' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%p_cast95 = zext i22 %empty_31" [src/conv1.cpp:40]   --->   Operation 231 'zext' 'p_cast95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast95" [src/conv1.cpp:40]   --->   Operation 232 'getelementptr' 'conv1_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %tw" [src/conv1.cpp:31]   --->   Operation 233 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.77ns)   --->   "%icmp_ln31 = icmp_eq  i7 %tw, i7 85" [src/conv1.cpp:31]   --->   Operation 234 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %tw, i7 1" [src/conv1.cpp:31]   --->   Operation 235 'add' 'add_ln31' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_33_7.split, void %for.inc97" [src/conv1.cpp:31]   --->   Operation 236 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 237 'load' 'conv1_output_ftmap_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6" [src/conv1.cpp:30]   --->   Operation 238 'br' 'br_ln30' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 240 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 241 'load' 'conv1_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 242 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8" [src/conv1.cpp:33]   --->   Operation 242 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%f1h = phi i4 %add_ln33, void %for.inc55, i4 0, void %VITIS_LOOP_33_7.split" [src/conv1.cpp:33]   --->   Operation 243 'phi' 'f1h' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%add54_lcssa189 = phi i32 %add54187, void %for.inc55, i32 %conv1_output_ftmap_load, void %VITIS_LOOP_33_7.split" [src/conv1.cpp:40]   --->   Operation 244 'phi' 'add54_lcssa189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i4 %f1h" [src/conv1.cpp:40]   --->   Operation 245 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.79ns)   --->   "%add_ln40_4 = add i11 %add_ln40, i11 %zext_ln40_4" [src/conv1.cpp:40]   --->   Operation 246 'add' 'add_ln40_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i11 %add_ln40_4" [src/conv1.cpp:40]   --->   Operation 247 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i11 %add_ln40_4" [src/conv1.cpp:40]   --->   Operation 248 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40, i3 0" [src/conv1.cpp:40]   --->   Operation 249 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.82ns)   --->   "%add_ln40_5 = add i13 %p_shl3, i13 %zext_ln40_5" [src/conv1.cpp:40]   --->   Operation 250 'add' 'add_ln40_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %f1h, i4 9" [src/conv1.cpp:33]   --->   Operation 251 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %f1h, i4 1" [src/conv1.cpp:33]   --->   Operation 252 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_34_8.split, void %for.end57" [src/conv1.cpp:33]   --->   Operation 253 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 255 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.79ns)   --->   "%tmp = add i4 %f1h, i4 12" [src/conv1.cpp:33]   --->   Operation 256 'add' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_cast = sext i4 %tmp" [src/conv1.cpp:33]   --->   Operation 257 'sext' 'tmp_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.77ns)   --->   "%empty_32 = add i8 %tmp_cast, i8 %zext_ln30" [src/conv1.cpp:33]   --->   Operation 258 'add' 'empty_32' <Predicate = (!icmp_ln33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_32, i32 7" [src/util.cpp:83->src/conv1.cpp:37]   --->   Operation 259 'bitselect' 'tmp_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.39ns)   --->   "%yPixelClamped = select i1 %tmp_26, i8 0, i8 %empty_32" [src/util.cpp:83->src/conv1.cpp:37]   --->   Operation 260 'select' 'yPixelClamped' <Predicate = (!icmp_ln33)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i8 %yPixelClamped" [src/conv1.cpp:40]   --->   Operation 261 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped, i8 0" [src/conv1.cpp:40]   --->   Operation 262 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.85ns)   --->   "%sub_ln40 = sub i16 %tmp_27, i16 %sext_ln40_3" [src/conv1.cpp:40]   --->   Operation 263 'sub' 'sub_ln40' <Predicate = (!icmp_ln33)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc" [src/conv1.cpp:34]   --->   Operation 264 'br' 'br_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_7 : [1/1] (0.79ns)   --->   Input mux for Operation 265 '%add = fadd i32 %add54_lcssa189, i32 %empty_27'
ST_7 : Operation 265 [4/4] (5.64ns)   --->   "%add = fadd i32 %add54_lcssa189, i32 %empty_27" [src/conv1.cpp:45]   --->   Operation 265 'fadd' 'add' <Predicate = (icmp_ln33)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.66>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%f1w = phi i4 %add_ln34, void %for.inc.split, i4 0, void %VITIS_LOOP_34_8.split" [src/conv1.cpp:38]   --->   Operation 266 'phi' 'f1w' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%add54187 = phi i32 %add1, void %for.inc.split, i32 %add54_lcssa189, void %VITIS_LOOP_34_8.split" [src/conv1.cpp:40]   --->   Operation 267 'phi' 'add54187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i4 %f1w" [src/conv1.cpp:40]   --->   Operation 268 'zext' 'zext_ln40_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.82ns)   --->   "%add_ln40_9 = add i13 %add_ln40_5, i13 %zext_ln40_9" [src/conv1.cpp:40]   --->   Operation 269 'add' 'add_ln40_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i13 %add_ln40_9" [src/conv1.cpp:40]   --->   Operation 270 'zext' 'zext_ln40_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_10" [src/conv1.cpp:40]   --->   Operation 271 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %f1w, i4 9" [src/conv1.cpp:34]   --->   Operation 272 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %f1w, i4 1" [src/conv1.cpp:34]   --->   Operation 273 'add' 'add_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc.split, void %for.inc55" [src/conv1.cpp:34]   --->   Operation 274 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %f1w, i4 12" [src/conv1.cpp:38]   --->   Operation 275 'add' 'add_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i4 %add_ln38" [src/conv1.cpp:38]   --->   Operation 276 'sext' 'sext_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.77ns)   --->   "%add_ln38_1 = add i8 %sext_ln38, i8 %zext_ln31" [src/conv1.cpp:38]   --->   Operation 277 'add' 'add_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_10)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_1, i32 7" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 278 'bitselect' 'tmp_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_10)   --->   "%xPixelClamped = select i1 %tmp_32, i8 0, i8 %add_ln38_1" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 279 'select' 'xPixelClamped' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 280 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 280 'load' 'conv1_weights_load' <Predicate = (!icmp_ln34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_8 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_10)   --->   "%sext_ln40_5 = sext i8 %xPixelClamped" [src/conv1.cpp:40]   --->   Operation 281 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_10 = add i16 %sub_ln40, i16 %sext_ln40_5" [src/conv1.cpp:40]   --->   Operation 282 'add' 'add_ln40_10' <Predicate = (!icmp_ln34)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i16 %add_ln40_10" [src/conv1.cpp:40]   --->   Operation 283 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_11" [src/conv1.cpp:40]   --->   Operation 284 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 285 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 285 'load' 'input_ftmap_load' <Predicate = (!icmp_ln34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8" [src/conv1.cpp:33]   --->   Operation 286 'br' 'br_ln33' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 287 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 287 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_9 : Operation 288 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 288 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:40]   --->   Operation 289 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln40_1 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:40]   --->   Operation 290 'bitcast' 'bitcast_ln40_1' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.73ns)   --->   Input mux for Operation 291 '%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1'
ST_10 : Operation 291 [3/3] (6.27ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 291 'fmul' 'mul' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 292 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 292 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 293 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 293 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 294 '%add1 = fadd i32 %add54187, i32 %mul'
ST_13 : Operation 294 [4/4] (5.64ns)   --->   "%add1 = fadd i32 %add54187, i32 %mul" [src/conv1.cpp:40]   --->   Operation 294 'fadd' 'add1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 295 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %add54187, i32 %mul" [src/conv1.cpp:40]   --->   Operation 295 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 296 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %add54187, i32 %mul" [src/conv1.cpp:40]   --->   Operation 296 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 298 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 299 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %add54187, i32 %mul" [src/conv1.cpp:40]   --->   Operation 299 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc" [src/conv1.cpp:34]   --->   Operation 300 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 6.43>
ST_17 : Operation 301 [3/4] (6.43ns)   --->   "%add = fadd i32 %add54_lcssa189, i32 %empty_27" [src/conv1.cpp:45]   --->   Operation 301 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.43>
ST_18 : Operation 302 [2/4] (6.43ns)   --->   "%add = fadd i32 %add54_lcssa189, i32 %empty_27" [src/conv1.cpp:45]   --->   Operation 302 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.43>
ST_19 : Operation 303 [1/4] (6.43ns)   --->   "%add = fadd i32 %add54_lcssa189, i32 %empty_27" [src/conv1.cpp:45]   --->   Operation 303 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 2.78>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 304 '%tmp_4 = fcmp_olt  i32 %add, i32 0'
ST_20 : Operation 304 [2/2] (2.02ns)   --->   "%tmp_4 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:46]   --->   Operation 304 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 4.46>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %add" [src/conv1.cpp:46]   --->   Operation 305 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 306 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %bitcast_ln46" [src/conv1.cpp:46]   --->   Operation 307 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.76ns)   --->   "%icmp_ln46 = icmp_ne  i8 %tmp_3, i8 255" [src/conv1.cpp:46]   --->   Operation 308 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (0.92ns)   --->   "%icmp_ln46_1 = icmp_eq  i23 %trunc_ln46, i23 0" [src/conv1.cpp:46]   --->   Operation 309 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %icmp_ln46_1, i1 %icmp_ln46" [src/conv1.cpp:46]   --->   Operation 310 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:46]   --->   Operation 311 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_4" [src/conv1.cpp:46]   --->   Operation 312 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %and_ln46, i32 0, i32 %add" [src/conv1.cpp:46]   --->   Operation 313 'select' 'select_ln46' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46, i22 %conv1_output_ftmap_addr" [src/conv1.cpp:45]   --->   Operation 314 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7" [src/conv1.cpp:31]   --->   Operation 315 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 22 <SV = 2> <Delay = 1.23>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%n1_10 = load i7 %n1_1" [src/conv1.cpp:27]   --->   Operation 316 'load' 'n1_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %n1_10" [src/conv1.cpp:27]   --->   Operation 317 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%n1_1_cast46 = zext i7 %n1_10" [src/conv1.cpp:27]   --->   Operation 318 'zext' 'n1_1_cast46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%n1_1_cast = zext i7 %n1_10" [src/conv1.cpp:27]   --->   Operation 319 'zext' 'n1_1_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_10, i8 0" [src/conv1.cpp:27]   --->   Operation 320 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i15 %tmp_20" [src/conv1.cpp:27]   --->   Operation 321 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 322 [1/1] (0.84ns)   --->   "%empty_85 = sub i16 %tmp_23_cast, i16 %n1_1_cast" [src/conv1.cpp:27]   --->   Operation 322 'sub' 'empty_85' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i16 %empty_85" [src/conv1.cpp:40]   --->   Operation 323 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_10, i3 0" [src/conv1.cpp:40]   --->   Operation 324 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i10 %tmp_21" [src/conv1.cpp:40]   --->   Operation 325 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (0.78ns)   --->   "%add_ln40_1 = add i11 %zext_ln40_1, i11 %n1_1_cast46" [src/conv1.cpp:40]   --->   Operation 326 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.77ns)   --->   "%icmp_ln27_1 = icmp_eq  i7 %n1_10, i7 64" [src/conv1.cpp:27]   --->   Operation 327 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.77ns)   --->   "%add_ln27_1 = add i7 %n1_10, i7 1" [src/conv1.cpp:27]   --->   Operation 328 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_1, void %VITIS_LOOP_30_5.139.split, void %VITIS_LOOP_30_52.preheader" [src/conv1.cpp:27]   --->   Operation 329 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_1" [src/conv1.cpp:27]   --->   Operation 330 'getelementptr' 'conv1_biases_addr_1' <Predicate = (!icmp_ln27_1)> <Delay = 0.00>
ST_22 : Operation 331 [2/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:27]   --->   Operation 331 'load' 'conv1_biases_load_1' <Predicate = (!icmp_ln27_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%n1_2 = alloca i32 1"   --->   Operation 332 'alloca' 'n1_2' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_2" [src/conv1.cpp:27]   --->   Operation 333 'store' 'store_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.42>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_52" [src/conv1.cpp:27]   --->   Operation 334 'br' 'br_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 1.23>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 335 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 336 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 337 [1/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:27]   --->   Operation 337 'load' 'conv1_biases_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%empty_86 = bitcast i32 %conv1_biases_load_1" [src/conv1.cpp:27]   --->   Operation 338 'bitcast' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_61" [src/conv1.cpp:30]   --->   Operation 339 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 24 <SV = 4> <Delay = 1.76>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%th_1 = phi i7 %add_ln30_2, void %for.inc97.191, i7 0, void %VITIS_LOOP_30_5.139.split" [src/conv1.cpp:30]   --->   Operation 340 'phi' 'th_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%th_1_cast = zext i7 %th_1" [src/conv1.cpp:30]   --->   Operation 341 'zext' 'th_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.85ns)   --->   "%empty_87 = add i17 %sext_ln40_1, i17 %th_1_cast" [src/conv1.cpp:40]   --->   Operation 342 'add' 'empty_87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%p_cast50 = sext i17 %empty_87" [src/conv1.cpp:40]   --->   Operation 343 'sext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%empty_88 = trunc i17 %empty_87" [src/conv1.cpp:40]   --->   Operation 344 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_88, i8 0" [src/conv1.cpp:40]   --->   Operation 345 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (0.91ns)   --->   "%empty_89 = sub i22 %p_shl, i22 %p_cast50" [src/conv1.cpp:40]   --->   Operation 346 'sub' 'empty_89' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %th_1" [src/conv1.cpp:30]   --->   Operation 347 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (0.77ns)   --->   "%icmp_ln30_1 = icmp_eq  i7 %th_1, i7 85" [src/conv1.cpp:30]   --->   Operation 348 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.77ns)   --->   "%add_ln30_2 = add i7 %th_1, i7 1" [src/conv1.cpp:30]   --->   Operation 349 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_1, void %VITIS_LOOP_31_6.146.split, void %for.inc100.194" [src/conv1.cpp:30]   --->   Operation 350 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 351 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_1)> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 352 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_1)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_71" [src/conv1.cpp:31]   --->   Operation 353 'br' 'br_ln31' <Predicate = (!icmp_ln30_1)> <Delay = 0.42>
ST_24 : Operation 354 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_1, i7 %n1_1" [src/conv1.cpp:27]   --->   Operation 354 'store' 'store_ln27' <Predicate = (icmp_ln30_1)> <Delay = 0.42>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_51" [src/conv1.cpp:27]   --->   Operation 355 'br' 'br_ln27' <Predicate = (icmp_ln30_1)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 2.91>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%tw_1 = phi i7 %add_ln31_1, void %for.end57.182, i7 0, void %VITIS_LOOP_31_6.146.split" [src/conv1.cpp:31]   --->   Operation 356 'phi' 'tw_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %tw_1" [src/conv1.cpp:31]   --->   Operation 357 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.77ns)   --->   "%icmp_ln31_1 = icmp_eq  i7 %tw_1, i7 85" [src/conv1.cpp:31]   --->   Operation 358 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.77ns)   --->   "%add_ln31_1 = add i7 %tw_1, i7 1" [src/conv1.cpp:31]   --->   Operation 359 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_1, void %VITIS_LOOP_33_7.150.split, void %for.inc97.191" [src/conv1.cpp:31]   --->   Operation 360 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.76ns)   --->   "%empty_90 = add i8 %zext_ln31_1, i8 85" [src/conv1.cpp:31]   --->   Operation 361 'add' 'empty_90' <Predicate = (!icmp_ln31_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%p_cast54 = zext i8 %empty_90" [src/conv1.cpp:31]   --->   Operation 362 'zext' 'p_cast54' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.91ns)   --->   "%empty_91 = add i22 %empty_89, i22 %p_cast54" [src/conv1.cpp:40]   --->   Operation 363 'add' 'empty_91' <Predicate = (!icmp_ln31_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%p_cast101 = zext i22 %empty_91" [src/conv1.cpp:40]   --->   Operation 364 'zext' 'p_cast101' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_1 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast101" [src/conv1.cpp:40]   --->   Operation 365 'getelementptr' 'conv1_output_ftmap_addr_1' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 366 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1" [src/conv1.cpp:40]   --->   Operation 366 'load' 'conv1_output_ftmap_load_1' <Predicate = (!icmp_ln31_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_61" [src/conv1.cpp:30]   --->   Operation 367 'br' 'br_ln30' <Predicate = (icmp_ln31_1)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 1.23>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 368 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 369 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1" [src/conv1.cpp:40]   --->   Operation 370 'load' 'conv1_output_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_26 : Operation 371 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_81" [src/conv1.cpp:33]   --->   Operation 371 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 27 <SV = 7> <Delay = 6.43>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%f1h_1 = phi i4 %add_ln33_2, void %for.inc55.173, i4 0, void %VITIS_LOOP_33_7.150.split" [src/conv1.cpp:33]   --->   Operation 372 'phi' 'f1h_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%add54_167_lcssa186 = phi i32 %add54_167184, void %for.inc55.173, i32 %conv1_output_ftmap_load_1, void %VITIS_LOOP_33_7.150.split" [src/conv1.cpp:40]   --->   Operation 373 'phi' 'add54_167_lcssa186' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i4 %f1h_1" [src/conv1.cpp:40]   --->   Operation 374 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 375 [1/1] (0.79ns)   --->   "%add_ln40_7 = add i11 %add_ln40_1, i11 %zext_ln40_7" [src/conv1.cpp:40]   --->   Operation 375 'add' 'add_ln40_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i11 %add_ln40_7" [src/conv1.cpp:40]   --->   Operation 376 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i11 %add_ln40_7" [src/conv1.cpp:40]   --->   Operation 377 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_1, i3 0" [src/conv1.cpp:40]   --->   Operation 378 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.82ns)   --->   "%add_ln40_8 = add i13 %p_shl7, i13 %zext_ln40_8" [src/conv1.cpp:40]   --->   Operation 379 'add' 'add_ln40_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [1/1] (0.79ns)   --->   "%icmp_ln33_2 = icmp_eq  i4 %f1h_1, i4 9" [src/conv1.cpp:33]   --->   Operation 380 'icmp' 'icmp_ln33_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.79ns)   --->   "%add_ln33_2 = add i4 %f1h_1, i4 1" [src/conv1.cpp:33]   --->   Operation 381 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_2, void %VITIS_LOOP_34_8.155.split, void %for.end57.182" [src/conv1.cpp:33]   --->   Operation 382 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 383 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 384 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.79ns)   --->   "%tmp23 = add i4 %f1h_1, i4 12" [src/conv1.cpp:33]   --->   Operation 385 'add' 'tmp23' <Predicate = (!icmp_ln33_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i4 %tmp23" [src/conv1.cpp:33]   --->   Operation 386 'sext' 'tmp23_cast' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.77ns)   --->   "%empty_92 = add i8 %tmp23_cast, i8 %zext_ln30_1" [src/conv1.cpp:33]   --->   Operation 387 'add' 'empty_92' <Predicate = (!icmp_ln33_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_92, i32 7" [src/util.cpp:83->src/conv1.cpp:37]   --->   Operation 388 'bitselect' 'tmp_30' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (0.39ns)   --->   "%yPixelClamped_2 = select i1 %tmp_30, i8 0, i8 %empty_92" [src/util.cpp:83->src/conv1.cpp:37]   --->   Operation 389 'select' 'yPixelClamped_2' <Predicate = (!icmp_ln33_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i8 %yPixelClamped_2" [src/conv1.cpp:40]   --->   Operation 390 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_2, i8 0" [src/conv1.cpp:40]   --->   Operation 391 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_27 : Operation 392 [1/1] (0.85ns)   --->   "%sub_ln40_1 = sub i16 %tmp_31, i16 %sext_ln40_4" [src/conv1.cpp:40]   --->   Operation 392 'sub' 'sub_ln40_1' <Predicate = (!icmp_ln33_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 393 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.170" [src/conv1.cpp:34]   --->   Operation 393 'br' 'br_ln34' <Predicate = (!icmp_ln33_2)> <Delay = 0.42>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 394 '%add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86'
ST_27 : Operation 394 [4/4] (5.64ns)   --->   "%add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86" [src/conv1.cpp:45]   --->   Operation 394 'fadd' 'add68_s' <Predicate = (icmp_ln33_2)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 8> <Delay = 3.63>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%f1w_1 = phi i4 %add_ln34_1, void %for.inc.170.split, i4 0, void %VITIS_LOOP_34_8.155.split" [src/conv1.cpp:34]   --->   Operation 395 'phi' 'f1w_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%add54_167184 = phi i32 %add54_s, void %for.inc.170.split, i32 %add54_167_lcssa186, void %VITIS_LOOP_34_8.155.split" [src/conv1.cpp:40]   --->   Operation 396 'phi' 'add54_167184' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln40_15 = zext i4 %f1w_1" [src/conv1.cpp:40]   --->   Operation 397 'zext' 'zext_ln40_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (0.82ns)   --->   "%add_ln40_14 = add i13 %add_ln40_8, i13 %zext_ln40_15" [src/conv1.cpp:40]   --->   Operation 398 'add' 'add_ln40_14' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln40_16 = zext i13 %add_ln40_14" [src/conv1.cpp:40]   --->   Operation 399 'zext' 'zext_ln40_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_16" [src/conv1.cpp:40]   --->   Operation 400 'getelementptr' 'conv1_weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i4 %f1w_1" [src/conv1.cpp:34]   --->   Operation 401 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (0.79ns)   --->   "%icmp_ln34_1 = icmp_eq  i4 %f1w_1, i4 9" [src/conv1.cpp:34]   --->   Operation 402 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [1/1] (0.79ns)   --->   "%add_ln34_1 = add i4 %f1w_1, i4 1" [src/conv1.cpp:34]   --->   Operation 403 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_1, void %for.inc.170.split, void %for.inc55.173" [src/conv1.cpp:34]   --->   Operation 404 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 405 [1/1] (0.77ns)   --->   "%add_ln38_2 = add i7 %zext_ln34_2, i7 81" [src/conv1.cpp:38]   --->   Operation 405 'add' 'add_ln38_2' <Predicate = (!icmp_ln34_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %add_ln38_2" [src/conv1.cpp:38]   --->   Operation 406 'zext' 'zext_ln38' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (0.77ns)   --->   "%add_ln38_3 = add i8 %zext_ln38, i8 %zext_ln31_1" [src/conv1.cpp:38]   --->   Operation 407 'add' 'add_ln38_3' <Predicate = (!icmp_ln34_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln40_17 = zext i8 %add_ln38_3" [src/conv1.cpp:40]   --->   Operation 408 'zext' 'zext_ln40_17' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 409 [1/1] (0.85ns)   --->   "%add_ln40_15 = add i16 %sub_ln40_1, i16 %zext_ln40_17" [src/conv1.cpp:40]   --->   Operation 409 'add' 'add_ln40_15' <Predicate = (!icmp_ln34_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln40_18 = zext i16 %add_ln40_15" [src/conv1.cpp:40]   --->   Operation 410 'zext' 'zext_ln40_18' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_18" [src/conv1.cpp:40]   --->   Operation 411 'getelementptr' 'input_ftmap_addr_1' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 412 [2/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:40]   --->   Operation 412 'load' 'conv1_weights_load_1' <Predicate = (!icmp_ln34_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_28 : Operation 413 [2/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:40]   --->   Operation 413 'load' 'input_ftmap_load_1' <Predicate = (!icmp_ln34_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_81" [src/conv1.cpp:33]   --->   Operation 414 'br' 'br_ln33' <Predicate = (icmp_ln34_1)> <Delay = 0.00>

State 29 <SV = 9> <Delay = 1.23>
ST_29 : Operation 415 [1/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:40]   --->   Operation 415 'load' 'conv1_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_29 : Operation 416 [1/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:40]   --->   Operation 416 'load' 'input_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 30 <SV = 10> <Delay = 7.01>
ST_30 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln40_2 = bitcast i32 %conv1_weights_load_1" [src/conv1.cpp:40]   --->   Operation 417 'bitcast' 'bitcast_ln40_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln40_3 = bitcast i32 %input_ftmap_load_1" [src/conv1.cpp:40]   --->   Operation 418 'bitcast' 'bitcast_ln40_3' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (0.73ns)   --->   Input mux for Operation 419 '%mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3'
ST_30 : Operation 419 [3/3] (6.27ns)   --->   "%mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3" [src/conv1.cpp:40]   --->   Operation 419 'fmul' 'mul_s' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 7.01>
ST_31 : Operation 420 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3" [src/conv1.cpp:40]   --->   Operation 420 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 7.01>
ST_32 : Operation 421 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln40_2, i32 %bitcast_ln40_3" [src/conv1.cpp:40]   --->   Operation 421 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 6.43>
ST_33 : [1/1] (0.79ns)   --->   Input mux for Operation 422 '%add54_s = fadd i32 %add54_167184, i32 %mul_s'
ST_33 : Operation 422 [4/4] (5.64ns)   --->   "%add54_s = fadd i32 %add54_167184, i32 %mul_s" [src/conv1.cpp:40]   --->   Operation 422 'fadd' 'add54_s' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 6.43>
ST_34 : Operation 423 [3/4] (6.43ns)   --->   "%add54_s = fadd i32 %add54_167184, i32 %mul_s" [src/conv1.cpp:40]   --->   Operation 423 'fadd' 'add54_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 6.43>
ST_35 : Operation 424 [2/4] (6.43ns)   --->   "%add54_s = fadd i32 %add54_167184, i32 %mul_s" [src/conv1.cpp:40]   --->   Operation 424 'fadd' 'add54_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 6.43>
ST_36 : Operation 425 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 425 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 426 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 427 [1/4] (6.43ns)   --->   "%add54_s = fadd i32 %add54_167184, i32 %mul_s" [src/conv1.cpp:40]   --->   Operation 427 'fadd' 'add54_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.170" [src/conv1.cpp:34]   --->   Operation 428 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 37 <SV = 8> <Delay = 6.43>
ST_37 : Operation 429 [3/4] (6.43ns)   --->   "%add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86" [src/conv1.cpp:45]   --->   Operation 429 'fadd' 'add68_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 6.43>
ST_38 : Operation 430 [2/4] (6.43ns)   --->   "%add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86" [src/conv1.cpp:45]   --->   Operation 430 'fadd' 'add68_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 6.43>
ST_39 : Operation 431 [1/4] (6.43ns)   --->   "%add68_s = fadd i32 %add54_167_lcssa186, i32 %empty_86" [src/conv1.cpp:45]   --->   Operation 431 'fadd' 'add68_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 2.78>
ST_40 : [1/1] (0.75ns)   --->   Input mux for Operation 432 '%tmp_6 = fcmp_olt  i32 %add68_s, i32 0'
ST_40 : Operation 432 [2/2] (2.02ns)   --->   "%tmp_6 = fcmp_olt  i32 %add68_s, i32 0" [src/conv1.cpp:46]   --->   Operation 432 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 12> <Delay = 4.46>
ST_41 : Operation 433 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %add68_s" [src/conv1.cpp:46]   --->   Operation 433 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_1, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 434 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i32 %bitcast_ln46_1" [src/conv1.cpp:46]   --->   Operation 435 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 436 [1/1] (0.76ns)   --->   "%icmp_ln46_2 = icmp_ne  i8 %tmp_5, i8 255" [src/conv1.cpp:46]   --->   Operation 436 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 437 [1/1] (0.92ns)   --->   "%icmp_ln46_3 = icmp_eq  i23 %trunc_ln46_1, i23 0" [src/conv1.cpp:46]   --->   Operation 437 'icmp' 'icmp_ln46_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%or_ln46_1 = or i1 %icmp_ln46_3, i1 %icmp_ln46_2" [src/conv1.cpp:46]   --->   Operation 438 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 439 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_olt  i32 %add68_s, i32 0" [src/conv1.cpp:46]   --->   Operation 439 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%and_ln46_1 = and i1 %or_ln46_1, i1 %tmp_6" [src/conv1.cpp:46]   --->   Operation 440 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 441 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %and_ln46_1, i32 0, i32 %add68_s" [src/conv1.cpp:46]   --->   Operation 441 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 442 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_1, i22 %conv1_output_ftmap_addr_1" [src/conv1.cpp:45]   --->   Operation 442 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_41 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_71" [src/conv1.cpp:31]   --->   Operation 443 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 42 <SV = 3> <Delay = 1.23>
ST_42 : Operation 444 [1/1] (0.00ns)   --->   "%n1_11 = load i7 %n1_2" [src/conv1.cpp:27]   --->   Operation 444 'load' 'n1_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %n1_11" [src/conv1.cpp:27]   --->   Operation 445 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 446 [1/1] (0.00ns)   --->   "%n1_2_cast48 = zext i7 %n1_11" [src/conv1.cpp:27]   --->   Operation 446 'zext' 'n1_2_cast48' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 447 [1/1] (0.00ns)   --->   "%n1_2_cast = zext i7 %n1_11" [src/conv1.cpp:27]   --->   Operation 447 'zext' 'n1_2_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_11, i8 0" [src/conv1.cpp:27]   --->   Operation 448 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i15 %tmp_22" [src/conv1.cpp:27]   --->   Operation 449 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 450 [1/1] (0.84ns)   --->   "%empty_93 = sub i16 %tmp_26_cast, i16 %n1_2_cast" [src/conv1.cpp:27]   --->   Operation 450 'sub' 'empty_93' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %empty_93" [src/conv1.cpp:40]   --->   Operation 451 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_11, i3 0" [src/conv1.cpp:40]   --->   Operation 452 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i10 %tmp_23" [src/conv1.cpp:40]   --->   Operation 453 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 454 [1/1] (0.78ns)   --->   "%add_ln40_2 = add i11 %zext_ln40_2, i11 %n1_2_cast48" [src/conv1.cpp:40]   --->   Operation 454 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 455 [1/1] (0.77ns)   --->   "%icmp_ln27_2 = icmp_eq  i7 %n1_11, i7 64" [src/conv1.cpp:27]   --->   Operation 455 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 456 [1/1] (0.77ns)   --->   "%add_ln27_2 = add i7 %n1_11, i7 1" [src/conv1.cpp:27]   --->   Operation 456 'add' 'add_ln27_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_2, void %VITIS_LOOP_30_5.2106.split, void %VITIS_LOOP_30_5.1.preheader" [src/conv1.cpp:27]   --->   Operation 457 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 458 [1/1] (0.00ns)   --->   "%conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_2" [src/conv1.cpp:27]   --->   Operation 458 'getelementptr' 'conv1_biases_addr_2' <Predicate = (!icmp_ln27_2)> <Delay = 0.00>
ST_42 : Operation 459 [2/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:27]   --->   Operation 459 'load' 'conv1_biases_load_2' <Predicate = (!icmp_ln27_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 460 [1/1] (0.00ns)   --->   "%n1_3 = alloca i32 1"   --->   Operation 460 'alloca' 'n1_3' <Predicate = (icmp_ln27_2)> <Delay = 0.00>
ST_42 : Operation 461 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_3" [src/conv1.cpp:27]   --->   Operation 461 'store' 'store_ln27' <Predicate = (icmp_ln27_2)> <Delay = 0.42>
ST_42 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.1" [src/conv1.cpp:27]   --->   Operation 462 'br' 'br_ln27' <Predicate = (icmp_ln27_2)> <Delay = 0.00>

State 43 <SV = 4> <Delay = 1.23>
ST_43 : Operation 463 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 463 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 464 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 464 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 465 [1/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:27]   --->   Operation 465 'load' 'conv1_biases_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 466 [1/1] (0.00ns)   --->   "%empty_94 = bitcast i32 %conv1_biases_load_2" [src/conv1.cpp:27]   --->   Operation 466 'bitcast' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 467 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_62" [src/conv1.cpp:30]   --->   Operation 467 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 44 <SV = 5> <Delay = 1.76>
ST_44 : Operation 468 [1/1] (0.00ns)   --->   "%th_2 = phi i7 %add_ln30_3, void %for.inc97.2158, i7 0, void %VITIS_LOOP_30_5.2106.split" [src/conv1.cpp:30]   --->   Operation 468 'phi' 'th_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 469 [1/1] (0.00ns)   --->   "%th_2_cast = zext i7 %th_2" [src/conv1.cpp:30]   --->   Operation 469 'zext' 'th_2_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 470 [1/1] (0.85ns)   --->   "%empty_95 = add i17 %sext_ln40_2, i17 %th_2_cast" [src/conv1.cpp:40]   --->   Operation 470 'add' 'empty_95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 471 [1/1] (0.00ns)   --->   "%p_cast53 = sext i17 %empty_95" [src/conv1.cpp:40]   --->   Operation 471 'sext' 'p_cast53' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 472 [1/1] (0.00ns)   --->   "%empty_96 = trunc i17 %empty_95" [src/conv1.cpp:40]   --->   Operation 472 'trunc' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 473 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_96, i8 0" [src/conv1.cpp:40]   --->   Operation 473 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 474 [1/1] (0.91ns)   --->   "%empty_97 = sub i22 %p_shl5, i22 %p_cast53" [src/conv1.cpp:40]   --->   Operation 474 'sub' 'empty_97' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i7 %th_2" [src/conv1.cpp:30]   --->   Operation 475 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 476 [1/1] (0.77ns)   --->   "%icmp_ln30_2 = icmp_eq  i7 %th_2, i7 85" [src/conv1.cpp:30]   --->   Operation 476 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 477 [1/1] (0.77ns)   --->   "%add_ln30_3 = add i7 %th_2, i7 1" [src/conv1.cpp:30]   --->   Operation 477 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_2, void %VITIS_LOOP_31_6.2113.split, void %for.inc100.2161" [src/conv1.cpp:30]   --->   Operation 478 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 479 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 479 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_2)> <Delay = 0.00>
ST_44 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 480 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_2)> <Delay = 0.00>
ST_44 : Operation 481 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_72" [src/conv1.cpp:31]   --->   Operation 481 'br' 'br_ln31' <Predicate = (!icmp_ln30_2)> <Delay = 0.42>
ST_44 : Operation 482 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_2, i7 %n1_2" [src/conv1.cpp:27]   --->   Operation 482 'store' 'store_ln27' <Predicate = (icmp_ln30_2)> <Delay = 0.42>
ST_44 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_52" [src/conv1.cpp:27]   --->   Operation 483 'br' 'br_ln27' <Predicate = (icmp_ln30_2)> <Delay = 0.00>

State 45 <SV = 6> <Delay = 2.91>
ST_45 : Operation 484 [1/1] (0.00ns)   --->   "%tw_2 = phi i7 %add_ln31_2, void %for.end57.2149, i7 0, void %VITIS_LOOP_31_6.2113.split" [src/conv1.cpp:38]   --->   Operation 484 'phi' 'tw_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %tw_2" [src/conv1.cpp:31]   --->   Operation 485 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i7 %tw_2" [src/conv1.cpp:31]   --->   Operation 486 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 487 [1/1] (0.77ns)   --->   "%icmp_ln31_2 = icmp_eq  i7 %tw_2, i7 85" [src/conv1.cpp:31]   --->   Operation 487 'icmp' 'icmp_ln31_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 488 [1/1] (0.77ns)   --->   "%add_ln31_2 = add i7 %tw_2, i7 1" [src/conv1.cpp:31]   --->   Operation 488 'add' 'add_ln31_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_2, void %VITIS_LOOP_33_7.2117.split, void %for.inc97.2158" [src/conv1.cpp:31]   --->   Operation 489 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 490 [1/1] (0.76ns)   --->   "%empty_98 = add i8 %zext_ln31_3, i8 170" [src/conv1.cpp:31]   --->   Operation 490 'add' 'empty_98' <Predicate = (!icmp_ln31_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 491 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty_98" [src/conv1.cpp:31]   --->   Operation 491 'zext' 'p_cast59' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_45 : Operation 492 [1/1] (0.91ns)   --->   "%empty_99 = add i22 %empty_97, i22 %p_cast59" [src/conv1.cpp:40]   --->   Operation 492 'add' 'empty_99' <Predicate = (!icmp_ln31_2)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 493 [1/1] (0.00ns)   --->   "%p_cast106 = zext i22 %empty_99" [src/conv1.cpp:40]   --->   Operation 493 'zext' 'p_cast106' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_45 : Operation 494 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_2 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast106" [src/conv1.cpp:40]   --->   Operation 494 'getelementptr' 'conv1_output_ftmap_addr_2' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_45 : Operation 495 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2" [src/conv1.cpp:40]   --->   Operation 495 'load' 'conv1_output_ftmap_load_2' <Predicate = (!icmp_ln31_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_45 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_62" [src/conv1.cpp:30]   --->   Operation 496 'br' 'br_ln30' <Predicate = (icmp_ln31_2)> <Delay = 0.00>

State 46 <SV = 7> <Delay = 1.23>
ST_46 : Operation 497 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 497 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 498 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 498 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 499 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2" [src/conv1.cpp:40]   --->   Operation 499 'load' 'conv1_output_ftmap_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_46 : Operation 500 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_82" [src/conv1.cpp:33]   --->   Operation 500 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 47 <SV = 8> <Delay = 6.43>
ST_47 : Operation 501 [1/1] (0.00ns)   --->   "%f1h_2 = phi i4 %add_ln33_3, void %for.inc55.2140, i4 0, void %VITIS_LOOP_33_7.2117.split" [src/conv1.cpp:33]   --->   Operation 501 'phi' 'f1h_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 502 [1/1] (0.00ns)   --->   "%add54_2134_lcssa183 = phi i32 %add54_2134181, void %for.inc55.2140, i32 %conv1_output_ftmap_load_2, void %VITIS_LOOP_33_7.2117.split" [src/conv1.cpp:40]   --->   Operation 502 'phi' 'add54_2134_lcssa183' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i4 %f1h_2" [src/conv1.cpp:40]   --->   Operation 503 'zext' 'zext_ln40_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 504 [1/1] (0.79ns)   --->   "%add_ln40_12 = add i11 %add_ln40_2, i11 %zext_ln40_13" [src/conv1.cpp:40]   --->   Operation 504 'add' 'add_ln40_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i11 %add_ln40_12" [src/conv1.cpp:40]   --->   Operation 505 'zext' 'zext_ln40_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = trunc i11 %add_ln40_12" [src/conv1.cpp:40]   --->   Operation 506 'trunc' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 507 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_2, i3 0" [src/conv1.cpp:40]   --->   Operation 507 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 508 [1/1] (0.82ns)   --->   "%add_ln40_13 = add i13 %p_shl1, i13 %zext_ln40_14" [src/conv1.cpp:40]   --->   Operation 508 'add' 'add_ln40_13' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 509 [1/1] (0.79ns)   --->   "%icmp_ln33_3 = icmp_eq  i4 %f1h_2, i4 9" [src/conv1.cpp:33]   --->   Operation 509 'icmp' 'icmp_ln33_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 510 [1/1] (0.79ns)   --->   "%add_ln33_3 = add i4 %f1h_2, i4 1" [src/conv1.cpp:33]   --->   Operation 510 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_3, void %VITIS_LOOP_34_8.2122.split, void %for.end57.2149" [src/conv1.cpp:33]   --->   Operation 511 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 512 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 512 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_47 : Operation 513 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 513 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_47 : Operation 514 [1/1] (0.79ns)   --->   "%tmp26 = add i4 %f1h_2, i4 12" [src/conv1.cpp:33]   --->   Operation 514 'add' 'tmp26' <Predicate = (!icmp_ln33_3)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 515 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i4 %tmp26" [src/conv1.cpp:33]   --->   Operation 515 'sext' 'tmp26_cast' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_47 : Operation 516 [1/1] (0.77ns)   --->   "%empty_100 = add i8 %tmp26_cast, i8 %zext_ln30_2" [src/conv1.cpp:33]   --->   Operation 516 'add' 'empty_100' <Predicate = (!icmp_ln33_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_100, i32 7" [src/util.cpp:83->src/conv1.cpp:37]   --->   Operation 517 'bitselect' 'tmp_35' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_47 : Operation 518 [1/1] (0.39ns)   --->   "%yPixelClamped_3 = select i1 %tmp_35, i8 0, i8 %empty_100" [src/util.cpp:83->src/conv1.cpp:37]   --->   Operation 518 'select' 'yPixelClamped_3' <Predicate = (!icmp_ln33_3)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i8 %yPixelClamped_3" [src/conv1.cpp:40]   --->   Operation 519 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_47 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_3, i8 0" [src/conv1.cpp:40]   --->   Operation 520 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_47 : Operation 521 [1/1] (0.85ns)   --->   "%sub_ln40_2 = sub i16 %tmp_36, i16 %sext_ln40_6" [src/conv1.cpp:40]   --->   Operation 521 'sub' 'sub_ln40_2' <Predicate = (!icmp_ln33_3)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 522 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.2137" [src/conv1.cpp:34]   --->   Operation 522 'br' 'br_ln34' <Predicate = (!icmp_ln33_3)> <Delay = 0.42>
ST_47 : [1/1] (0.79ns)   --->   Input mux for Operation 523 '%add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94'
ST_47 : Operation 523 [4/4] (5.64ns)   --->   "%add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94" [src/conv1.cpp:45]   --->   Operation 523 'fadd' 'add68_3' <Predicate = (icmp_ln33_3)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 9> <Delay = 4.39>
ST_48 : Operation 524 [1/1] (0.00ns)   --->   "%f1w_2 = phi i4 %add_ln34_2, void %for.inc.2137.split, i4 0, void %VITIS_LOOP_34_8.2122.split" [src/conv1.cpp:38]   --->   Operation 524 'phi' 'f1w_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 525 [1/1] (0.00ns)   --->   "%add54_2134181 = phi i32 %add54_3, void %for.inc.2137.split, i32 %add54_2134_lcssa183, void %VITIS_LOOP_34_8.2122.split" [src/conv1.cpp:40]   --->   Operation 525 'phi' 'add54_2134181' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln40_22 = zext i4 %f1w_2" [src/conv1.cpp:40]   --->   Operation 526 'zext' 'zext_ln40_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 527 [1/1] (0.82ns)   --->   "%add_ln40_19 = add i13 %add_ln40_13, i13 %zext_ln40_22" [src/conv1.cpp:40]   --->   Operation 527 'add' 'add_ln40_19' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln40_23 = zext i13 %add_ln40_19" [src/conv1.cpp:40]   --->   Operation 528 'zext' 'zext_ln40_23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 529 [1/1] (0.00ns)   --->   "%conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_23" [src/conv1.cpp:40]   --->   Operation 529 'getelementptr' 'conv1_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i4 %f1w_2" [src/conv1.cpp:34]   --->   Operation 530 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 531 [1/1] (0.79ns)   --->   "%icmp_ln34_2 = icmp_eq  i4 %f1w_2, i4 9" [src/conv1.cpp:34]   --->   Operation 531 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 532 [1/1] (0.79ns)   --->   "%add_ln34_2 = add i4 %f1w_2, i4 1" [src/conv1.cpp:34]   --->   Operation 532 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_2, void %for.inc.2137.split, void %for.inc55.2140" [src/conv1.cpp:34]   --->   Operation 533 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 534 [1/1] (0.76ns)   --->   "%add_ln38_4 = add i8 %zext_ln34_4, i8 166" [src/conv1.cpp:38]   --->   Operation 534 'add' 'add_ln38_4' <Predicate = (!icmp_ln34_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i8 %add_ln38_4" [src/conv1.cpp:38]   --->   Operation 535 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_48 : Operation 536 [1/1] (0.76ns)   --->   "%add_ln38_5 = add i9 %zext_ln38_1, i9 %zext_ln31_2" [src/conv1.cpp:38]   --->   Operation 536 'add' 'add_ln38_5' <Predicate = (!icmp_ln34_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 537 [1/1] (0.77ns)   --->   "%icmp_ln84 = icmp_ugt  i9 %add_ln38_5, i9 254" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 537 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln34_2)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_20)   --->   "%xPixelClamped_2 = select i1 %icmp_ln84, i9 254, i9 %add_ln38_5" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 538 'select' 'xPixelClamped_2' <Predicate = (!icmp_ln34_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 539 [2/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:40]   --->   Operation 539 'load' 'conv1_weights_load_2' <Predicate = (!icmp_ln34_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_48 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_20)   --->   "%zext_ln40_25 = zext i9 %xPixelClamped_2" [src/conv1.cpp:40]   --->   Operation 540 'zext' 'zext_ln40_25' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_48 : Operation 541 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_20 = add i16 %sub_ln40_2, i16 %zext_ln40_25" [src/conv1.cpp:40]   --->   Operation 541 'add' 'add_ln40_20' <Predicate = (!icmp_ln34_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln40_26 = zext i16 %add_ln40_20" [src/conv1.cpp:40]   --->   Operation 542 'zext' 'zext_ln40_26' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_48 : Operation 543 [1/1] (0.00ns)   --->   "%input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_26" [src/conv1.cpp:40]   --->   Operation 543 'getelementptr' 'input_ftmap_addr_2' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_48 : Operation 544 [2/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:40]   --->   Operation 544 'load' 'input_ftmap_load_2' <Predicate = (!icmp_ln34_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_82" [src/conv1.cpp:33]   --->   Operation 545 'br' 'br_ln33' <Predicate = (icmp_ln34_2)> <Delay = 0.00>

State 49 <SV = 10> <Delay = 1.23>
ST_49 : Operation 546 [1/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:40]   --->   Operation 546 'load' 'conv1_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_49 : Operation 547 [1/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:40]   --->   Operation 547 'load' 'input_ftmap_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 50 <SV = 11> <Delay = 7.01>
ST_50 : Operation 548 [1/1] (0.00ns)   --->   "%bitcast_ln40_4 = bitcast i32 %conv1_weights_load_2" [src/conv1.cpp:40]   --->   Operation 548 'bitcast' 'bitcast_ln40_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln40_5 = bitcast i32 %input_ftmap_load_2" [src/conv1.cpp:40]   --->   Operation 549 'bitcast' 'bitcast_ln40_5' <Predicate = true> <Delay = 0.00>
ST_50 : [1/1] (0.73ns)   --->   Input mux for Operation 550 '%mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5'
ST_50 : Operation 550 [3/3] (6.27ns)   --->   "%mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5" [src/conv1.cpp:40]   --->   Operation 550 'fmul' 'mul_3' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 12> <Delay = 7.01>
ST_51 : Operation 551 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5" [src/conv1.cpp:40]   --->   Operation 551 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 13> <Delay = 7.01>
ST_52 : Operation 552 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln40_4, i32 %bitcast_ln40_5" [src/conv1.cpp:40]   --->   Operation 552 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 14> <Delay = 6.43>
ST_53 : [1/1] (0.79ns)   --->   Input mux for Operation 553 '%add54_3 = fadd i32 %add54_2134181, i32 %mul_3'
ST_53 : Operation 553 [4/4] (5.64ns)   --->   "%add54_3 = fadd i32 %add54_2134181, i32 %mul_3" [src/conv1.cpp:40]   --->   Operation 553 'fadd' 'add54_3' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 15> <Delay = 6.43>
ST_54 : Operation 554 [3/4] (6.43ns)   --->   "%add54_3 = fadd i32 %add54_2134181, i32 %mul_3" [src/conv1.cpp:40]   --->   Operation 554 'fadd' 'add54_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 16> <Delay = 6.43>
ST_55 : Operation 555 [2/4] (6.43ns)   --->   "%add54_3 = fadd i32 %add54_2134181, i32 %mul_3" [src/conv1.cpp:40]   --->   Operation 555 'fadd' 'add54_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 17> <Delay = 6.43>
ST_56 : Operation 556 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 556 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 557 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 557 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 558 [1/4] (6.43ns)   --->   "%add54_3 = fadd i32 %add54_2134181, i32 %mul_3" [src/conv1.cpp:40]   --->   Operation 558 'fadd' 'add54_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.2137" [src/conv1.cpp:34]   --->   Operation 559 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 57 <SV = 9> <Delay = 6.43>
ST_57 : Operation 560 [3/4] (6.43ns)   --->   "%add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94" [src/conv1.cpp:45]   --->   Operation 560 'fadd' 'add68_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 10> <Delay = 6.43>
ST_58 : Operation 561 [2/4] (6.43ns)   --->   "%add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94" [src/conv1.cpp:45]   --->   Operation 561 'fadd' 'add68_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 11> <Delay = 6.43>
ST_59 : Operation 562 [1/4] (6.43ns)   --->   "%add68_3 = fadd i32 %add54_2134_lcssa183, i32 %empty_94" [src/conv1.cpp:45]   --->   Operation 562 'fadd' 'add68_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 12> <Delay = 2.78>
ST_60 : [1/1] (0.75ns)   --->   Input mux for Operation 563 '%tmp_8 = fcmp_olt  i32 %add68_3, i32 0'
ST_60 : Operation 563 [2/2] (2.02ns)   --->   "%tmp_8 = fcmp_olt  i32 %add68_3, i32 0" [src/conv1.cpp:46]   --->   Operation 563 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 13> <Delay = 4.46>
ST_61 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln46_2 = bitcast i32 %add68_3" [src/conv1.cpp:46]   --->   Operation 564 'bitcast' 'bitcast_ln46_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_2, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 565 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = trunc i32 %bitcast_ln46_2" [src/conv1.cpp:46]   --->   Operation 566 'trunc' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 567 [1/1] (0.76ns)   --->   "%icmp_ln46_4 = icmp_ne  i8 %tmp_7, i8 255" [src/conv1.cpp:46]   --->   Operation 567 'icmp' 'icmp_ln46_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 568 [1/1] (0.92ns)   --->   "%icmp_ln46_5 = icmp_eq  i23 %trunc_ln46_2, i23 0" [src/conv1.cpp:46]   --->   Operation 568 'icmp' 'icmp_ln46_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_2)   --->   "%or_ln46_2 = or i1 %icmp_ln46_5, i1 %icmp_ln46_4" [src/conv1.cpp:46]   --->   Operation 569 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 570 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %add68_3, i32 0" [src/conv1.cpp:46]   --->   Operation 570 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_2)   --->   "%and_ln46_2 = and i1 %or_ln46_2, i1 %tmp_8" [src/conv1.cpp:46]   --->   Operation 571 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 572 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_2 = select i1 %and_ln46_2, i32 0, i32 %add68_3" [src/conv1.cpp:46]   --->   Operation 572 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 573 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_2, i22 %conv1_output_ftmap_addr_2" [src/conv1.cpp:45]   --->   Operation 573 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_61 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_72" [src/conv1.cpp:31]   --->   Operation 574 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 62 <SV = 4> <Delay = 1.23>
ST_62 : Operation 575 [1/1] (0.00ns)   --->   "%n1_12 = load i7 %n1_3" [src/conv1.cpp:27]   --->   Operation 575 'load' 'n1_12' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %n1_12" [src/conv1.cpp:27]   --->   Operation 576 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 577 [1/1] (0.00ns)   --->   "%n1_3_cast51 = zext i7 %n1_12" [src/conv1.cpp:27]   --->   Operation 577 'zext' 'n1_3_cast51' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 578 [1/1] (0.00ns)   --->   "%n1_3_cast = zext i7 %n1_12" [src/conv1.cpp:27]   --->   Operation 578 'zext' 'n1_3_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_12, i8 0" [src/conv1.cpp:27]   --->   Operation 579 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i15 %tmp_24" [src/conv1.cpp:27]   --->   Operation 580 'zext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 581 [1/1] (0.84ns)   --->   "%empty_33 = sub i16 %tmp_29_cast, i16 %n1_3_cast" [src/conv1.cpp:27]   --->   Operation 581 'sub' 'empty_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_12, i3 0" [src/conv1.cpp:40]   --->   Operation 582 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i10 %tmp_25" [src/conv1.cpp:40]   --->   Operation 583 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 584 [1/1] (0.78ns)   --->   "%add_ln40_3 = add i11 %zext_ln40_3, i11 %n1_3_cast51" [src/conv1.cpp:40]   --->   Operation 584 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 585 [1/1] (0.77ns)   --->   "%icmp_ln27_3 = icmp_eq  i7 %n1_12, i7 64" [src/conv1.cpp:27]   --->   Operation 585 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 586 [1/1] (0.77ns)   --->   "%add_ln27_3 = add i7 %n1_12, i7 1" [src/conv1.cpp:27]   --->   Operation 586 'add' 'add_ln27_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_3, void %VITIS_LOOP_30_5.1.split, void %VITIS_LOOP_30_5.1.1.preheader" [src/conv1.cpp:27]   --->   Operation 587 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 588 [1/1] (0.00ns)   --->   "%conv1_biases_addr_3 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_3" [src/conv1.cpp:27]   --->   Operation 588 'getelementptr' 'conv1_biases_addr_3' <Predicate = (!icmp_ln27_3)> <Delay = 0.00>
ST_62 : Operation 589 [2/2] (1.23ns)   --->   "%conv1_biases_load_3 = load i6 %conv1_biases_addr_3" [src/conv1.cpp:27]   --->   Operation 589 'load' 'conv1_biases_load_3' <Predicate = (!icmp_ln27_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 590 [1/1] (0.00ns)   --->   "%n1_4 = alloca i32 1"   --->   Operation 590 'alloca' 'n1_4' <Predicate = (icmp_ln27_3)> <Delay = 0.00>
ST_62 : Operation 591 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_4" [src/conv1.cpp:27]   --->   Operation 591 'store' 'store_ln27' <Predicate = (icmp_ln27_3)> <Delay = 0.42>
ST_62 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.1.1" [src/conv1.cpp:27]   --->   Operation 592 'br' 'br_ln27' <Predicate = (icmp_ln27_3)> <Delay = 0.00>

State 63 <SV = 5> <Delay = 1.23>
ST_63 : Operation 593 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 593 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 594 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 594 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 595 [1/2] (1.23ns)   --->   "%conv1_biases_load_3 = load i6 %conv1_biases_addr_3" [src/conv1.cpp:27]   --->   Operation 595 'load' 'conv1_biases_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 596 [1/1] (0.00ns)   --->   "%empty_34 = bitcast i32 %conv1_biases_load_3" [src/conv1.cpp:27]   --->   Operation 596 'bitcast' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 597 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.1" [src/conv1.cpp:30]   --->   Operation 597 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 64 <SV = 6> <Delay = 2.53>
ST_64 : Operation 598 [1/1] (0.00ns)   --->   "%th_3 = phi i7 %add_ln30_4, void %for.inc97.1, i7 0, void %VITIS_LOOP_30_5.1.split" [src/conv1.cpp:30]   --->   Operation 598 'phi' 'th_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i7 %th_3" [src/conv1.cpp:30]   --->   Operation 599 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 600 [1/1] (0.77ns)   --->   "%icmp_ln30_3 = icmp_eq  i7 %th_3, i7 85" [src/conv1.cpp:30]   --->   Operation 600 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 601 [1/1] (0.77ns)   --->   "%add_ln30_4 = add i7 %th_3, i7 1" [src/conv1.cpp:30]   --->   Operation 601 'add' 'add_ln30_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_3, void %VITIS_LOOP_31_6.1.split, void %for.inc100.1" [src/conv1.cpp:30]   --->   Operation 602 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 603 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 603 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_3)> <Delay = 0.00>
ST_64 : Operation 604 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 604 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_3)> <Delay = 0.00>
ST_64 : Operation 605 [1/1] (0.76ns)   --->   "%empty_35 = add i8 %zext_ln30_3, i8 85" [src/conv1.cpp:30]   --->   Operation 605 'add' 'empty_35' <Predicate = (!icmp_ln30_3)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 606 [1/1] (0.00ns)   --->   "%p_cast56 = zext i8 %empty_35" [src/conv1.cpp:30]   --->   Operation 606 'zext' 'p_cast56' <Predicate = (!icmp_ln30_3)> <Delay = 0.00>
ST_64 : Operation 607 [1/1] (0.85ns)   --->   "%empty_36 = add i16 %empty_33, i16 %p_cast56" [src/conv1.cpp:27]   --->   Operation 607 'add' 'empty_36' <Predicate = (!icmp_ln30_3)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 608 [1/1] (0.00ns)   --->   "%p_cast57 = zext i16 %empty_36" [src/conv1.cpp:27]   --->   Operation 608 'zext' 'p_cast57' <Predicate = (!icmp_ln30_3)> <Delay = 0.00>
ST_64 : Operation 609 [1/1] (0.00ns)   --->   "%empty_37 = trunc i16 %empty_36" [src/conv1.cpp:27]   --->   Operation 609 'trunc' 'empty_37' <Predicate = (!icmp_ln30_3)> <Delay = 0.00>
ST_64 : Operation 610 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_37, i8 0" [src/conv1.cpp:27]   --->   Operation 610 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln30_3)> <Delay = 0.00>
ST_64 : Operation 611 [1/1] (0.91ns)   --->   "%empty_38 = sub i22 %p_shl9, i22 %p_cast57" [src/conv1.cpp:27]   --->   Operation 611 'sub' 'empty_38' <Predicate = (!icmp_ln30_3)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 612 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.1" [src/conv1.cpp:31]   --->   Operation 612 'br' 'br_ln31' <Predicate = (!icmp_ln30_3)> <Delay = 0.42>
ST_64 : Operation 613 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_3, i7 %n1_3" [src/conv1.cpp:27]   --->   Operation 613 'store' 'store_ln27' <Predicate = (icmp_ln30_3)> <Delay = 0.42>
ST_64 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.1" [src/conv1.cpp:27]   --->   Operation 614 'br' 'br_ln27' <Predicate = (icmp_ln30_3)> <Delay = 0.00>

State 65 <SV = 7> <Delay = 2.15>
ST_65 : Operation 615 [1/1] (0.00ns)   --->   "%tw_3 = phi i7 %add_ln31_3, void %for.end57.1, i7 0, void %VITIS_LOOP_31_6.1.split" [src/conv1.cpp:38]   --->   Operation 615 'phi' 'tw_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 616 [1/1] (0.00ns)   --->   "%tw_3_cast = zext i7 %tw_3" [src/conv1.cpp:38]   --->   Operation 616 'zext' 'tw_3_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 617 [1/1] (0.91ns)   --->   "%empty_39 = add i22 %empty_38, i22 %tw_3_cast" [src/conv1.cpp:27]   --->   Operation 617 'add' 'empty_39' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 618 [1/1] (0.00ns)   --->   "%p_cast109 = zext i22 %empty_39" [src/conv1.cpp:27]   --->   Operation 618 'zext' 'p_cast109' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 619 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_3 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast109" [src/conv1.cpp:27]   --->   Operation 619 'getelementptr' 'conv1_output_ftmap_addr_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i7 %tw_3" [src/conv1.cpp:31]   --->   Operation 620 'zext' 'zext_ln31_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 621 [1/1] (0.77ns)   --->   "%icmp_ln31_3 = icmp_eq  i7 %tw_3, i7 85" [src/conv1.cpp:31]   --->   Operation 621 'icmp' 'icmp_ln31_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 622 [1/1] (0.77ns)   --->   "%add_ln31_3 = add i7 %tw_3, i7 1" [src/conv1.cpp:31]   --->   Operation 622 'add' 'add_ln31_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_3, void %VITIS_LOOP_33_7.1.split, void %for.inc97.1" [src/conv1.cpp:31]   --->   Operation 623 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 624 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_3 = load i22 %conv1_output_ftmap_addr_3" [src/conv1.cpp:40]   --->   Operation 624 'load' 'conv1_output_ftmap_load_3' <Predicate = (!icmp_ln31_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_65 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.1" [src/conv1.cpp:30]   --->   Operation 625 'br' 'br_ln30' <Predicate = (icmp_ln31_3)> <Delay = 0.00>

State 66 <SV = 8> <Delay = 1.23>
ST_66 : Operation 626 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 626 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 627 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 627 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 628 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_3 = load i22 %conv1_output_ftmap_addr_3" [src/conv1.cpp:40]   --->   Operation 628 'load' 'conv1_output_ftmap_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_66 : Operation 629 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.1" [src/conv1.cpp:33]   --->   Operation 629 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 67 <SV = 9> <Delay = 6.43>
ST_67 : Operation 630 [1/1] (0.00ns)   --->   "%f1h_3 = phi i4 %add_ln33_4, void %for.inc55.1, i4 0, void %VITIS_LOOP_33_7.1.split" [src/conv1.cpp:33]   --->   Operation 630 'phi' 'f1h_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 631 [1/1] (0.00ns)   --->   "%add54_1_lcssa180 = phi i32 %add54_1178, void %for.inc55.1, i32 %conv1_output_ftmap_load_3, void %VITIS_LOOP_33_7.1.split" [src/conv1.cpp:40]   --->   Operation 631 'phi' 'add54_1_lcssa180' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln40_20 = zext i4 %f1h_3" [src/conv1.cpp:40]   --->   Operation 632 'zext' 'zext_ln40_20' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 633 [1/1] (0.79ns)   --->   "%add_ln40_17 = add i11 %add_ln40_3, i11 %zext_ln40_20" [src/conv1.cpp:40]   --->   Operation 633 'add' 'add_ln40_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln40_21 = zext i11 %add_ln40_17" [src/conv1.cpp:40]   --->   Operation 634 'zext' 'zext_ln40_21' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = trunc i11 %add_ln40_17" [src/conv1.cpp:40]   --->   Operation 635 'trunc' 'trunc_ln40_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 636 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_3, i3 0" [src/conv1.cpp:40]   --->   Operation 636 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 637 [1/1] (0.82ns)   --->   "%add_ln40_18 = add i13 %p_shl6, i13 %zext_ln40_21" [src/conv1.cpp:40]   --->   Operation 637 'add' 'add_ln40_18' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %f1h_3" [src/conv1.cpp:33]   --->   Operation 638 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 639 [1/1] (0.79ns)   --->   "%icmp_ln33_4 = icmp_eq  i4 %f1h_3, i4 9" [src/conv1.cpp:33]   --->   Operation 639 'icmp' 'icmp_ln33_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 640 [1/1] (0.79ns)   --->   "%add_ln33_4 = add i4 %f1h_3, i4 1" [src/conv1.cpp:33]   --->   Operation 640 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_4, void %VITIS_LOOP_34_8.1.split, void %for.end57.1" [src/conv1.cpp:33]   --->   Operation 641 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 642 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 642 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_67 : Operation 643 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 643 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_67 : Operation 644 [1/1] (0.77ns)   --->   "%tmp4 = add i7 %zext_ln33, i7 81" [src/conv1.cpp:33]   --->   Operation 644 'add' 'tmp4' <Predicate = (!icmp_ln33_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 645 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i7 %tmp4" [src/conv1.cpp:33]   --->   Operation 645 'zext' 'tmp4_cast' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_67 : Operation 646 [1/1] (0.77ns)   --->   "%empty_40 = add i8 %tmp4_cast, i8 %zext_ln30_3" [src/conv1.cpp:33]   --->   Operation 646 'add' 'empty_40' <Predicate = (!icmp_ln33_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln40_24 = zext i8 %empty_40" [src/conv1.cpp:40]   --->   Operation 647 'zext' 'zext_ln40_24' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_67 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_40, i8 0" [src/conv1.cpp:40]   --->   Operation 648 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_67 : Operation 649 [1/1] (0.85ns)   --->   "%sub_ln40_3 = sub i16 %tmp_39, i16 %zext_ln40_24" [src/conv1.cpp:40]   --->   Operation 649 'sub' 'sub_ln40_3' <Predicate = (!icmp_ln33_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 650 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.1" [src/conv1.cpp:34]   --->   Operation 650 'br' 'br_ln34' <Predicate = (!icmp_ln33_4)> <Delay = 0.42>
ST_67 : [1/1] (0.79ns)   --->   Input mux for Operation 651 '%add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34'
ST_67 : Operation 651 [4/4] (5.64ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34" [src/conv1.cpp:45]   --->   Operation 651 'fadd' 'add68_1' <Predicate = (icmp_ln33_4)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 10> <Delay = 3.66>
ST_68 : Operation 652 [1/1] (0.00ns)   --->   "%f1w_3 = phi i4 %add_ln34_3, void %for.inc.1.split, i4 0, void %VITIS_LOOP_34_8.1.split" [src/conv1.cpp:38]   --->   Operation 652 'phi' 'f1w_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 653 [1/1] (0.00ns)   --->   "%add54_1178 = phi i32 %add54_1, void %for.inc.1.split, i32 %add54_1_lcssa180, void %VITIS_LOOP_34_8.1.split" [src/conv1.cpp:40]   --->   Operation 653 'phi' 'add54_1178' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln40_30 = zext i4 %f1w_3" [src/conv1.cpp:40]   --->   Operation 654 'zext' 'zext_ln40_30' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 655 [1/1] (0.82ns)   --->   "%add_ln40_24 = add i13 %add_ln40_18, i13 %zext_ln40_30" [src/conv1.cpp:40]   --->   Operation 655 'add' 'add_ln40_24' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln40_31 = zext i13 %add_ln40_24" [src/conv1.cpp:40]   --->   Operation 656 'zext' 'zext_ln40_31' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 657 [1/1] (0.00ns)   --->   "%conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_31" [src/conv1.cpp:40]   --->   Operation 657 'getelementptr' 'conv1_weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 658 [1/1] (0.79ns)   --->   "%icmp_ln34_3 = icmp_eq  i4 %f1w_3, i4 9" [src/conv1.cpp:34]   --->   Operation 658 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 659 [1/1] (0.79ns)   --->   "%add_ln34_3 = add i4 %f1w_3, i4 1" [src/conv1.cpp:34]   --->   Operation 659 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_3, void %for.inc.1.split, void %for.inc55.1" [src/conv1.cpp:34]   --->   Operation 660 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 661 [1/1] (0.79ns)   --->   "%add_ln38_6 = add i4 %f1w_3, i4 12" [src/conv1.cpp:38]   --->   Operation 661 'add' 'add_ln38_6' <Predicate = (!icmp_ln34_3)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i4 %add_ln38_6" [src/conv1.cpp:38]   --->   Operation 662 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln34_3)> <Delay = 0.00>
ST_68 : Operation 663 [1/1] (0.77ns)   --->   "%add_ln38_7 = add i8 %sext_ln38_1, i8 %zext_ln31_4" [src/conv1.cpp:38]   --->   Operation 663 'add' 'add_ln38_7' <Predicate = (!icmp_ln34_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_25)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_7, i32 7" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 664 'bitselect' 'tmp_43' <Predicate = (!icmp_ln34_3)> <Delay = 0.00>
ST_68 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_25)   --->   "%xPixelClamped_3 = select i1 %tmp_43, i8 0, i8 %add_ln38_7" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 665 'select' 'xPixelClamped_3' <Predicate = (!icmp_ln34_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 666 [2/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:40]   --->   Operation 666 'load' 'conv1_weights_load_3' <Predicate = (!icmp_ln34_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_68 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_25)   --->   "%sext_ln40_7 = sext i8 %xPixelClamped_3" [src/conv1.cpp:40]   --->   Operation 667 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln34_3)> <Delay = 0.00>
ST_68 : Operation 668 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_25 = add i16 %sub_ln40_3, i16 %sext_ln40_7" [src/conv1.cpp:40]   --->   Operation 668 'add' 'add_ln40_25' <Predicate = (!icmp_ln34_3)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln40_33 = zext i16 %add_ln40_25" [src/conv1.cpp:40]   --->   Operation 669 'zext' 'zext_ln40_33' <Predicate = (!icmp_ln34_3)> <Delay = 0.00>
ST_68 : Operation 670 [1/1] (0.00ns)   --->   "%input_ftmap_addr_3 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_33" [src/conv1.cpp:40]   --->   Operation 670 'getelementptr' 'input_ftmap_addr_3' <Predicate = (!icmp_ln34_3)> <Delay = 0.00>
ST_68 : Operation 671 [2/2] (1.23ns)   --->   "%input_ftmap_load_3 = load i16 %input_ftmap_addr_3" [src/conv1.cpp:40]   --->   Operation 671 'load' 'input_ftmap_load_3' <Predicate = (!icmp_ln34_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_68 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.1" [src/conv1.cpp:33]   --->   Operation 672 'br' 'br_ln33' <Predicate = (icmp_ln34_3)> <Delay = 0.00>

State 69 <SV = 11> <Delay = 1.23>
ST_69 : Operation 673 [1/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:40]   --->   Operation 673 'load' 'conv1_weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_69 : Operation 674 [1/2] (1.23ns)   --->   "%input_ftmap_load_3 = load i16 %input_ftmap_addr_3" [src/conv1.cpp:40]   --->   Operation 674 'load' 'input_ftmap_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 70 <SV = 12> <Delay = 7.01>
ST_70 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln40_6 = bitcast i32 %conv1_weights_load_3" [src/conv1.cpp:40]   --->   Operation 675 'bitcast' 'bitcast_ln40_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 676 [1/1] (0.00ns)   --->   "%bitcast_ln40_7 = bitcast i32 %input_ftmap_load_3" [src/conv1.cpp:40]   --->   Operation 676 'bitcast' 'bitcast_ln40_7' <Predicate = true> <Delay = 0.00>
ST_70 : [1/1] (0.73ns)   --->   Input mux for Operation 677 '%mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7'
ST_70 : Operation 677 [3/3] (6.27ns)   --->   "%mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7" [src/conv1.cpp:40]   --->   Operation 677 'fmul' 'mul_1' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 13> <Delay = 7.01>
ST_71 : Operation 678 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7" [src/conv1.cpp:40]   --->   Operation 678 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 14> <Delay = 7.01>
ST_72 : Operation 679 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln40_6, i32 %bitcast_ln40_7" [src/conv1.cpp:40]   --->   Operation 679 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 15> <Delay = 6.43>
ST_73 : [1/1] (0.79ns)   --->   Input mux for Operation 680 '%add54_1 = fadd i32 %add54_1178, i32 %mul_1'
ST_73 : Operation 680 [4/4] (5.64ns)   --->   "%add54_1 = fadd i32 %add54_1178, i32 %mul_1" [src/conv1.cpp:40]   --->   Operation 680 'fadd' 'add54_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 16> <Delay = 6.43>
ST_74 : Operation 681 [3/4] (6.43ns)   --->   "%add54_1 = fadd i32 %add54_1178, i32 %mul_1" [src/conv1.cpp:40]   --->   Operation 681 'fadd' 'add54_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 17> <Delay = 6.43>
ST_75 : Operation 682 [2/4] (6.43ns)   --->   "%add54_1 = fadd i32 %add54_1178, i32 %mul_1" [src/conv1.cpp:40]   --->   Operation 682 'fadd' 'add54_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 18> <Delay = 6.43>
ST_76 : Operation 683 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 683 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 684 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 684 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 685 [1/4] (6.43ns)   --->   "%add54_1 = fadd i32 %add54_1178, i32 %mul_1" [src/conv1.cpp:40]   --->   Operation 685 'fadd' 'add54_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.1" [src/conv1.cpp:34]   --->   Operation 686 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 77 <SV = 10> <Delay = 6.43>
ST_77 : Operation 687 [3/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34" [src/conv1.cpp:45]   --->   Operation 687 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 11> <Delay = 6.43>
ST_78 : Operation 688 [2/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34" [src/conv1.cpp:45]   --->   Operation 688 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 12> <Delay = 6.43>
ST_79 : Operation 689 [1/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa180, i32 %empty_34" [src/conv1.cpp:45]   --->   Operation 689 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 13> <Delay = 2.78>
ST_80 : [1/1] (0.75ns)   --->   Input mux for Operation 690 '%tmp_s = fcmp_olt  i32 %add68_1, i32 0'
ST_80 : Operation 690 [2/2] (2.02ns)   --->   "%tmp_s = fcmp_olt  i32 %add68_1, i32 0" [src/conv1.cpp:46]   --->   Operation 690 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 14> <Delay = 4.46>
ST_81 : Operation 691 [1/1] (0.00ns)   --->   "%bitcast_ln46_3 = bitcast i32 %add68_1" [src/conv1.cpp:46]   --->   Operation 691 'bitcast' 'bitcast_ln46_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_3, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 692 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln46_3 = trunc i32 %bitcast_ln46_3" [src/conv1.cpp:46]   --->   Operation 693 'trunc' 'trunc_ln46_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 694 [1/1] (0.76ns)   --->   "%icmp_ln46_6 = icmp_ne  i8 %tmp_9, i8 255" [src/conv1.cpp:46]   --->   Operation 694 'icmp' 'icmp_ln46_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 695 [1/1] (0.92ns)   --->   "%icmp_ln46_7 = icmp_eq  i23 %trunc_ln46_3, i23 0" [src/conv1.cpp:46]   --->   Operation 695 'icmp' 'icmp_ln46_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_3)   --->   "%or_ln46_3 = or i1 %icmp_ln46_7, i1 %icmp_ln46_6" [src/conv1.cpp:46]   --->   Operation 696 'or' 'or_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 697 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %add68_1, i32 0" [src/conv1.cpp:46]   --->   Operation 697 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_3)   --->   "%and_ln46_3 = and i1 %or_ln46_3, i1 %tmp_s" [src/conv1.cpp:46]   --->   Operation 698 'and' 'and_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 699 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_3 = select i1 %and_ln46_3, i32 0, i32 %add68_1" [src/conv1.cpp:46]   --->   Operation 699 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 700 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_3, i22 %conv1_output_ftmap_addr_3" [src/conv1.cpp:45]   --->   Operation 700 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_81 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.1" [src/conv1.cpp:31]   --->   Operation 701 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 82 <SV = 5> <Delay = 1.23>
ST_82 : Operation 702 [1/1] (0.00ns)   --->   "%n1_13 = load i7 %n1_4" [src/conv1.cpp:27]   --->   Operation 702 'load' 'n1_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %n1_13" [src/conv1.cpp:27]   --->   Operation 703 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 704 [1/1] (0.00ns)   --->   "%n1_4_cast55 = zext i7 %n1_13" [src/conv1.cpp:27]   --->   Operation 704 'zext' 'n1_4_cast55' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 705 [1/1] (0.00ns)   --->   "%n1_4_cast = zext i7 %n1_13" [src/conv1.cpp:27]   --->   Operation 705 'zext' 'n1_4_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_13, i8 0" [src/conv1.cpp:27]   --->   Operation 706 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i15 %tmp_28" [src/conv1.cpp:27]   --->   Operation 707 'zext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 708 [1/1] (0.84ns)   --->   "%empty_67 = sub i16 %tmp_34_cast, i16 %n1_4_cast" [src/conv1.cpp:27]   --->   Operation 708 'sub' 'empty_67' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_13, i3 0" [src/conv1.cpp:40]   --->   Operation 709 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i10 %tmp_29" [src/conv1.cpp:40]   --->   Operation 710 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 711 [1/1] (0.78ns)   --->   "%add_ln40_6 = add i11 %zext_ln40_6, i11 %n1_4_cast55" [src/conv1.cpp:40]   --->   Operation 711 'add' 'add_ln40_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 712 [1/1] (0.77ns)   --->   "%icmp_ln27_4 = icmp_eq  i7 %n1_13, i7 64" [src/conv1.cpp:27]   --->   Operation 712 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 713 [1/1] (0.77ns)   --->   "%add_ln27_4 = add i7 %n1_13, i7 1" [src/conv1.cpp:27]   --->   Operation 713 'add' 'add_ln27_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_4, void %VITIS_LOOP_30_5.1.1.split, void %VITIS_LOOP_30_5.1.2.preheader" [src/conv1.cpp:27]   --->   Operation 714 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 715 [1/1] (0.00ns)   --->   "%conv1_biases_addr_4 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_4" [src/conv1.cpp:27]   --->   Operation 715 'getelementptr' 'conv1_biases_addr_4' <Predicate = (!icmp_ln27_4)> <Delay = 0.00>
ST_82 : Operation 716 [2/2] (1.23ns)   --->   "%conv1_biases_load_4 = load i6 %conv1_biases_addr_4" [src/conv1.cpp:27]   --->   Operation 716 'load' 'conv1_biases_load_4' <Predicate = (!icmp_ln27_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 717 [1/1] (0.00ns)   --->   "%n1_5 = alloca i32 1"   --->   Operation 717 'alloca' 'n1_5' <Predicate = (icmp_ln27_4)> <Delay = 0.00>
ST_82 : Operation 718 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_5" [src/conv1.cpp:27]   --->   Operation 718 'store' 'store_ln27' <Predicate = (icmp_ln27_4)> <Delay = 0.42>
ST_82 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.1.2" [src/conv1.cpp:27]   --->   Operation 719 'br' 'br_ln27' <Predicate = (icmp_ln27_4)> <Delay = 0.00>

State 83 <SV = 6> <Delay = 1.23>
ST_83 : Operation 720 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 720 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 721 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 721 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 722 [1/2] (1.23ns)   --->   "%conv1_biases_load_4 = load i6 %conv1_biases_addr_4" [src/conv1.cpp:27]   --->   Operation 722 'load' 'conv1_biases_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 723 [1/1] (0.00ns)   --->   "%empty_68 = bitcast i32 %conv1_biases_load_4" [src/conv1.cpp:27]   --->   Operation 723 'bitcast' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 724 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.1.1" [src/conv1.cpp:30]   --->   Operation 724 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 84 <SV = 7> <Delay = 2.53>
ST_84 : Operation 725 [1/1] (0.00ns)   --->   "%th_4 = phi i7 %add_ln30_5, void %for.inc97.1.1, i7 0, void %VITIS_LOOP_30_5.1.1.split" [src/conv1.cpp:30]   --->   Operation 725 'phi' 'th_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i7 %th_4" [src/conv1.cpp:30]   --->   Operation 726 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 727 [1/1] (0.77ns)   --->   "%icmp_ln30_4 = icmp_eq  i7 %th_4, i7 85" [src/conv1.cpp:30]   --->   Operation 727 'icmp' 'icmp_ln30_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 728 [1/1] (0.77ns)   --->   "%add_ln30_5 = add i7 %th_4, i7 1" [src/conv1.cpp:30]   --->   Operation 728 'add' 'add_ln30_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_4, void %VITIS_LOOP_31_6.1.1.split, void %for.inc100.1.1" [src/conv1.cpp:30]   --->   Operation 729 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 730 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 730 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_4)> <Delay = 0.00>
ST_84 : Operation 731 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 731 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_4)> <Delay = 0.00>
ST_84 : Operation 732 [1/1] (0.76ns)   --->   "%empty_69 = add i8 %zext_ln30_4, i8 85" [src/conv1.cpp:30]   --->   Operation 732 'add' 'empty_69' <Predicate = (!icmp_ln30_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 733 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_69" [src/conv1.cpp:30]   --->   Operation 733 'zext' 'p_cast62' <Predicate = (!icmp_ln30_4)> <Delay = 0.00>
ST_84 : Operation 734 [1/1] (0.85ns)   --->   "%empty_70 = add i16 %empty_67, i16 %p_cast62" [src/conv1.cpp:27]   --->   Operation 734 'add' 'empty_70' <Predicate = (!icmp_ln30_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 735 [1/1] (0.00ns)   --->   "%p_cast65 = zext i16 %empty_70" [src/conv1.cpp:27]   --->   Operation 735 'zext' 'p_cast65' <Predicate = (!icmp_ln30_4)> <Delay = 0.00>
ST_84 : Operation 736 [1/1] (0.00ns)   --->   "%empty_71 = trunc i16 %empty_70" [src/conv1.cpp:27]   --->   Operation 736 'trunc' 'empty_71' <Predicate = (!icmp_ln30_4)> <Delay = 0.00>
ST_84 : Operation 737 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_71, i8 0" [src/conv1.cpp:27]   --->   Operation 737 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln30_4)> <Delay = 0.00>
ST_84 : Operation 738 [1/1] (0.91ns)   --->   "%empty_72 = sub i22 %p_shl4, i22 %p_cast65" [src/conv1.cpp:27]   --->   Operation 738 'sub' 'empty_72' <Predicate = (!icmp_ln30_4)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 739 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.1.1" [src/conv1.cpp:31]   --->   Operation 739 'br' 'br_ln31' <Predicate = (!icmp_ln30_4)> <Delay = 0.42>
ST_84 : Operation 740 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_4, i7 %n1_4" [src/conv1.cpp:27]   --->   Operation 740 'store' 'store_ln27' <Predicate = (icmp_ln30_4)> <Delay = 0.42>
ST_84 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.1.1" [src/conv1.cpp:27]   --->   Operation 741 'br' 'br_ln27' <Predicate = (icmp_ln30_4)> <Delay = 0.00>

State 85 <SV = 8> <Delay = 2.91>
ST_85 : Operation 742 [1/1] (0.00ns)   --->   "%tw_4 = phi i7 %add_ln31_4, void %for.end57.1.1, i7 0, void %VITIS_LOOP_31_6.1.1.split" [src/conv1.cpp:31]   --->   Operation 742 'phi' 'tw_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i7 %tw_4" [src/conv1.cpp:31]   --->   Operation 743 'zext' 'zext_ln31_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 744 [1/1] (0.77ns)   --->   "%icmp_ln31_4 = icmp_eq  i7 %tw_4, i7 85" [src/conv1.cpp:31]   --->   Operation 744 'icmp' 'icmp_ln31_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 745 [1/1] (0.77ns)   --->   "%add_ln31_4 = add i7 %tw_4, i7 1" [src/conv1.cpp:31]   --->   Operation 745 'add' 'add_ln31_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_4, void %VITIS_LOOP_33_7.1.1.split, void %for.inc97.1.1" [src/conv1.cpp:31]   --->   Operation 746 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 747 [1/1] (0.76ns)   --->   "%empty_73 = add i8 %zext_ln31_5, i8 85" [src/conv1.cpp:31]   --->   Operation 747 'add' 'empty_73' <Predicate = (!icmp_ln31_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 748 [1/1] (0.00ns)   --->   "%p_cast71 = zext i8 %empty_73" [src/conv1.cpp:31]   --->   Operation 748 'zext' 'p_cast71' <Predicate = (!icmp_ln31_4)> <Delay = 0.00>
ST_85 : Operation 749 [1/1] (0.91ns)   --->   "%empty_74 = add i22 %empty_72, i22 %p_cast71" [src/conv1.cpp:27]   --->   Operation 749 'add' 'empty_74' <Predicate = (!icmp_ln31_4)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 750 [1/1] (0.00ns)   --->   "%p_cast120 = zext i22 %empty_74" [src/conv1.cpp:27]   --->   Operation 750 'zext' 'p_cast120' <Predicate = (!icmp_ln31_4)> <Delay = 0.00>
ST_85 : Operation 751 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_4 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast120" [src/conv1.cpp:27]   --->   Operation 751 'getelementptr' 'conv1_output_ftmap_addr_4' <Predicate = (!icmp_ln31_4)> <Delay = 0.00>
ST_85 : Operation 752 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_4 = load i22 %conv1_output_ftmap_addr_4" [src/conv1.cpp:40]   --->   Operation 752 'load' 'conv1_output_ftmap_load_4' <Predicate = (!icmp_ln31_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_85 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.1.1" [src/conv1.cpp:30]   --->   Operation 753 'br' 'br_ln30' <Predicate = (icmp_ln31_4)> <Delay = 0.00>

State 86 <SV = 9> <Delay = 1.23>
ST_86 : Operation 754 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 754 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 755 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 755 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 756 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_4 = load i22 %conv1_output_ftmap_addr_4" [src/conv1.cpp:40]   --->   Operation 756 'load' 'conv1_output_ftmap_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_86 : Operation 757 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.1.1" [src/conv1.cpp:33]   --->   Operation 757 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 87 <SV = 10> <Delay = 6.43>
ST_87 : Operation 758 [1/1] (0.00ns)   --->   "%f1h_4 = phi i4 %add_ln33_5, void %for.inc55.1.1, i4 0, void %VITIS_LOOP_33_7.1.1.split" [src/conv1.cpp:33]   --->   Operation 758 'phi' 'f1h_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 759 [1/1] (0.00ns)   --->   "%add54_1_1_lcssa177 = phi i32 %add54_1_1175, void %for.inc55.1.1, i32 %conv1_output_ftmap_load_4, void %VITIS_LOOP_33_7.1.1.split" [src/conv1.cpp:40]   --->   Operation 759 'phi' 'add54_1_1_lcssa177' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln40_28 = zext i4 %f1h_4" [src/conv1.cpp:40]   --->   Operation 760 'zext' 'zext_ln40_28' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 761 [1/1] (0.79ns)   --->   "%add_ln40_22 = add i11 %add_ln40_6, i11 %zext_ln40_28" [src/conv1.cpp:40]   --->   Operation 761 'add' 'add_ln40_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln40_29 = zext i11 %add_ln40_22" [src/conv1.cpp:40]   --->   Operation 762 'zext' 'zext_ln40_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln40_4 = trunc i11 %add_ln40_22" [src/conv1.cpp:40]   --->   Operation 763 'trunc' 'trunc_ln40_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 764 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_4, i3 0" [src/conv1.cpp:40]   --->   Operation 764 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 765 [1/1] (0.82ns)   --->   "%add_ln40_23 = add i13 %p_shl10, i13 %zext_ln40_29" [src/conv1.cpp:40]   --->   Operation 765 'add' 'add_ln40_23' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i4 %f1h_4" [src/conv1.cpp:33]   --->   Operation 766 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 767 [1/1] (0.79ns)   --->   "%icmp_ln33_5 = icmp_eq  i4 %f1h_4, i4 9" [src/conv1.cpp:33]   --->   Operation 767 'icmp' 'icmp_ln33_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 768 [1/1] (0.79ns)   --->   "%add_ln33_5 = add i4 %f1h_4, i4 1" [src/conv1.cpp:33]   --->   Operation 768 'add' 'add_ln33_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_5, void %VITIS_LOOP_34_8.1.1.split, void %for.end57.1.1" [src/conv1.cpp:33]   --->   Operation 769 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 770 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 770 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_87 : Operation 771 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 771 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_87 : Operation 772 [1/1] (0.77ns)   --->   "%tmp18 = add i7 %zext_ln33_1, i7 81" [src/conv1.cpp:33]   --->   Operation 772 'add' 'tmp18' <Predicate = (!icmp_ln33_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 773 [1/1] (0.00ns)   --->   "%tmp18_cast = zext i7 %tmp18" [src/conv1.cpp:33]   --->   Operation 773 'zext' 'tmp18_cast' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_87 : Operation 774 [1/1] (0.77ns)   --->   "%empty_75 = add i8 %tmp18_cast, i8 %zext_ln30_4" [src/conv1.cpp:33]   --->   Operation 774 'add' 'empty_75' <Predicate = (!icmp_ln33_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln40_32 = zext i8 %empty_75" [src/conv1.cpp:40]   --->   Operation 775 'zext' 'zext_ln40_32' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_87 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_75, i8 0" [src/conv1.cpp:40]   --->   Operation 776 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_87 : Operation 777 [1/1] (0.85ns)   --->   "%sub_ln40_4 = sub i16 %tmp_42, i16 %zext_ln40_32" [src/conv1.cpp:40]   --->   Operation 777 'sub' 'sub_ln40_4' <Predicate = (!icmp_ln33_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 778 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.1.1" [src/conv1.cpp:34]   --->   Operation 778 'br' 'br_ln34' <Predicate = (!icmp_ln33_5)> <Delay = 0.42>
ST_87 : [1/1] (0.79ns)   --->   Input mux for Operation 779 '%add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68'
ST_87 : Operation 779 [4/4] (5.64ns)   --->   "%add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68" [src/conv1.cpp:45]   --->   Operation 779 'fadd' 'add68_1_1' <Predicate = (icmp_ln33_5)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 11> <Delay = 3.63>
ST_88 : Operation 780 [1/1] (0.00ns)   --->   "%f1w_4 = phi i4 %add_ln34_4, void %for.inc.1.1.split, i4 0, void %VITIS_LOOP_34_8.1.1.split" [src/conv1.cpp:34]   --->   Operation 780 'phi' 'f1w_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 781 [1/1] (0.00ns)   --->   "%add54_1_1175 = phi i32 %add54_1_1, void %for.inc.1.1.split, i32 %add54_1_1_lcssa177, void %VITIS_LOOP_34_8.1.1.split" [src/conv1.cpp:40]   --->   Operation 781 'phi' 'add54_1_1175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln40_37 = zext i4 %f1w_4" [src/conv1.cpp:40]   --->   Operation 782 'zext' 'zext_ln40_37' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 783 [1/1] (0.82ns)   --->   "%add_ln40_29 = add i13 %add_ln40_23, i13 %zext_ln40_37" [src/conv1.cpp:40]   --->   Operation 783 'add' 'add_ln40_29' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln40_38 = zext i13 %add_ln40_29" [src/conv1.cpp:40]   --->   Operation 784 'zext' 'zext_ln40_38' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 785 [1/1] (0.00ns)   --->   "%conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_38" [src/conv1.cpp:40]   --->   Operation 785 'getelementptr' 'conv1_weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i4 %f1w_4" [src/conv1.cpp:34]   --->   Operation 786 'zext' 'zext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 787 [1/1] (0.79ns)   --->   "%icmp_ln34_4 = icmp_eq  i4 %f1w_4, i4 9" [src/conv1.cpp:34]   --->   Operation 787 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 788 [1/1] (0.79ns)   --->   "%add_ln34_4 = add i4 %f1w_4, i4 1" [src/conv1.cpp:34]   --->   Operation 788 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_4, void %for.inc.1.1.split, void %for.inc55.1.1" [src/conv1.cpp:34]   --->   Operation 789 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 790 [1/1] (0.77ns)   --->   "%add_ln38_8 = add i7 %zext_ln34_9, i7 81" [src/conv1.cpp:38]   --->   Operation 790 'add' 'add_ln38_8' <Predicate = (!icmp_ln34_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i7 %add_ln38_8" [src/conv1.cpp:38]   --->   Operation 791 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln34_4)> <Delay = 0.00>
ST_88 : Operation 792 [1/1] (0.77ns)   --->   "%add_ln38_9 = add i8 %zext_ln38_2, i8 %zext_ln31_5" [src/conv1.cpp:38]   --->   Operation 792 'add' 'add_ln38_9' <Predicate = (!icmp_ln34_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln40_40 = zext i8 %add_ln38_9" [src/conv1.cpp:40]   --->   Operation 793 'zext' 'zext_ln40_40' <Predicate = (!icmp_ln34_4)> <Delay = 0.00>
ST_88 : Operation 794 [1/1] (0.85ns)   --->   "%add_ln40_30 = add i16 %sub_ln40_4, i16 %zext_ln40_40" [src/conv1.cpp:40]   --->   Operation 794 'add' 'add_ln40_30' <Predicate = (!icmp_ln34_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln40_41 = zext i16 %add_ln40_30" [src/conv1.cpp:40]   --->   Operation 795 'zext' 'zext_ln40_41' <Predicate = (!icmp_ln34_4)> <Delay = 0.00>
ST_88 : Operation 796 [1/1] (0.00ns)   --->   "%input_ftmap_addr_4 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_41" [src/conv1.cpp:40]   --->   Operation 796 'getelementptr' 'input_ftmap_addr_4' <Predicate = (!icmp_ln34_4)> <Delay = 0.00>
ST_88 : Operation 797 [2/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:40]   --->   Operation 797 'load' 'conv1_weights_load_4' <Predicate = (!icmp_ln34_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_88 : Operation 798 [2/2] (1.23ns)   --->   "%input_ftmap_load_4 = load i16 %input_ftmap_addr_4" [src/conv1.cpp:40]   --->   Operation 798 'load' 'input_ftmap_load_4' <Predicate = (!icmp_ln34_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_88 : Operation 799 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.1.1" [src/conv1.cpp:33]   --->   Operation 799 'br' 'br_ln33' <Predicate = (icmp_ln34_4)> <Delay = 0.00>

State 89 <SV = 12> <Delay = 1.23>
ST_89 : Operation 800 [1/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:40]   --->   Operation 800 'load' 'conv1_weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_89 : Operation 801 [1/2] (1.23ns)   --->   "%input_ftmap_load_4 = load i16 %input_ftmap_addr_4" [src/conv1.cpp:40]   --->   Operation 801 'load' 'input_ftmap_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 90 <SV = 13> <Delay = 7.01>
ST_90 : Operation 802 [1/1] (0.00ns)   --->   "%bitcast_ln40_8 = bitcast i32 %conv1_weights_load_4" [src/conv1.cpp:40]   --->   Operation 802 'bitcast' 'bitcast_ln40_8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 803 [1/1] (0.00ns)   --->   "%bitcast_ln40_9 = bitcast i32 %input_ftmap_load_4" [src/conv1.cpp:40]   --->   Operation 803 'bitcast' 'bitcast_ln40_9' <Predicate = true> <Delay = 0.00>
ST_90 : [1/1] (0.73ns)   --->   Input mux for Operation 804 '%mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9'
ST_90 : Operation 804 [3/3] (6.27ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9" [src/conv1.cpp:40]   --->   Operation 804 'fmul' 'mul_1_1' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 14> <Delay = 7.01>
ST_91 : Operation 805 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9" [src/conv1.cpp:40]   --->   Operation 805 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 15> <Delay = 7.01>
ST_92 : Operation 806 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln40_8, i32 %bitcast_ln40_9" [src/conv1.cpp:40]   --->   Operation 806 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 16> <Delay = 6.43>
ST_93 : [1/1] (0.79ns)   --->   Input mux for Operation 807 '%add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1'
ST_93 : Operation 807 [4/4] (5.64ns)   --->   "%add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1" [src/conv1.cpp:40]   --->   Operation 807 'fadd' 'add54_1_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 17> <Delay = 6.43>
ST_94 : Operation 808 [3/4] (6.43ns)   --->   "%add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1" [src/conv1.cpp:40]   --->   Operation 808 'fadd' 'add54_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 18> <Delay = 6.43>
ST_95 : Operation 809 [2/4] (6.43ns)   --->   "%add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1" [src/conv1.cpp:40]   --->   Operation 809 'fadd' 'add54_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 19> <Delay = 6.43>
ST_96 : Operation 810 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 810 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 811 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 811 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 812 [1/4] (6.43ns)   --->   "%add54_1_1 = fadd i32 %add54_1_1175, i32 %mul_1_1" [src/conv1.cpp:40]   --->   Operation 812 'fadd' 'add54_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.1.1" [src/conv1.cpp:34]   --->   Operation 813 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 97 <SV = 11> <Delay = 6.43>
ST_97 : Operation 814 [3/4] (6.43ns)   --->   "%add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68" [src/conv1.cpp:45]   --->   Operation 814 'fadd' 'add68_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 12> <Delay = 6.43>
ST_98 : Operation 815 [2/4] (6.43ns)   --->   "%add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68" [src/conv1.cpp:45]   --->   Operation 815 'fadd' 'add68_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 13> <Delay = 6.43>
ST_99 : Operation 816 [1/4] (6.43ns)   --->   "%add68_1_1 = fadd i32 %add54_1_1_lcssa177, i32 %empty_68" [src/conv1.cpp:45]   --->   Operation 816 'fadd' 'add68_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 14> <Delay = 2.78>
ST_100 : [1/1] (0.75ns)   --->   Input mux for Operation 817 '%tmp_2 = fcmp_olt  i32 %add68_1_1, i32 0'
ST_100 : Operation 817 [2/2] (2.02ns)   --->   "%tmp_2 = fcmp_olt  i32 %add68_1_1, i32 0" [src/conv1.cpp:46]   --->   Operation 817 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 15> <Delay = 4.46>
ST_101 : Operation 818 [1/1] (0.00ns)   --->   "%bitcast_ln46_4 = bitcast i32 %add68_1_1" [src/conv1.cpp:46]   --->   Operation 818 'bitcast' 'bitcast_ln46_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_4, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 819 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln46_4 = trunc i32 %bitcast_ln46_4" [src/conv1.cpp:46]   --->   Operation 820 'trunc' 'trunc_ln46_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 821 [1/1] (0.76ns)   --->   "%icmp_ln46_8 = icmp_ne  i8 %tmp_1, i8 255" [src/conv1.cpp:46]   --->   Operation 821 'icmp' 'icmp_ln46_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 822 [1/1] (0.92ns)   --->   "%icmp_ln46_9 = icmp_eq  i23 %trunc_ln46_4, i23 0" [src/conv1.cpp:46]   --->   Operation 822 'icmp' 'icmp_ln46_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%or_ln46_4 = or i1 %icmp_ln46_9, i1 %icmp_ln46_8" [src/conv1.cpp:46]   --->   Operation 823 'or' 'or_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 824 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add68_1_1, i32 0" [src/conv1.cpp:46]   --->   Operation 824 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%and_ln46_4 = and i1 %or_ln46_4, i1 %tmp_2" [src/conv1.cpp:46]   --->   Operation 825 'and' 'and_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 826 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_4 = select i1 %and_ln46_4, i32 0, i32 %add68_1_1" [src/conv1.cpp:46]   --->   Operation 826 'select' 'select_ln46_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 827 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_4, i22 %conv1_output_ftmap_addr_4" [src/conv1.cpp:45]   --->   Operation 827 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_101 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.1.1" [src/conv1.cpp:31]   --->   Operation 828 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 102 <SV = 6> <Delay = 1.23>
ST_102 : Operation 829 [1/1] (0.00ns)   --->   "%n1_14 = load i7 %n1_5" [src/conv1.cpp:27]   --->   Operation 829 'load' 'n1_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i7 %n1_14" [src/conv1.cpp:27]   --->   Operation 830 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 831 [1/1] (0.00ns)   --->   "%n1_5_cast60 = zext i7 %n1_14" [src/conv1.cpp:27]   --->   Operation 831 'zext' 'n1_5_cast60' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 832 [1/1] (0.00ns)   --->   "%n1_5_cast = zext i7 %n1_14" [src/conv1.cpp:27]   --->   Operation 832 'zext' 'n1_5_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_14, i8 0" [src/conv1.cpp:27]   --->   Operation 833 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i15 %tmp_33" [src/conv1.cpp:27]   --->   Operation 834 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 835 [1/1] (0.84ns)   --->   "%empty_76 = sub i16 %tmp_39_cast, i16 %n1_5_cast" [src/conv1.cpp:27]   --->   Operation 835 'sub' 'empty_76' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_14, i3 0" [src/conv1.cpp:40]   --->   Operation 836 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i10 %tmp_34" [src/conv1.cpp:40]   --->   Operation 837 'zext' 'zext_ln40_12' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 838 [1/1] (0.78ns)   --->   "%add_ln40_11 = add i11 %zext_ln40_12, i11 %n1_5_cast60" [src/conv1.cpp:40]   --->   Operation 838 'add' 'add_ln40_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 839 [1/1] (0.77ns)   --->   "%icmp_ln27_5 = icmp_eq  i7 %n1_14, i7 64" [src/conv1.cpp:27]   --->   Operation 839 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 840 [1/1] (0.77ns)   --->   "%add_ln27_5 = add i7 %n1_14, i7 1" [src/conv1.cpp:27]   --->   Operation 840 'add' 'add_ln27_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_5, void %VITIS_LOOP_30_5.1.2.split, void %VITIS_LOOP_30_5.2.preheader" [src/conv1.cpp:27]   --->   Operation 841 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 842 [1/1] (0.00ns)   --->   "%conv1_biases_addr_5 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_5" [src/conv1.cpp:27]   --->   Operation 842 'getelementptr' 'conv1_biases_addr_5' <Predicate = (!icmp_ln27_5)> <Delay = 0.00>
ST_102 : Operation 843 [2/2] (1.23ns)   --->   "%conv1_biases_load_5 = load i6 %conv1_biases_addr_5" [src/conv1.cpp:27]   --->   Operation 843 'load' 'conv1_biases_load_5' <Predicate = (!icmp_ln27_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 844 [1/1] (0.00ns)   --->   "%n1_6 = alloca i32 1"   --->   Operation 844 'alloca' 'n1_6' <Predicate = (icmp_ln27_5)> <Delay = 0.00>
ST_102 : Operation 845 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_6" [src/conv1.cpp:27]   --->   Operation 845 'store' 'store_ln27' <Predicate = (icmp_ln27_5)> <Delay = 0.42>
ST_102 : Operation 846 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.2" [src/conv1.cpp:27]   --->   Operation 846 'br' 'br_ln27' <Predicate = (icmp_ln27_5)> <Delay = 0.00>

State 103 <SV = 7> <Delay = 1.23>
ST_103 : Operation 847 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 847 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 848 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 848 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 849 [1/2] (1.23ns)   --->   "%conv1_biases_load_5 = load i6 %conv1_biases_addr_5" [src/conv1.cpp:27]   --->   Operation 849 'load' 'conv1_biases_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_103 : Operation 850 [1/1] (0.00ns)   --->   "%empty_77 = bitcast i32 %conv1_biases_load_5" [src/conv1.cpp:27]   --->   Operation 850 'bitcast' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 851 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.1.2" [src/conv1.cpp:30]   --->   Operation 851 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 104 <SV = 8> <Delay = 2.53>
ST_104 : Operation 852 [1/1] (0.00ns)   --->   "%th_5 = phi i7 %add_ln30_6, void %for.inc97.1.2, i7 0, void %VITIS_LOOP_30_5.1.2.split" [src/conv1.cpp:30]   --->   Operation 852 'phi' 'th_5' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i7 %th_5" [src/conv1.cpp:30]   --->   Operation 853 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 854 [1/1] (0.77ns)   --->   "%icmp_ln30_5 = icmp_eq  i7 %th_5, i7 85" [src/conv1.cpp:30]   --->   Operation 854 'icmp' 'icmp_ln30_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 855 [1/1] (0.77ns)   --->   "%add_ln30_6 = add i7 %th_5, i7 1" [src/conv1.cpp:30]   --->   Operation 855 'add' 'add_ln30_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_5, void %VITIS_LOOP_31_6.1.2.split, void %for.inc100.1.2" [src/conv1.cpp:30]   --->   Operation 856 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 857 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 857 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_5)> <Delay = 0.00>
ST_104 : Operation 858 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 858 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_5)> <Delay = 0.00>
ST_104 : Operation 859 [1/1] (0.76ns)   --->   "%empty_78 = add i8 %zext_ln30_5, i8 85" [src/conv1.cpp:30]   --->   Operation 859 'add' 'empty_78' <Predicate = (!icmp_ln30_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 860 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_78" [src/conv1.cpp:30]   --->   Operation 860 'zext' 'p_cast68' <Predicate = (!icmp_ln30_5)> <Delay = 0.00>
ST_104 : Operation 861 [1/1] (0.85ns)   --->   "%empty_79 = add i16 %empty_76, i16 %p_cast68" [src/conv1.cpp:27]   --->   Operation 861 'add' 'empty_79' <Predicate = (!icmp_ln30_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 862 [1/1] (0.00ns)   --->   "%p_cast70 = zext i16 %empty_79" [src/conv1.cpp:27]   --->   Operation 862 'zext' 'p_cast70' <Predicate = (!icmp_ln30_5)> <Delay = 0.00>
ST_104 : Operation 863 [1/1] (0.00ns)   --->   "%empty_80 = trunc i16 %empty_79" [src/conv1.cpp:27]   --->   Operation 863 'trunc' 'empty_80' <Predicate = (!icmp_ln30_5)> <Delay = 0.00>
ST_104 : Operation 864 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_80, i8 0" [src/conv1.cpp:27]   --->   Operation 864 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln30_5)> <Delay = 0.00>
ST_104 : Operation 865 [1/1] (0.91ns)   --->   "%empty_81 = sub i22 %p_shl8, i22 %p_cast70" [src/conv1.cpp:27]   --->   Operation 865 'sub' 'empty_81' <Predicate = (!icmp_ln30_5)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 866 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.1.2" [src/conv1.cpp:31]   --->   Operation 866 'br' 'br_ln31' <Predicate = (!icmp_ln30_5)> <Delay = 0.42>
ST_104 : Operation 867 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_5, i7 %n1_5" [src/conv1.cpp:27]   --->   Operation 867 'store' 'store_ln27' <Predicate = (icmp_ln30_5)> <Delay = 0.42>
ST_104 : Operation 868 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.1.2" [src/conv1.cpp:27]   --->   Operation 868 'br' 'br_ln27' <Predicate = (icmp_ln30_5)> <Delay = 0.00>

State 105 <SV = 9> <Delay = 2.91>
ST_105 : Operation 869 [1/1] (0.00ns)   --->   "%tw_5 = phi i7 %add_ln31_5, void %for.end57.1.2, i7 0, void %VITIS_LOOP_31_6.1.2.split" [src/conv1.cpp:38]   --->   Operation 869 'phi' 'tw_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i7 %tw_5" [src/conv1.cpp:31]   --->   Operation 870 'zext' 'zext_ln31_6' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i7 %tw_5" [src/conv1.cpp:31]   --->   Operation 871 'zext' 'zext_ln31_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 872 [1/1] (0.77ns)   --->   "%icmp_ln31_5 = icmp_eq  i7 %tw_5, i7 85" [src/conv1.cpp:31]   --->   Operation 872 'icmp' 'icmp_ln31_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 873 [1/1] (0.77ns)   --->   "%add_ln31_5 = add i7 %tw_5, i7 1" [src/conv1.cpp:31]   --->   Operation 873 'add' 'add_ln31_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 874 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_5, void %VITIS_LOOP_33_7.1.2.split, void %for.inc97.1.2" [src/conv1.cpp:31]   --->   Operation 874 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 875 [1/1] (0.76ns)   --->   "%empty_82 = add i8 %zext_ln31_7, i8 170" [src/conv1.cpp:31]   --->   Operation 875 'add' 'empty_82' <Predicate = (!icmp_ln31_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 876 [1/1] (0.00ns)   --->   "%p_cast77 = zext i8 %empty_82" [src/conv1.cpp:31]   --->   Operation 876 'zext' 'p_cast77' <Predicate = (!icmp_ln31_5)> <Delay = 0.00>
ST_105 : Operation 877 [1/1] (0.91ns)   --->   "%empty_83 = add i22 %empty_81, i22 %p_cast77" [src/conv1.cpp:27]   --->   Operation 877 'add' 'empty_83' <Predicate = (!icmp_ln31_5)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 878 [1/1] (0.00ns)   --->   "%p_cast126 = zext i22 %empty_83" [src/conv1.cpp:27]   --->   Operation 878 'zext' 'p_cast126' <Predicate = (!icmp_ln31_5)> <Delay = 0.00>
ST_105 : Operation 879 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_5 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast126" [src/conv1.cpp:27]   --->   Operation 879 'getelementptr' 'conv1_output_ftmap_addr_5' <Predicate = (!icmp_ln31_5)> <Delay = 0.00>
ST_105 : Operation 880 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_5 = load i22 %conv1_output_ftmap_addr_5" [src/conv1.cpp:40]   --->   Operation 880 'load' 'conv1_output_ftmap_load_5' <Predicate = (!icmp_ln31_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_105 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.1.2" [src/conv1.cpp:30]   --->   Operation 881 'br' 'br_ln30' <Predicate = (icmp_ln31_5)> <Delay = 0.00>

State 106 <SV = 10> <Delay = 1.23>
ST_106 : Operation 882 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 882 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 883 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 883 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 884 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_5 = load i22 %conv1_output_ftmap_addr_5" [src/conv1.cpp:40]   --->   Operation 884 'load' 'conv1_output_ftmap_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_106 : Operation 885 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.1.2" [src/conv1.cpp:33]   --->   Operation 885 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 107 <SV = 11> <Delay = 6.43>
ST_107 : Operation 886 [1/1] (0.00ns)   --->   "%f1h_5 = phi i4 %add_ln33_6, void %for.inc55.1.2, i4 0, void %VITIS_LOOP_33_7.1.2.split" [src/conv1.cpp:33]   --->   Operation 886 'phi' 'f1h_5' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 887 [1/1] (0.00ns)   --->   "%add54_1_2_lcssa174 = phi i32 %add54_1_2172, void %for.inc55.1.2, i32 %conv1_output_ftmap_load_5, void %VITIS_LOOP_33_7.1.2.split" [src/conv1.cpp:40]   --->   Operation 887 'phi' 'add54_1_2_lcssa174' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln40_35 = zext i4 %f1h_5" [src/conv1.cpp:40]   --->   Operation 888 'zext' 'zext_ln40_35' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 889 [1/1] (0.79ns)   --->   "%add_ln40_27 = add i11 %add_ln40_11, i11 %zext_ln40_35" [src/conv1.cpp:40]   --->   Operation 889 'add' 'add_ln40_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln40_36 = zext i11 %add_ln40_27" [src/conv1.cpp:40]   --->   Operation 890 'zext' 'zext_ln40_36' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln40_5 = trunc i11 %add_ln40_27" [src/conv1.cpp:40]   --->   Operation 891 'trunc' 'trunc_ln40_5' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 892 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_5, i3 0" [src/conv1.cpp:40]   --->   Operation 892 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 893 [1/1] (0.82ns)   --->   "%add_ln40_28 = add i13 %p_shl12, i13 %zext_ln40_36" [src/conv1.cpp:40]   --->   Operation 893 'add' 'add_ln40_28' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i4 %f1h_5" [src/conv1.cpp:33]   --->   Operation 894 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 895 [1/1] (0.79ns)   --->   "%icmp_ln33_6 = icmp_eq  i4 %f1h_5, i4 9" [src/conv1.cpp:33]   --->   Operation 895 'icmp' 'icmp_ln33_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 896 [1/1] (0.79ns)   --->   "%add_ln33_6 = add i4 %f1h_5, i4 1" [src/conv1.cpp:33]   --->   Operation 896 'add' 'add_ln33_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 897 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_6, void %VITIS_LOOP_34_8.1.2.split, void %for.end57.1.2" [src/conv1.cpp:33]   --->   Operation 897 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 898 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 898 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_107 : Operation 899 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 899 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_107 : Operation 900 [1/1] (0.77ns)   --->   "%tmp20 = add i7 %zext_ln33_2, i7 81" [src/conv1.cpp:33]   --->   Operation 900 'add' 'tmp20' <Predicate = (!icmp_ln33_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 901 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i7 %tmp20" [src/conv1.cpp:33]   --->   Operation 901 'zext' 'tmp20_cast' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_107 : Operation 902 [1/1] (0.77ns)   --->   "%empty_84 = add i8 %tmp20_cast, i8 %zext_ln30_5" [src/conv1.cpp:33]   --->   Operation 902 'add' 'empty_84' <Predicate = (!icmp_ln33_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln40_39 = zext i8 %empty_84" [src/conv1.cpp:40]   --->   Operation 903 'zext' 'zext_ln40_39' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_107 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_84, i8 0" [src/conv1.cpp:40]   --->   Operation 904 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_107 : Operation 905 [1/1] (0.85ns)   --->   "%sub_ln40_5 = sub i16 %tmp_46, i16 %zext_ln40_39" [src/conv1.cpp:40]   --->   Operation 905 'sub' 'sub_ln40_5' <Predicate = (!icmp_ln33_6)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 906 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.1.2" [src/conv1.cpp:34]   --->   Operation 906 'br' 'br_ln34' <Predicate = (!icmp_ln33_6)> <Delay = 0.42>
ST_107 : [1/1] (0.79ns)   --->   Input mux for Operation 907 '%add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77'
ST_107 : Operation 907 [4/4] (5.64ns)   --->   "%add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77" [src/conv1.cpp:45]   --->   Operation 907 'fadd' 'add68_1_2' <Predicate = (icmp_ln33_6)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 12> <Delay = 4.39>
ST_108 : Operation 908 [1/1] (0.00ns)   --->   "%f1w_5 = phi i4 %add_ln34_5, void %for.inc.1.2.split, i4 0, void %VITIS_LOOP_34_8.1.2.split" [src/conv1.cpp:38]   --->   Operation 908 'phi' 'f1w_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 909 [1/1] (0.00ns)   --->   "%add54_1_2172 = phi i32 %add54_1_2, void %for.inc.1.2.split, i32 %add54_1_2_lcssa174, void %VITIS_LOOP_34_8.1.2.split" [src/conv1.cpp:40]   --->   Operation 909 'phi' 'add54_1_2172' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln40_44 = zext i4 %f1w_5" [src/conv1.cpp:40]   --->   Operation 910 'zext' 'zext_ln40_44' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 911 [1/1] (0.82ns)   --->   "%add_ln40_33 = add i13 %add_ln40_28, i13 %zext_ln40_44" [src/conv1.cpp:40]   --->   Operation 911 'add' 'add_ln40_33' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln40_45 = zext i13 %add_ln40_33" [src/conv1.cpp:40]   --->   Operation 912 'zext' 'zext_ln40_45' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 913 [1/1] (0.00ns)   --->   "%conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_45" [src/conv1.cpp:40]   --->   Operation 913 'getelementptr' 'conv1_weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i4 %f1w_5" [src/conv1.cpp:34]   --->   Operation 914 'zext' 'zext_ln34_12' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 915 [1/1] (0.79ns)   --->   "%icmp_ln34_5 = icmp_eq  i4 %f1w_5, i4 9" [src/conv1.cpp:34]   --->   Operation 915 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 916 [1/1] (0.79ns)   --->   "%add_ln34_5 = add i4 %f1w_5, i4 1" [src/conv1.cpp:34]   --->   Operation 916 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_5, void %for.inc.1.2.split, void %for.inc55.1.2" [src/conv1.cpp:34]   --->   Operation 917 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 918 [1/1] (0.76ns)   --->   "%add_ln38_10 = add i8 %zext_ln34_12, i8 166" [src/conv1.cpp:38]   --->   Operation 918 'add' 'add_ln38_10' <Predicate = (!icmp_ln34_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i8 %add_ln38_10" [src/conv1.cpp:38]   --->   Operation 919 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln34_5)> <Delay = 0.00>
ST_108 : Operation 920 [1/1] (0.76ns)   --->   "%add_ln38_11 = add i9 %zext_ln38_3, i9 %zext_ln31_6" [src/conv1.cpp:38]   --->   Operation 920 'add' 'add_ln38_11' <Predicate = (!icmp_ln34_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 921 [1/1] (0.77ns)   --->   "%icmp_ln84_3 = icmp_ugt  i9 %add_ln38_11, i9 254" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 921 'icmp' 'icmp_ln84_3' <Predicate = (!icmp_ln34_5)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_34)   --->   "%xPixelClamped_4 = select i1 %icmp_ln84_3, i9 254, i9 %add_ln38_11" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 922 'select' 'xPixelClamped_4' <Predicate = (!icmp_ln34_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 923 [2/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:40]   --->   Operation 923 'load' 'conv1_weights_load_5' <Predicate = (!icmp_ln34_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_108 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_34)   --->   "%zext_ln40_47 = zext i9 %xPixelClamped_4" [src/conv1.cpp:40]   --->   Operation 924 'zext' 'zext_ln40_47' <Predicate = (!icmp_ln34_5)> <Delay = 0.00>
ST_108 : Operation 925 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_34 = add i16 %sub_ln40_5, i16 %zext_ln40_47" [src/conv1.cpp:40]   --->   Operation 925 'add' 'add_ln40_34' <Predicate = (!icmp_ln34_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln40_48 = zext i16 %add_ln40_34" [src/conv1.cpp:40]   --->   Operation 926 'zext' 'zext_ln40_48' <Predicate = (!icmp_ln34_5)> <Delay = 0.00>
ST_108 : Operation 927 [1/1] (0.00ns)   --->   "%input_ftmap_addr_5 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_48" [src/conv1.cpp:40]   --->   Operation 927 'getelementptr' 'input_ftmap_addr_5' <Predicate = (!icmp_ln34_5)> <Delay = 0.00>
ST_108 : Operation 928 [2/2] (1.23ns)   --->   "%input_ftmap_load_5 = load i16 %input_ftmap_addr_5" [src/conv1.cpp:40]   --->   Operation 928 'load' 'input_ftmap_load_5' <Predicate = (!icmp_ln34_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_108 : Operation 929 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.1.2" [src/conv1.cpp:33]   --->   Operation 929 'br' 'br_ln33' <Predicate = (icmp_ln34_5)> <Delay = 0.00>

State 109 <SV = 13> <Delay = 1.23>
ST_109 : Operation 930 [1/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:40]   --->   Operation 930 'load' 'conv1_weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_109 : Operation 931 [1/2] (1.23ns)   --->   "%input_ftmap_load_5 = load i16 %input_ftmap_addr_5" [src/conv1.cpp:40]   --->   Operation 931 'load' 'input_ftmap_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 110 <SV = 14> <Delay = 7.01>
ST_110 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln40_10 = bitcast i32 %conv1_weights_load_5" [src/conv1.cpp:40]   --->   Operation 932 'bitcast' 'bitcast_ln40_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 933 [1/1] (0.00ns)   --->   "%bitcast_ln40_11 = bitcast i32 %input_ftmap_load_5" [src/conv1.cpp:40]   --->   Operation 933 'bitcast' 'bitcast_ln40_11' <Predicate = true> <Delay = 0.00>
ST_110 : [1/1] (0.73ns)   --->   Input mux for Operation 934 '%mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11'
ST_110 : Operation 934 [3/3] (6.27ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11" [src/conv1.cpp:40]   --->   Operation 934 'fmul' 'mul_1_2' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 15> <Delay = 7.01>
ST_111 : Operation 935 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11" [src/conv1.cpp:40]   --->   Operation 935 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 16> <Delay = 7.01>
ST_112 : Operation 936 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln40_10, i32 %bitcast_ln40_11" [src/conv1.cpp:40]   --->   Operation 936 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 17> <Delay = 6.43>
ST_113 : [1/1] (0.79ns)   --->   Input mux for Operation 937 '%add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2'
ST_113 : Operation 937 [4/4] (5.64ns)   --->   "%add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2" [src/conv1.cpp:40]   --->   Operation 937 'fadd' 'add54_1_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 18> <Delay = 6.43>
ST_114 : Operation 938 [3/4] (6.43ns)   --->   "%add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2" [src/conv1.cpp:40]   --->   Operation 938 'fadd' 'add54_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 19> <Delay = 6.43>
ST_115 : Operation 939 [2/4] (6.43ns)   --->   "%add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2" [src/conv1.cpp:40]   --->   Operation 939 'fadd' 'add54_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 20> <Delay = 6.43>
ST_116 : Operation 940 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 940 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 941 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 941 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 942 [1/4] (6.43ns)   --->   "%add54_1_2 = fadd i32 %add54_1_2172, i32 %mul_1_2" [src/conv1.cpp:40]   --->   Operation 942 'fadd' 'add54_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.1.2" [src/conv1.cpp:34]   --->   Operation 943 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 117 <SV = 12> <Delay = 6.43>
ST_117 : Operation 944 [3/4] (6.43ns)   --->   "%add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77" [src/conv1.cpp:45]   --->   Operation 944 'fadd' 'add68_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 13> <Delay = 6.43>
ST_118 : Operation 945 [2/4] (6.43ns)   --->   "%add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77" [src/conv1.cpp:45]   --->   Operation 945 'fadd' 'add68_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 14> <Delay = 6.43>
ST_119 : Operation 946 [1/4] (6.43ns)   --->   "%add68_1_2 = fadd i32 %add54_1_2_lcssa174, i32 %empty_77" [src/conv1.cpp:45]   --->   Operation 946 'fadd' 'add68_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 15> <Delay = 2.78>
ST_120 : [1/1] (0.75ns)   --->   Input mux for Operation 947 '%tmp_11 = fcmp_olt  i32 %add68_1_2, i32 0'
ST_120 : Operation 947 [2/2] (2.02ns)   --->   "%tmp_11 = fcmp_olt  i32 %add68_1_2, i32 0" [src/conv1.cpp:46]   --->   Operation 947 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 16> <Delay = 4.46>
ST_121 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln46_5 = bitcast i32 %add68_1_2" [src/conv1.cpp:46]   --->   Operation 948 'bitcast' 'bitcast_ln46_5' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_5, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 949 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln46_5 = trunc i32 %bitcast_ln46_5" [src/conv1.cpp:46]   --->   Operation 950 'trunc' 'trunc_ln46_5' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 951 [1/1] (0.76ns)   --->   "%icmp_ln46_10 = icmp_ne  i8 %tmp_10, i8 255" [src/conv1.cpp:46]   --->   Operation 951 'icmp' 'icmp_ln46_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 952 [1/1] (0.92ns)   --->   "%icmp_ln46_11 = icmp_eq  i23 %trunc_ln46_5, i23 0" [src/conv1.cpp:46]   --->   Operation 952 'icmp' 'icmp_ln46_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_5)   --->   "%or_ln46_5 = or i1 %icmp_ln46_11, i1 %icmp_ln46_10" [src/conv1.cpp:46]   --->   Operation 953 'or' 'or_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 954 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %add68_1_2, i32 0" [src/conv1.cpp:46]   --->   Operation 954 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_5)   --->   "%and_ln46_5 = and i1 %or_ln46_5, i1 %tmp_11" [src/conv1.cpp:46]   --->   Operation 955 'and' 'and_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 956 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_5 = select i1 %and_ln46_5, i32 0, i32 %add68_1_2" [src/conv1.cpp:46]   --->   Operation 956 'select' 'select_ln46_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 957 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_5, i22 %conv1_output_ftmap_addr_5" [src/conv1.cpp:45]   --->   Operation 957 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_121 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.1.2" [src/conv1.cpp:31]   --->   Operation 958 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 122 <SV = 7> <Delay = 1.23>
ST_122 : Operation 959 [1/1] (0.00ns)   --->   "%n1_15 = load i7 %n1_6" [src/conv1.cpp:27]   --->   Operation 959 'load' 'n1_15' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i7 %n1_15" [src/conv1.cpp:27]   --->   Operation 960 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 961 [1/1] (0.00ns)   --->   "%n1_6_cast66 = zext i7 %n1_15" [src/conv1.cpp:27]   --->   Operation 961 'zext' 'n1_6_cast66' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 962 [1/1] (0.00ns)   --->   "%n1_6_cast = zext i7 %n1_15" [src/conv1.cpp:27]   --->   Operation 962 'zext' 'n1_6_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_15, i8 0" [src/conv1.cpp:27]   --->   Operation 963 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i15 %tmp_37" [src/conv1.cpp:27]   --->   Operation 964 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 965 [1/1] (0.84ns)   --->   "%empty_41 = sub i16 %tmp_44_cast, i16 %n1_6_cast" [src/conv1.cpp:27]   --->   Operation 965 'sub' 'empty_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_15, i3 0" [src/conv1.cpp:40]   --->   Operation 966 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i10 %tmp_38" [src/conv1.cpp:40]   --->   Operation 967 'zext' 'zext_ln40_19' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 968 [1/1] (0.78ns)   --->   "%add_ln40_16 = add i11 %zext_ln40_19, i11 %n1_6_cast66" [src/conv1.cpp:40]   --->   Operation 968 'add' 'add_ln40_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 969 [1/1] (0.77ns)   --->   "%icmp_ln27_6 = icmp_eq  i7 %n1_15, i7 64" [src/conv1.cpp:27]   --->   Operation 969 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 970 [1/1] (0.77ns)   --->   "%add_ln27_6 = add i7 %n1_15, i7 1" [src/conv1.cpp:27]   --->   Operation 970 'add' 'add_ln27_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_6, void %VITIS_LOOP_30_5.2.split, void %VITIS_LOOP_30_5.2.1.preheader" [src/conv1.cpp:27]   --->   Operation 971 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 972 [1/1] (0.00ns)   --->   "%conv1_biases_addr_6 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_6" [src/conv1.cpp:27]   --->   Operation 972 'getelementptr' 'conv1_biases_addr_6' <Predicate = (!icmp_ln27_6)> <Delay = 0.00>
ST_122 : Operation 973 [2/2] (1.23ns)   --->   "%conv1_biases_load_6 = load i6 %conv1_biases_addr_6" [src/conv1.cpp:27]   --->   Operation 973 'load' 'conv1_biases_load_6' <Predicate = (!icmp_ln27_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 974 [1/1] (0.00ns)   --->   "%n1_7 = alloca i32 1"   --->   Operation 974 'alloca' 'n1_7' <Predicate = (icmp_ln27_6)> <Delay = 0.00>
ST_122 : Operation 975 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_7" [src/conv1.cpp:27]   --->   Operation 975 'store' 'store_ln27' <Predicate = (icmp_ln27_6)> <Delay = 0.42>
ST_122 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.2.1" [src/conv1.cpp:27]   --->   Operation 976 'br' 'br_ln27' <Predicate = (icmp_ln27_6)> <Delay = 0.00>

State 123 <SV = 8> <Delay = 1.23>
ST_123 : Operation 977 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 977 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 978 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 978 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 979 [1/2] (1.23ns)   --->   "%conv1_biases_load_6 = load i6 %conv1_biases_addr_6" [src/conv1.cpp:27]   --->   Operation 979 'load' 'conv1_biases_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_123 : Operation 980 [1/1] (0.00ns)   --->   "%empty_42 = bitcast i32 %conv1_biases_load_6" [src/conv1.cpp:27]   --->   Operation 980 'bitcast' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 981 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.2" [src/conv1.cpp:30]   --->   Operation 981 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 124 <SV = 9> <Delay = 2.53>
ST_124 : Operation 982 [1/1] (0.00ns)   --->   "%th_6 = phi i7 %add_ln30_7, void %for.inc97.2, i7 0, void %VITIS_LOOP_30_5.2.split" [src/conv1.cpp:30]   --->   Operation 982 'phi' 'th_6' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i7 %th_6" [src/conv1.cpp:30]   --->   Operation 983 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i7 %th_6" [src/conv1.cpp:30]   --->   Operation 984 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 985 [1/1] (0.77ns)   --->   "%icmp_ln30_6 = icmp_eq  i7 %th_6, i7 85" [src/conv1.cpp:30]   --->   Operation 985 'icmp' 'icmp_ln30_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 986 [1/1] (0.77ns)   --->   "%add_ln30_7 = add i7 %th_6, i7 1" [src/conv1.cpp:30]   --->   Operation 986 'add' 'add_ln30_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_6, void %VITIS_LOOP_31_6.2.split, void %for.inc100.2" [src/conv1.cpp:30]   --->   Operation 987 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 988 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 988 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_6)> <Delay = 0.00>
ST_124 : Operation 989 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 989 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_6)> <Delay = 0.00>
ST_124 : Operation 990 [1/1] (0.76ns)   --->   "%empty_43 = add i8 %zext_ln30_7, i8 170" [src/conv1.cpp:30]   --->   Operation 990 'add' 'empty_43' <Predicate = (!icmp_ln30_6)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 991 [1/1] (0.00ns)   --->   "%p_cast74 = zext i8 %empty_43" [src/conv1.cpp:30]   --->   Operation 991 'zext' 'p_cast74' <Predicate = (!icmp_ln30_6)> <Delay = 0.00>
ST_124 : Operation 992 [1/1] (0.85ns)   --->   "%empty_44 = add i16 %empty_41, i16 %p_cast74" [src/conv1.cpp:27]   --->   Operation 992 'add' 'empty_44' <Predicate = (!icmp_ln30_6)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 993 [1/1] (0.00ns)   --->   "%p_cast75 = zext i16 %empty_44" [src/conv1.cpp:27]   --->   Operation 993 'zext' 'p_cast75' <Predicate = (!icmp_ln30_6)> <Delay = 0.00>
ST_124 : Operation 994 [1/1] (0.00ns)   --->   "%empty_45 = trunc i16 %empty_44" [src/conv1.cpp:27]   --->   Operation 994 'trunc' 'empty_45' <Predicate = (!icmp_ln30_6)> <Delay = 0.00>
ST_124 : Operation 995 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_45, i8 0" [src/conv1.cpp:27]   --->   Operation 995 'bitconcatenate' 'p_shl11' <Predicate = (!icmp_ln30_6)> <Delay = 0.00>
ST_124 : Operation 996 [1/1] (0.91ns)   --->   "%empty_46 = sub i22 %p_shl11, i22 %p_cast75" [src/conv1.cpp:27]   --->   Operation 996 'sub' 'empty_46' <Predicate = (!icmp_ln30_6)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 997 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.2" [src/conv1.cpp:31]   --->   Operation 997 'br' 'br_ln31' <Predicate = (!icmp_ln30_6)> <Delay = 0.42>
ST_124 : Operation 998 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_6, i7 %n1_6" [src/conv1.cpp:27]   --->   Operation 998 'store' 'store_ln27' <Predicate = (icmp_ln30_6)> <Delay = 0.42>
ST_124 : Operation 999 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.2" [src/conv1.cpp:27]   --->   Operation 999 'br' 'br_ln27' <Predicate = (icmp_ln30_6)> <Delay = 0.00>

State 125 <SV = 10> <Delay = 2.15>
ST_125 : Operation 1000 [1/1] (0.00ns)   --->   "%tw_6 = phi i7 %add_ln31_6, void %for.end57.2, i7 0, void %VITIS_LOOP_31_6.2.split" [src/conv1.cpp:38]   --->   Operation 1000 'phi' 'tw_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1001 [1/1] (0.00ns)   --->   "%tw_6_cast = zext i7 %tw_6" [src/conv1.cpp:38]   --->   Operation 1001 'zext' 'tw_6_cast' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1002 [1/1] (0.91ns)   --->   "%empty_47 = add i22 %empty_46, i22 %tw_6_cast" [src/conv1.cpp:27]   --->   Operation 1002 'add' 'empty_47' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1003 [1/1] (0.00ns)   --->   "%p_cast129 = zext i22 %empty_47" [src/conv1.cpp:27]   --->   Operation 1003 'zext' 'p_cast129' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1004 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_6 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast129" [src/conv1.cpp:27]   --->   Operation 1004 'getelementptr' 'conv1_output_ftmap_addr_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i7 %tw_6" [src/conv1.cpp:31]   --->   Operation 1005 'zext' 'zext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1006 [1/1] (0.77ns)   --->   "%icmp_ln31_6 = icmp_eq  i7 %tw_6, i7 85" [src/conv1.cpp:31]   --->   Operation 1006 'icmp' 'icmp_ln31_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1007 [1/1] (0.77ns)   --->   "%add_ln31_6 = add i7 %tw_6, i7 1" [src/conv1.cpp:31]   --->   Operation 1007 'add' 'add_ln31_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_6, void %VITIS_LOOP_33_7.2.split, void %for.inc97.2" [src/conv1.cpp:31]   --->   Operation 1008 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1009 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_6 = load i22 %conv1_output_ftmap_addr_6" [src/conv1.cpp:40]   --->   Operation 1009 'load' 'conv1_output_ftmap_load_6' <Predicate = (!icmp_ln31_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_125 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.2" [src/conv1.cpp:30]   --->   Operation 1010 'br' 'br_ln30' <Predicate = (icmp_ln31_6)> <Delay = 0.00>

State 126 <SV = 11> <Delay = 1.23>
ST_126 : Operation 1011 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 1011 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1012 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 1012 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1013 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_6 = load i22 %conv1_output_ftmap_addr_6" [src/conv1.cpp:40]   --->   Operation 1013 'load' 'conv1_output_ftmap_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_126 : Operation 1014 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.2" [src/conv1.cpp:33]   --->   Operation 1014 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 127 <SV = 12> <Delay = 6.43>
ST_127 : Operation 1015 [1/1] (0.00ns)   --->   "%f1h_6 = phi i4 %add_ln33_7, void %for.inc55.2, i4 0, void %VITIS_LOOP_33_7.2.split" [src/conv1.cpp:33]   --->   Operation 1015 'phi' 'f1h_6' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1016 [1/1] (0.00ns)   --->   "%add54_2_lcssa171 = phi i32 %add54_2169, void %for.inc55.2, i32 %conv1_output_ftmap_load_6, void %VITIS_LOOP_33_7.2.split" [src/conv1.cpp:40]   --->   Operation 1016 'phi' 'add54_2_lcssa171' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln40_42 = zext i4 %f1h_6" [src/conv1.cpp:40]   --->   Operation 1017 'zext' 'zext_ln40_42' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1018 [1/1] (0.79ns)   --->   "%add_ln40_31 = add i11 %add_ln40_16, i11 %zext_ln40_42" [src/conv1.cpp:40]   --->   Operation 1018 'add' 'add_ln40_31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln40_43 = zext i11 %add_ln40_31" [src/conv1.cpp:40]   --->   Operation 1019 'zext' 'zext_ln40_43' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln40_6 = trunc i11 %add_ln40_31" [src/conv1.cpp:40]   --->   Operation 1020 'trunc' 'trunc_ln40_6' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1021 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_6, i3 0" [src/conv1.cpp:40]   --->   Operation 1021 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1022 [1/1] (0.82ns)   --->   "%add_ln40_32 = add i13 %p_shl14, i13 %zext_ln40_43" [src/conv1.cpp:40]   --->   Operation 1022 'add' 'add_ln40_32' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i4 %f1h_6" [src/conv1.cpp:33]   --->   Operation 1023 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1024 [1/1] (0.79ns)   --->   "%icmp_ln33_7 = icmp_eq  i4 %f1h_6, i4 9" [src/conv1.cpp:33]   --->   Operation 1024 'icmp' 'icmp_ln33_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1025 [1/1] (0.79ns)   --->   "%add_ln33_7 = add i4 %f1h_6, i4 1" [src/conv1.cpp:33]   --->   Operation 1025 'add' 'add_ln33_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1026 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_7, void %VITIS_LOOP_34_8.2.split, void %for.end57.2" [src/conv1.cpp:33]   --->   Operation 1026 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1027 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 1027 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_127 : Operation 1028 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 1028 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_127 : Operation 1029 [1/1] (0.76ns)   --->   "%tmp7 = add i8 %zext_ln33_3, i8 166" [src/conv1.cpp:33]   --->   Operation 1029 'add' 'tmp7' <Predicate = (!icmp_ln33_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i8 %tmp7" [src/conv1.cpp:33]   --->   Operation 1030 'zext' 'tmp7_cast' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_127 : Operation 1031 [1/1] (0.76ns)   --->   "%empty_48 = add i9 %tmp7_cast, i9 %zext_ln30_6" [src/conv1.cpp:33]   --->   Operation 1031 'add' 'empty_48' <Predicate = (!icmp_ln33_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1032 [1/1] (0.77ns)   --->   "%icmp_ln84_2 = icmp_ugt  i9 %empty_48, i9 254" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1032 'icmp' 'icmp_ln84_2' <Predicate = (!icmp_ln33_7)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1033 [1/1] (0.76ns)   --->   "%add_ln84 = add i8 %tmp7, i8 %zext_ln30_7" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1033 'add' 'add_ln84' <Predicate = (!icmp_ln33_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1034 [1/1] (0.39ns)   --->   "%yPixelClamped_4 = select i1 %icmp_ln84_2, i8 254, i8 %add_ln84" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1034 'select' 'yPixelClamped_4' <Predicate = (!icmp_ln33_7)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln40_46 = zext i8 %yPixelClamped_4" [src/conv1.cpp:40]   --->   Operation 1035 'zext' 'zext_ln40_46' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_127 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_4, i8 0" [src/conv1.cpp:40]   --->   Operation 1036 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_127 : Operation 1037 [1/1] (0.85ns)   --->   "%sub_ln40_6 = sub i16 %tmp_47, i16 %zext_ln40_46" [src/conv1.cpp:40]   --->   Operation 1037 'sub' 'sub_ln40_6' <Predicate = (!icmp_ln33_7)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1038 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.2" [src/conv1.cpp:34]   --->   Operation 1038 'br' 'br_ln34' <Predicate = (!icmp_ln33_7)> <Delay = 0.42>
ST_127 : [1/1] (0.79ns)   --->   Input mux for Operation 1039 '%add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42'
ST_127 : Operation 1039 [4/4] (5.64ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42" [src/conv1.cpp:45]   --->   Operation 1039 'fadd' 'add68_2' <Predicate = (icmp_ln33_7)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 13> <Delay = 3.66>
ST_128 : Operation 1040 [1/1] (0.00ns)   --->   "%f1w_6 = phi i4 %add_ln34_6, void %for.inc.2.split, i4 0, void %VITIS_LOOP_34_8.2.split" [src/conv1.cpp:38]   --->   Operation 1040 'phi' 'f1w_6' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1041 [1/1] (0.00ns)   --->   "%add54_2169 = phi i32 %add54_2, void %for.inc.2.split, i32 %add54_2_lcssa171, void %VITIS_LOOP_34_8.2.split" [src/conv1.cpp:40]   --->   Operation 1041 'phi' 'add54_2169' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln40_51 = zext i4 %f1w_6" [src/conv1.cpp:40]   --->   Operation 1042 'zext' 'zext_ln40_51' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1043 [1/1] (0.82ns)   --->   "%add_ln40_37 = add i13 %add_ln40_32, i13 %zext_ln40_51" [src/conv1.cpp:40]   --->   Operation 1043 'add' 'add_ln40_37' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln40_52 = zext i13 %add_ln40_37" [src/conv1.cpp:40]   --->   Operation 1044 'zext' 'zext_ln40_52' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1045 [1/1] (0.00ns)   --->   "%conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_52" [src/conv1.cpp:40]   --->   Operation 1045 'getelementptr' 'conv1_weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1046 [1/1] (0.79ns)   --->   "%icmp_ln34_6 = icmp_eq  i4 %f1w_6, i4 9" [src/conv1.cpp:34]   --->   Operation 1046 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1047 [1/1] (0.79ns)   --->   "%add_ln34_6 = add i4 %f1w_6, i4 1" [src/conv1.cpp:34]   --->   Operation 1047 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1048 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_6, void %for.inc.2.split, void %for.inc55.2" [src/conv1.cpp:34]   --->   Operation 1048 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1049 [1/1] (0.79ns)   --->   "%add_ln38_12 = add i4 %f1w_6, i4 12" [src/conv1.cpp:38]   --->   Operation 1049 'add' 'add_ln38_12' <Predicate = (!icmp_ln34_6)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i4 %add_ln38_12" [src/conv1.cpp:38]   --->   Operation 1050 'sext' 'sext_ln38_2' <Predicate = (!icmp_ln34_6)> <Delay = 0.00>
ST_128 : Operation 1051 [1/1] (0.77ns)   --->   "%add_ln38_13 = add i8 %sext_ln38_2, i8 %zext_ln31_8" [src/conv1.cpp:38]   --->   Operation 1051 'add' 'add_ln38_13' <Predicate = (!icmp_ln34_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_38)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln38_13, i32 7" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 1052 'bitselect' 'tmp_49' <Predicate = (!icmp_ln34_6)> <Delay = 0.00>
ST_128 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_38)   --->   "%xPixelClamped_5 = select i1 %tmp_49, i8 0, i8 %add_ln38_13" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 1053 'select' 'xPixelClamped_5' <Predicate = (!icmp_ln34_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 1054 [2/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:40]   --->   Operation 1054 'load' 'conv1_weights_load_6' <Predicate = (!icmp_ln34_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_128 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_38)   --->   "%sext_ln40_8 = sext i8 %xPixelClamped_5" [src/conv1.cpp:40]   --->   Operation 1055 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln34_6)> <Delay = 0.00>
ST_128 : Operation 1056 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_38 = add i16 %sub_ln40_6, i16 %sext_ln40_8" [src/conv1.cpp:40]   --->   Operation 1056 'add' 'add_ln40_38' <Predicate = (!icmp_ln34_6)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln40_54 = zext i16 %add_ln40_38" [src/conv1.cpp:40]   --->   Operation 1057 'zext' 'zext_ln40_54' <Predicate = (!icmp_ln34_6)> <Delay = 0.00>
ST_128 : Operation 1058 [1/1] (0.00ns)   --->   "%input_ftmap_addr_6 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_54" [src/conv1.cpp:40]   --->   Operation 1058 'getelementptr' 'input_ftmap_addr_6' <Predicate = (!icmp_ln34_6)> <Delay = 0.00>
ST_128 : Operation 1059 [2/2] (1.23ns)   --->   "%input_ftmap_load_6 = load i16 %input_ftmap_addr_6" [src/conv1.cpp:40]   --->   Operation 1059 'load' 'input_ftmap_load_6' <Predicate = (!icmp_ln34_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_128 : Operation 1060 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.2" [src/conv1.cpp:33]   --->   Operation 1060 'br' 'br_ln33' <Predicate = (icmp_ln34_6)> <Delay = 0.00>

State 129 <SV = 14> <Delay = 1.23>
ST_129 : Operation 1061 [1/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:40]   --->   Operation 1061 'load' 'conv1_weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_129 : Operation 1062 [1/2] (1.23ns)   --->   "%input_ftmap_load_6 = load i16 %input_ftmap_addr_6" [src/conv1.cpp:40]   --->   Operation 1062 'load' 'input_ftmap_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 130 <SV = 15> <Delay = 7.01>
ST_130 : Operation 1063 [1/1] (0.00ns)   --->   "%bitcast_ln40_12 = bitcast i32 %conv1_weights_load_6" [src/conv1.cpp:40]   --->   Operation 1063 'bitcast' 'bitcast_ln40_12' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1064 [1/1] (0.00ns)   --->   "%bitcast_ln40_13 = bitcast i32 %input_ftmap_load_6" [src/conv1.cpp:40]   --->   Operation 1064 'bitcast' 'bitcast_ln40_13' <Predicate = true> <Delay = 0.00>
ST_130 : [1/1] (0.73ns)   --->   Input mux for Operation 1065 '%mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13'
ST_130 : Operation 1065 [3/3] (6.27ns)   --->   "%mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13" [src/conv1.cpp:40]   --->   Operation 1065 'fmul' 'mul_2' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 16> <Delay = 7.01>
ST_131 : Operation 1066 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13" [src/conv1.cpp:40]   --->   Operation 1066 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 17> <Delay = 7.01>
ST_132 : Operation 1067 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln40_12, i32 %bitcast_ln40_13" [src/conv1.cpp:40]   --->   Operation 1067 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 18> <Delay = 6.43>
ST_133 : [1/1] (0.79ns)   --->   Input mux for Operation 1068 '%add54_2 = fadd i32 %add54_2169, i32 %mul_2'
ST_133 : Operation 1068 [4/4] (5.64ns)   --->   "%add54_2 = fadd i32 %add54_2169, i32 %mul_2" [src/conv1.cpp:40]   --->   Operation 1068 'fadd' 'add54_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 19> <Delay = 6.43>
ST_134 : Operation 1069 [3/4] (6.43ns)   --->   "%add54_2 = fadd i32 %add54_2169, i32 %mul_2" [src/conv1.cpp:40]   --->   Operation 1069 'fadd' 'add54_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 20> <Delay = 6.43>
ST_135 : Operation 1070 [2/4] (6.43ns)   --->   "%add54_2 = fadd i32 %add54_2169, i32 %mul_2" [src/conv1.cpp:40]   --->   Operation 1070 'fadd' 'add54_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 21> <Delay = 6.43>
ST_136 : Operation 1071 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 1071 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1072 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 1072 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1073 [1/4] (6.43ns)   --->   "%add54_2 = fadd i32 %add54_2169, i32 %mul_2" [src/conv1.cpp:40]   --->   Operation 1073 'fadd' 'add54_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1074 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.2" [src/conv1.cpp:34]   --->   Operation 1074 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 137 <SV = 13> <Delay = 6.43>
ST_137 : Operation 1075 [3/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42" [src/conv1.cpp:45]   --->   Operation 1075 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 14> <Delay = 6.43>
ST_138 : Operation 1076 [2/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42" [src/conv1.cpp:45]   --->   Operation 1076 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 15> <Delay = 6.43>
ST_139 : Operation 1077 [1/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa171, i32 %empty_42" [src/conv1.cpp:45]   --->   Operation 1077 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 16> <Delay = 2.78>
ST_140 : [1/1] (0.75ns)   --->   Input mux for Operation 1078 '%tmp_13 = fcmp_olt  i32 %add68_2, i32 0'
ST_140 : Operation 1078 [2/2] (2.02ns)   --->   "%tmp_13 = fcmp_olt  i32 %add68_2, i32 0" [src/conv1.cpp:46]   --->   Operation 1078 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 17> <Delay = 4.46>
ST_141 : Operation 1079 [1/1] (0.00ns)   --->   "%bitcast_ln46_6 = bitcast i32 %add68_2" [src/conv1.cpp:46]   --->   Operation 1079 'bitcast' 'bitcast_ln46_6' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_6, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 1080 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln46_6 = trunc i32 %bitcast_ln46_6" [src/conv1.cpp:46]   --->   Operation 1081 'trunc' 'trunc_ln46_6' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1082 [1/1] (0.76ns)   --->   "%icmp_ln46_12 = icmp_ne  i8 %tmp_12, i8 255" [src/conv1.cpp:46]   --->   Operation 1082 'icmp' 'icmp_ln46_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1083 [1/1] (0.92ns)   --->   "%icmp_ln46_13 = icmp_eq  i23 %trunc_ln46_6, i23 0" [src/conv1.cpp:46]   --->   Operation 1083 'icmp' 'icmp_ln46_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_6)   --->   "%or_ln46_6 = or i1 %icmp_ln46_13, i1 %icmp_ln46_12" [src/conv1.cpp:46]   --->   Operation 1084 'or' 'or_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1085 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_olt  i32 %add68_2, i32 0" [src/conv1.cpp:46]   --->   Operation 1085 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_6)   --->   "%and_ln46_6 = and i1 %or_ln46_6, i1 %tmp_13" [src/conv1.cpp:46]   --->   Operation 1086 'and' 'and_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1087 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_6 = select i1 %and_ln46_6, i32 0, i32 %add68_2" [src/conv1.cpp:46]   --->   Operation 1087 'select' 'select_ln46_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1088 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_6, i22 %conv1_output_ftmap_addr_6" [src/conv1.cpp:45]   --->   Operation 1088 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_141 : Operation 1089 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.2" [src/conv1.cpp:31]   --->   Operation 1089 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 142 <SV = 8> <Delay = 1.23>
ST_142 : Operation 1090 [1/1] (0.00ns)   --->   "%n1_16 = load i7 %n1_7" [src/conv1.cpp:27]   --->   Operation 1090 'load' 'n1_16' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i7 %n1_16" [src/conv1.cpp:27]   --->   Operation 1091 'zext' 'zext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1092 [1/1] (0.00ns)   --->   "%n1_7_cast73 = zext i7 %n1_16" [src/conv1.cpp:27]   --->   Operation 1092 'zext' 'n1_7_cast73' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1093 [1/1] (0.00ns)   --->   "%n1_7_cast = zext i7 %n1_16" [src/conv1.cpp:27]   --->   Operation 1093 'zext' 'n1_7_cast' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_16, i8 0" [src/conv1.cpp:27]   --->   Operation 1094 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i15 %tmp_40" [src/conv1.cpp:27]   --->   Operation 1095 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1096 [1/1] (0.84ns)   --->   "%empty_49 = sub i16 %tmp_49_cast, i16 %n1_7_cast" [src/conv1.cpp:27]   --->   Operation 1096 'sub' 'empty_49' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_16, i3 0" [src/conv1.cpp:40]   --->   Operation 1097 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln40_27 = zext i10 %tmp_41" [src/conv1.cpp:40]   --->   Operation 1098 'zext' 'zext_ln40_27' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1099 [1/1] (0.78ns)   --->   "%add_ln40_21 = add i11 %zext_ln40_27, i11 %n1_7_cast73" [src/conv1.cpp:40]   --->   Operation 1099 'add' 'add_ln40_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1100 [1/1] (0.77ns)   --->   "%icmp_ln27_7 = icmp_eq  i7 %n1_16, i7 64" [src/conv1.cpp:27]   --->   Operation 1100 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1101 [1/1] (0.77ns)   --->   "%add_ln27_7 = add i7 %n1_16, i7 1" [src/conv1.cpp:27]   --->   Operation 1101 'add' 'add_ln27_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1102 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_7, void %VITIS_LOOP_30_5.2.1.split, void %VITIS_LOOP_30_5.2.2.preheader" [src/conv1.cpp:27]   --->   Operation 1102 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1103 [1/1] (0.00ns)   --->   "%conv1_biases_addr_7 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_7" [src/conv1.cpp:27]   --->   Operation 1103 'getelementptr' 'conv1_biases_addr_7' <Predicate = (!icmp_ln27_7)> <Delay = 0.00>
ST_142 : Operation 1104 [2/2] (1.23ns)   --->   "%conv1_biases_load_7 = load i6 %conv1_biases_addr_7" [src/conv1.cpp:27]   --->   Operation 1104 'load' 'conv1_biases_load_7' <Predicate = (!icmp_ln27_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 1105 [1/1] (0.00ns)   --->   "%n1_8 = alloca i32 1"   --->   Operation 1105 'alloca' 'n1_8' <Predicate = (icmp_ln27_7)> <Delay = 0.00>
ST_142 : Operation 1106 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 0, i7 %n1_8" [src/conv1.cpp:27]   --->   Operation 1106 'store' 'store_ln27' <Predicate = (icmp_ln27_7)> <Delay = 0.42>
ST_142 : Operation 1107 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.2.2" [src/conv1.cpp:27]   --->   Operation 1107 'br' 'br_ln27' <Predicate = (icmp_ln27_7)> <Delay = 0.00>

State 143 <SV = 9> <Delay = 1.23>
ST_143 : Operation 1108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 1108 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1109 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 1109 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1110 [1/2] (1.23ns)   --->   "%conv1_biases_load_7 = load i6 %conv1_biases_addr_7" [src/conv1.cpp:27]   --->   Operation 1110 'load' 'conv1_biases_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_143 : Operation 1111 [1/1] (0.00ns)   --->   "%empty_50 = bitcast i32 %conv1_biases_load_7" [src/conv1.cpp:27]   --->   Operation 1111 'bitcast' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1112 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.2.1" [src/conv1.cpp:30]   --->   Operation 1112 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 144 <SV = 10> <Delay = 2.53>
ST_144 : Operation 1113 [1/1] (0.00ns)   --->   "%th_7 = phi i7 %add_ln30_8, void %for.inc97.2.1, i7 0, void %VITIS_LOOP_30_5.2.1.split" [src/conv1.cpp:30]   --->   Operation 1113 'phi' 'th_7' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i7 %th_7" [src/conv1.cpp:30]   --->   Operation 1114 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i7 %th_7" [src/conv1.cpp:30]   --->   Operation 1115 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1116 [1/1] (0.77ns)   --->   "%icmp_ln30_7 = icmp_eq  i7 %th_7, i7 85" [src/conv1.cpp:30]   --->   Operation 1116 'icmp' 'icmp_ln30_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1117 [1/1] (0.77ns)   --->   "%add_ln30_8 = add i7 %th_7, i7 1" [src/conv1.cpp:30]   --->   Operation 1117 'add' 'add_ln30_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1118 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_7, void %VITIS_LOOP_31_6.2.1.split, void %for.inc100.2.1" [src/conv1.cpp:30]   --->   Operation 1118 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 1119 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_7)> <Delay = 0.00>
ST_144 : Operation 1120 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 1120 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_7)> <Delay = 0.00>
ST_144 : Operation 1121 [1/1] (0.76ns)   --->   "%empty_51 = add i8 %zext_ln30_9, i8 170" [src/conv1.cpp:30]   --->   Operation 1121 'add' 'empty_51' <Predicate = (!icmp_ln30_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1122 [1/1] (0.00ns)   --->   "%p_cast81 = zext i8 %empty_51" [src/conv1.cpp:30]   --->   Operation 1122 'zext' 'p_cast81' <Predicate = (!icmp_ln30_7)> <Delay = 0.00>
ST_144 : Operation 1123 [1/1] (0.85ns)   --->   "%empty_52 = add i16 %empty_49, i16 %p_cast81" [src/conv1.cpp:27]   --->   Operation 1123 'add' 'empty_52' <Predicate = (!icmp_ln30_7)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1124 [1/1] (0.00ns)   --->   "%p_cast82 = zext i16 %empty_52" [src/conv1.cpp:27]   --->   Operation 1124 'zext' 'p_cast82' <Predicate = (!icmp_ln30_7)> <Delay = 0.00>
ST_144 : Operation 1125 [1/1] (0.00ns)   --->   "%empty_53 = trunc i16 %empty_52" [src/conv1.cpp:27]   --->   Operation 1125 'trunc' 'empty_53' <Predicate = (!icmp_ln30_7)> <Delay = 0.00>
ST_144 : Operation 1126 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_53, i8 0" [src/conv1.cpp:27]   --->   Operation 1126 'bitconcatenate' 'p_shl13' <Predicate = (!icmp_ln30_7)> <Delay = 0.00>
ST_144 : Operation 1127 [1/1] (0.91ns)   --->   "%empty_54 = sub i22 %p_shl13, i22 %p_cast82" [src/conv1.cpp:27]   --->   Operation 1127 'sub' 'empty_54' <Predicate = (!icmp_ln30_7)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1128 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.2.1" [src/conv1.cpp:31]   --->   Operation 1128 'br' 'br_ln31' <Predicate = (!icmp_ln30_7)> <Delay = 0.42>
ST_144 : Operation 1129 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_7, i7 %n1_7" [src/conv1.cpp:27]   --->   Operation 1129 'store' 'store_ln27' <Predicate = (icmp_ln30_7)> <Delay = 0.42>
ST_144 : Operation 1130 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.2.1" [src/conv1.cpp:27]   --->   Operation 1130 'br' 'br_ln27' <Predicate = (icmp_ln30_7)> <Delay = 0.00>

State 145 <SV = 11> <Delay = 2.91>
ST_145 : Operation 1131 [1/1] (0.00ns)   --->   "%tw_7 = phi i7 %add_ln31_7, void %for.end57.2.1, i7 0, void %VITIS_LOOP_31_6.2.1.split" [src/conv1.cpp:31]   --->   Operation 1131 'phi' 'tw_7' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i7 %tw_7" [src/conv1.cpp:31]   --->   Operation 1132 'zext' 'zext_ln31_9' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1133 [1/1] (0.77ns)   --->   "%icmp_ln31_7 = icmp_eq  i7 %tw_7, i7 85" [src/conv1.cpp:31]   --->   Operation 1133 'icmp' 'icmp_ln31_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1134 [1/1] (0.77ns)   --->   "%add_ln31_7 = add i7 %tw_7, i7 1" [src/conv1.cpp:31]   --->   Operation 1134 'add' 'add_ln31_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1135 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_7, void %VITIS_LOOP_33_7.2.1.split, void %for.inc97.2.1" [src/conv1.cpp:31]   --->   Operation 1135 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1136 [1/1] (0.76ns)   --->   "%empty_55 = add i8 %zext_ln31_9, i8 85" [src/conv1.cpp:31]   --->   Operation 1136 'add' 'empty_55' <Predicate = (!icmp_ln31_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1137 [1/1] (0.00ns)   --->   "%p_cast86 = zext i8 %empty_55" [src/conv1.cpp:31]   --->   Operation 1137 'zext' 'p_cast86' <Predicate = (!icmp_ln31_7)> <Delay = 0.00>
ST_145 : Operation 1138 [1/1] (0.91ns)   --->   "%empty_56 = add i22 %empty_54, i22 %p_cast86" [src/conv1.cpp:27]   --->   Operation 1138 'add' 'empty_56' <Predicate = (!icmp_ln31_7)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1139 [1/1] (0.00ns)   --->   "%p_cast140 = zext i22 %empty_56" [src/conv1.cpp:27]   --->   Operation 1139 'zext' 'p_cast140' <Predicate = (!icmp_ln31_7)> <Delay = 0.00>
ST_145 : Operation 1140 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_7 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast140" [src/conv1.cpp:27]   --->   Operation 1140 'getelementptr' 'conv1_output_ftmap_addr_7' <Predicate = (!icmp_ln31_7)> <Delay = 0.00>
ST_145 : Operation 1141 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_7 = load i22 %conv1_output_ftmap_addr_7" [src/conv1.cpp:40]   --->   Operation 1141 'load' 'conv1_output_ftmap_load_7' <Predicate = (!icmp_ln31_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_145 : Operation 1142 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.2.1" [src/conv1.cpp:30]   --->   Operation 1142 'br' 'br_ln30' <Predicate = (icmp_ln31_7)> <Delay = 0.00>

State 146 <SV = 12> <Delay = 1.23>
ST_146 : Operation 1143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 1143 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1144 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 1144 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1145 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_7 = load i22 %conv1_output_ftmap_addr_7" [src/conv1.cpp:40]   --->   Operation 1145 'load' 'conv1_output_ftmap_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_146 : Operation 1146 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.2.1" [src/conv1.cpp:33]   --->   Operation 1146 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 147 <SV = 13> <Delay = 6.43>
ST_147 : Operation 1147 [1/1] (0.00ns)   --->   "%f1h_7 = phi i4 %add_ln33_8, void %for.inc55.2.1, i4 0, void %VITIS_LOOP_33_7.2.1.split" [src/conv1.cpp:33]   --->   Operation 1147 'phi' 'f1h_7' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1148 [1/1] (0.00ns)   --->   "%add54_2_1_lcssa168 = phi i32 %add54_2_1166, void %for.inc55.2.1, i32 %conv1_output_ftmap_load_7, void %VITIS_LOOP_33_7.2.1.split" [src/conv1.cpp:40]   --->   Operation 1148 'phi' 'add54_2_1_lcssa168' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln40_49 = zext i4 %f1h_7" [src/conv1.cpp:40]   --->   Operation 1149 'zext' 'zext_ln40_49' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1150 [1/1] (0.79ns)   --->   "%add_ln40_35 = add i11 %add_ln40_21, i11 %zext_ln40_49" [src/conv1.cpp:40]   --->   Operation 1150 'add' 'add_ln40_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln40_50 = zext i11 %add_ln40_35" [src/conv1.cpp:40]   --->   Operation 1151 'zext' 'zext_ln40_50' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln40_7 = trunc i11 %add_ln40_35" [src/conv1.cpp:40]   --->   Operation 1152 'trunc' 'trunc_ln40_7' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1153 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_7, i3 0" [src/conv1.cpp:40]   --->   Operation 1153 'bitconcatenate' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1154 [1/1] (0.82ns)   --->   "%add_ln40_36 = add i13 %p_shl16, i13 %zext_ln40_50" [src/conv1.cpp:40]   --->   Operation 1154 'add' 'add_ln40_36' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i4 %f1h_7" [src/conv1.cpp:33]   --->   Operation 1155 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1156 [1/1] (0.79ns)   --->   "%icmp_ln33_8 = icmp_eq  i4 %f1h_7, i4 9" [src/conv1.cpp:33]   --->   Operation 1156 'icmp' 'icmp_ln33_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1157 [1/1] (0.79ns)   --->   "%add_ln33_8 = add i4 %f1h_7, i4 1" [src/conv1.cpp:33]   --->   Operation 1157 'add' 'add_ln33_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1158 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_8, void %VITIS_LOOP_34_8.2.1.split, void %for.end57.2.1" [src/conv1.cpp:33]   --->   Operation 1158 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 1159 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_147 : Operation 1160 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 1160 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_147 : Operation 1161 [1/1] (0.76ns)   --->   "%tmp11 = add i8 %zext_ln33_4, i8 166" [src/conv1.cpp:33]   --->   Operation 1161 'add' 'tmp11' <Predicate = (!icmp_ln33_8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i8 %tmp11" [src/conv1.cpp:33]   --->   Operation 1162 'zext' 'tmp11_cast' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_147 : Operation 1163 [1/1] (0.76ns)   --->   "%empty_57 = add i9 %tmp11_cast, i9 %zext_ln30_8" [src/conv1.cpp:33]   --->   Operation 1163 'add' 'empty_57' <Predicate = (!icmp_ln33_8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1164 [1/1] (0.77ns)   --->   "%icmp_ln84_4 = icmp_ugt  i9 %empty_57, i9 254" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1164 'icmp' 'icmp_ln84_4' <Predicate = (!icmp_ln33_8)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1165 [1/1] (0.76ns)   --->   "%add_ln84_1 = add i8 %tmp11, i8 %zext_ln30_9" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1165 'add' 'add_ln84_1' <Predicate = (!icmp_ln33_8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1166 [1/1] (0.39ns)   --->   "%yPixelClamped_5 = select i1 %icmp_ln84_4, i8 254, i8 %add_ln84_1" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1166 'select' 'yPixelClamped_5' <Predicate = (!icmp_ln33_8)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln40_53 = zext i8 %yPixelClamped_5" [src/conv1.cpp:40]   --->   Operation 1167 'zext' 'zext_ln40_53' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_147 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_5, i8 0" [src/conv1.cpp:40]   --->   Operation 1168 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_147 : Operation 1169 [1/1] (0.85ns)   --->   "%sub_ln40_7 = sub i16 %tmp_48, i16 %zext_ln40_53" [src/conv1.cpp:40]   --->   Operation 1169 'sub' 'sub_ln40_7' <Predicate = (!icmp_ln33_8)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1170 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.2.1" [src/conv1.cpp:34]   --->   Operation 1170 'br' 'br_ln34' <Predicate = (!icmp_ln33_8)> <Delay = 0.42>
ST_147 : [1/1] (0.79ns)   --->   Input mux for Operation 1171 '%add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50'
ST_147 : Operation 1171 [4/4] (5.64ns)   --->   "%add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50" [src/conv1.cpp:45]   --->   Operation 1171 'fadd' 'add68_2_1' <Predicate = (icmp_ln33_8)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 14> <Delay = 3.63>
ST_148 : Operation 1172 [1/1] (0.00ns)   --->   "%f1w_7 = phi i4 %add_ln34_7, void %for.inc.2.1.split, i4 0, void %VITIS_LOOP_34_8.2.1.split" [src/conv1.cpp:34]   --->   Operation 1172 'phi' 'f1w_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1173 [1/1] (0.00ns)   --->   "%add54_2_1166 = phi i32 %add54_2_1, void %for.inc.2.1.split, i32 %add54_2_1_lcssa168, void %VITIS_LOOP_34_8.2.1.split" [src/conv1.cpp:40]   --->   Operation 1173 'phi' 'add54_2_1166' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln40_57 = zext i4 %f1w_7" [src/conv1.cpp:40]   --->   Operation 1174 'zext' 'zext_ln40_57' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1175 [1/1] (0.82ns)   --->   "%add_ln40_41 = add i13 %add_ln40_36, i13 %zext_ln40_57" [src/conv1.cpp:40]   --->   Operation 1175 'add' 'add_ln40_41' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln40_58 = zext i13 %add_ln40_41" [src/conv1.cpp:40]   --->   Operation 1176 'zext' 'zext_ln40_58' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1177 [1/1] (0.00ns)   --->   "%conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_58" [src/conv1.cpp:40]   --->   Operation 1177 'getelementptr' 'conv1_weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %f1w_7" [src/conv1.cpp:34]   --->   Operation 1178 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1179 [1/1] (0.79ns)   --->   "%icmp_ln34_7 = icmp_eq  i4 %f1w_7, i4 9" [src/conv1.cpp:34]   --->   Operation 1179 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1180 [1/1] (0.79ns)   --->   "%add_ln34_7 = add i4 %f1w_7, i4 1" [src/conv1.cpp:34]   --->   Operation 1180 'add' 'add_ln34_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_7, void %for.inc.2.1.split, void %for.inc55.2.1" [src/conv1.cpp:34]   --->   Operation 1181 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1182 [1/1] (0.77ns)   --->   "%add_ln38_14 = add i7 %zext_ln34, i7 81" [src/conv1.cpp:38]   --->   Operation 1182 'add' 'add_ln38_14' <Predicate = (!icmp_ln34_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i7 %add_ln38_14" [src/conv1.cpp:38]   --->   Operation 1183 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln34_7)> <Delay = 0.00>
ST_148 : Operation 1184 [1/1] (0.77ns)   --->   "%add_ln38_15 = add i8 %zext_ln38_4, i8 %zext_ln31_9" [src/conv1.cpp:38]   --->   Operation 1184 'add' 'add_ln38_15' <Predicate = (!icmp_ln34_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln40_60 = zext i8 %add_ln38_15" [src/conv1.cpp:40]   --->   Operation 1185 'zext' 'zext_ln40_60' <Predicate = (!icmp_ln34_7)> <Delay = 0.00>
ST_148 : Operation 1186 [1/1] (0.85ns)   --->   "%add_ln40_42 = add i16 %sub_ln40_7, i16 %zext_ln40_60" [src/conv1.cpp:40]   --->   Operation 1186 'add' 'add_ln40_42' <Predicate = (!icmp_ln34_7)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln40_61 = zext i16 %add_ln40_42" [src/conv1.cpp:40]   --->   Operation 1187 'zext' 'zext_ln40_61' <Predicate = (!icmp_ln34_7)> <Delay = 0.00>
ST_148 : Operation 1188 [1/1] (0.00ns)   --->   "%input_ftmap_addr_7 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_61" [src/conv1.cpp:40]   --->   Operation 1188 'getelementptr' 'input_ftmap_addr_7' <Predicate = (!icmp_ln34_7)> <Delay = 0.00>
ST_148 : Operation 1189 [2/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:40]   --->   Operation 1189 'load' 'conv1_weights_load_7' <Predicate = (!icmp_ln34_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_148 : Operation 1190 [2/2] (1.23ns)   --->   "%input_ftmap_load_7 = load i16 %input_ftmap_addr_7" [src/conv1.cpp:40]   --->   Operation 1190 'load' 'input_ftmap_load_7' <Predicate = (!icmp_ln34_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_148 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.2.1" [src/conv1.cpp:33]   --->   Operation 1191 'br' 'br_ln33' <Predicate = (icmp_ln34_7)> <Delay = 0.00>

State 149 <SV = 15> <Delay = 1.23>
ST_149 : Operation 1192 [1/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:40]   --->   Operation 1192 'load' 'conv1_weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_149 : Operation 1193 [1/2] (1.23ns)   --->   "%input_ftmap_load_7 = load i16 %input_ftmap_addr_7" [src/conv1.cpp:40]   --->   Operation 1193 'load' 'input_ftmap_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 150 <SV = 16> <Delay = 7.01>
ST_150 : Operation 1194 [1/1] (0.00ns)   --->   "%bitcast_ln40_14 = bitcast i32 %conv1_weights_load_7" [src/conv1.cpp:40]   --->   Operation 1194 'bitcast' 'bitcast_ln40_14' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1195 [1/1] (0.00ns)   --->   "%bitcast_ln40_15 = bitcast i32 %input_ftmap_load_7" [src/conv1.cpp:40]   --->   Operation 1195 'bitcast' 'bitcast_ln40_15' <Predicate = true> <Delay = 0.00>
ST_150 : [1/1] (0.73ns)   --->   Input mux for Operation 1196 '%mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15'
ST_150 : Operation 1196 [3/3] (6.27ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15" [src/conv1.cpp:40]   --->   Operation 1196 'fmul' 'mul_2_1' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 17> <Delay = 7.01>
ST_151 : Operation 1197 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15" [src/conv1.cpp:40]   --->   Operation 1197 'fmul' 'mul_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 18> <Delay = 7.01>
ST_152 : Operation 1198 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln40_14, i32 %bitcast_ln40_15" [src/conv1.cpp:40]   --->   Operation 1198 'fmul' 'mul_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 19> <Delay = 6.43>
ST_153 : [1/1] (0.79ns)   --->   Input mux for Operation 1199 '%add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1'
ST_153 : Operation 1199 [4/4] (5.64ns)   --->   "%add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1" [src/conv1.cpp:40]   --->   Operation 1199 'fadd' 'add54_2_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 20> <Delay = 6.43>
ST_154 : Operation 1200 [3/4] (6.43ns)   --->   "%add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1" [src/conv1.cpp:40]   --->   Operation 1200 'fadd' 'add54_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 21> <Delay = 6.43>
ST_155 : Operation 1201 [2/4] (6.43ns)   --->   "%add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1" [src/conv1.cpp:40]   --->   Operation 1201 'fadd' 'add54_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 22> <Delay = 6.43>
ST_156 : Operation 1202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 1202 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1203 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 1203 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1204 [1/4] (6.43ns)   --->   "%add54_2_1 = fadd i32 %add54_2_1166, i32 %mul_2_1" [src/conv1.cpp:40]   --->   Operation 1204 'fadd' 'add54_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1205 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.2.1" [src/conv1.cpp:34]   --->   Operation 1205 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 157 <SV = 14> <Delay = 6.43>
ST_157 : Operation 1206 [3/4] (6.43ns)   --->   "%add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50" [src/conv1.cpp:45]   --->   Operation 1206 'fadd' 'add68_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 15> <Delay = 6.43>
ST_158 : Operation 1207 [2/4] (6.43ns)   --->   "%add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50" [src/conv1.cpp:45]   --->   Operation 1207 'fadd' 'add68_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 16> <Delay = 6.43>
ST_159 : Operation 1208 [1/4] (6.43ns)   --->   "%add68_2_1 = fadd i32 %add54_2_1_lcssa168, i32 %empty_50" [src/conv1.cpp:45]   --->   Operation 1208 'fadd' 'add68_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 17> <Delay = 2.78>
ST_160 : [1/1] (0.75ns)   --->   Input mux for Operation 1209 '%tmp_15 = fcmp_olt  i32 %add68_2_1, i32 0'
ST_160 : Operation 1209 [2/2] (2.02ns)   --->   "%tmp_15 = fcmp_olt  i32 %add68_2_1, i32 0" [src/conv1.cpp:46]   --->   Operation 1209 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 18> <Delay = 4.46>
ST_161 : Operation 1210 [1/1] (0.00ns)   --->   "%bitcast_ln46_7 = bitcast i32 %add68_2_1" [src/conv1.cpp:46]   --->   Operation 1210 'bitcast' 'bitcast_ln46_7' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_7, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 1211 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln46_7 = trunc i32 %bitcast_ln46_7" [src/conv1.cpp:46]   --->   Operation 1212 'trunc' 'trunc_ln46_7' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1213 [1/1] (0.76ns)   --->   "%icmp_ln46_14 = icmp_ne  i8 %tmp_14, i8 255" [src/conv1.cpp:46]   --->   Operation 1213 'icmp' 'icmp_ln46_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1214 [1/1] (0.92ns)   --->   "%icmp_ln46_15 = icmp_eq  i23 %trunc_ln46_7, i23 0" [src/conv1.cpp:46]   --->   Operation 1214 'icmp' 'icmp_ln46_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%or_ln46_7 = or i1 %icmp_ln46_15, i1 %icmp_ln46_14" [src/conv1.cpp:46]   --->   Operation 1215 'or' 'or_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1216 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_olt  i32 %add68_2_1, i32 0" [src/conv1.cpp:46]   --->   Operation 1216 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%and_ln46_7 = and i1 %or_ln46_7, i1 %tmp_15" [src/conv1.cpp:46]   --->   Operation 1217 'and' 'and_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1218 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_7 = select i1 %and_ln46_7, i32 0, i32 %add68_2_1" [src/conv1.cpp:46]   --->   Operation 1218 'select' 'select_ln46_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1219 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_7, i22 %conv1_output_ftmap_addr_7" [src/conv1.cpp:45]   --->   Operation 1219 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_161 : Operation 1220 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.2.1" [src/conv1.cpp:31]   --->   Operation 1220 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 162 <SV = 9> <Delay = 1.23>
ST_162 : Operation 1221 [1/1] (0.00ns)   --->   "%n1_17 = load i7 %n1_8" [src/conv1.cpp:27]   --->   Operation 1221 'load' 'n1_17' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i7 %n1_17" [src/conv1.cpp:27]   --->   Operation 1222 'zext' 'zext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1223 [1/1] (0.00ns)   --->   "%n1_8_cast79 = zext i7 %n1_17" [src/conv1.cpp:27]   --->   Operation 1223 'zext' 'n1_8_cast79' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1224 [1/1] (0.00ns)   --->   "%n1_8_cast = zext i7 %n1_17" [src/conv1.cpp:27]   --->   Operation 1224 'zext' 'n1_8_cast' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_17, i8 0" [src/conv1.cpp:27]   --->   Operation 1225 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i15 %tmp_44" [src/conv1.cpp:27]   --->   Operation 1226 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1227 [1/1] (0.84ns)   --->   "%empty_58 = sub i16 %tmp_54_cast, i16 %n1_8_cast" [src/conv1.cpp:27]   --->   Operation 1227 'sub' 'empty_58' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_17, i3 0" [src/conv1.cpp:40]   --->   Operation 1228 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln40_34 = zext i10 %tmp_45" [src/conv1.cpp:40]   --->   Operation 1229 'zext' 'zext_ln40_34' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1230 [1/1] (0.78ns)   --->   "%add_ln40_26 = add i11 %zext_ln40_34, i11 %n1_8_cast79" [src/conv1.cpp:40]   --->   Operation 1230 'add' 'add_ln40_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1231 [1/1] (0.77ns)   --->   "%icmp_ln27_8 = icmp_eq  i7 %n1_17, i7 64" [src/conv1.cpp:27]   --->   Operation 1231 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1232 [1/1] (0.77ns)   --->   "%add_ln27_8 = add i7 %n1_17, i7 1" [src/conv1.cpp:27]   --->   Operation 1232 'add' 'add_ln27_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1233 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_8, void %VITIS_LOOP_30_5.2.2.split, void %for.inc103.2.2" [src/conv1.cpp:27]   --->   Operation 1233 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1234 [1/1] (0.00ns)   --->   "%conv1_biases_addr_8 = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln27_8" [src/conv1.cpp:27]   --->   Operation 1234 'getelementptr' 'conv1_biases_addr_8' <Predicate = (!icmp_ln27_8)> <Delay = 0.00>
ST_162 : Operation 1235 [2/2] (1.23ns)   --->   "%conv1_biases_load_8 = load i6 %conv1_biases_addr_8" [src/conv1.cpp:27]   --->   Operation 1235 'load' 'conv1_biases_load_8' <Predicate = (!icmp_ln27_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_162 : Operation 1236 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [src/conv1.cpp:166]   --->   Operation 1236 'ret' 'ret_ln166' <Predicate = (icmp_ln27_8)> <Delay = 0.00>

State 163 <SV = 10> <Delay = 1.23>
ST_163 : Operation 1237 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:27]   --->   Operation 1237 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1238 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 1238 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1239 [1/2] (1.23ns)   --->   "%conv1_biases_load_8 = load i6 %conv1_biases_addr_8" [src/conv1.cpp:27]   --->   Operation 1239 'load' 'conv1_biases_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_163 : Operation 1240 [1/1] (0.00ns)   --->   "%empty_59 = bitcast i32 %conv1_biases_load_8" [src/conv1.cpp:27]   --->   Operation 1240 'bitcast' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1241 [1/1] (0.42ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.2.2" [src/conv1.cpp:30]   --->   Operation 1241 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 164 <SV = 11> <Delay = 2.53>
ST_164 : Operation 1242 [1/1] (0.00ns)   --->   "%th_8 = phi i7 %add_ln30_9, void %for.inc97.2.2, i7 0, void %VITIS_LOOP_30_5.2.2.split" [src/conv1.cpp:30]   --->   Operation 1242 'phi' 'th_8' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i7 %th_8" [src/conv1.cpp:30]   --->   Operation 1243 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i7 %th_8" [src/conv1.cpp:30]   --->   Operation 1244 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1245 [1/1] (0.77ns)   --->   "%icmp_ln30_8 = icmp_eq  i7 %th_8, i7 85" [src/conv1.cpp:30]   --->   Operation 1245 'icmp' 'icmp_ln30_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1246 [1/1] (0.77ns)   --->   "%add_ln30_9 = add i7 %th_8, i7 1" [src/conv1.cpp:30]   --->   Operation 1246 'add' 'add_ln30_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1247 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_8, void %VITIS_LOOP_31_6.2.2.split, void %for.inc100.2.2" [src/conv1.cpp:30]   --->   Operation 1247 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1248 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:30]   --->   Operation 1248 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30_8)> <Delay = 0.00>
ST_164 : Operation 1249 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:30]   --->   Operation 1249 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30_8)> <Delay = 0.00>
ST_164 : Operation 1250 [1/1] (0.76ns)   --->   "%empty_60 = add i8 %zext_ln30_11, i8 170" [src/conv1.cpp:30]   --->   Operation 1250 'add' 'empty_60' <Predicate = (!icmp_ln30_8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1251 [1/1] (0.00ns)   --->   "%p_cast84 = zext i8 %empty_60" [src/conv1.cpp:30]   --->   Operation 1251 'zext' 'p_cast84' <Predicate = (!icmp_ln30_8)> <Delay = 0.00>
ST_164 : Operation 1252 [1/1] (0.85ns)   --->   "%empty_61 = add i16 %empty_58, i16 %p_cast84" [src/conv1.cpp:27]   --->   Operation 1252 'add' 'empty_61' <Predicate = (!icmp_ln30_8)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1253 [1/1] (0.00ns)   --->   "%p_cast85 = zext i16 %empty_61" [src/conv1.cpp:27]   --->   Operation 1253 'zext' 'p_cast85' <Predicate = (!icmp_ln30_8)> <Delay = 0.00>
ST_164 : Operation 1254 [1/1] (0.00ns)   --->   "%empty_62 = trunc i16 %empty_61" [src/conv1.cpp:27]   --->   Operation 1254 'trunc' 'empty_62' <Predicate = (!icmp_ln30_8)> <Delay = 0.00>
ST_164 : Operation 1255 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_62, i8 0" [src/conv1.cpp:27]   --->   Operation 1255 'bitconcatenate' 'p_shl15' <Predicate = (!icmp_ln30_8)> <Delay = 0.00>
ST_164 : Operation 1256 [1/1] (0.91ns)   --->   "%empty_63 = sub i22 %p_shl15, i22 %p_cast85" [src/conv1.cpp:27]   --->   Operation 1256 'sub' 'empty_63' <Predicate = (!icmp_ln30_8)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1257 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.2.2" [src/conv1.cpp:31]   --->   Operation 1257 'br' 'br_ln31' <Predicate = (!icmp_ln30_8)> <Delay = 0.42>
ST_164 : Operation 1258 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln27_8, i7 %n1_8" [src/conv1.cpp:27]   --->   Operation 1258 'store' 'store_ln27' <Predicate = (icmp_ln30_8)> <Delay = 0.42>
ST_164 : Operation 1259 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_5.2.2" [src/conv1.cpp:27]   --->   Operation 1259 'br' 'br_ln27' <Predicate = (icmp_ln30_8)> <Delay = 0.00>

State 165 <SV = 12> <Delay = 2.91>
ST_165 : Operation 1260 [1/1] (0.00ns)   --->   "%tw_8 = phi i7 %add_ln31_8, void %for.end57.2.2, i7 0, void %VITIS_LOOP_31_6.2.2.split" [src/conv1.cpp:38]   --->   Operation 1260 'phi' 'tw_8' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i7 %tw_8" [src/conv1.cpp:31]   --->   Operation 1261 'zext' 'zext_ln31_10' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i7 %tw_8" [src/conv1.cpp:31]   --->   Operation 1262 'zext' 'zext_ln31_11' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1263 [1/1] (0.77ns)   --->   "%icmp_ln31_8 = icmp_eq  i7 %tw_8, i7 85" [src/conv1.cpp:31]   --->   Operation 1263 'icmp' 'icmp_ln31_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1264 [1/1] (0.77ns)   --->   "%add_ln31_8 = add i7 %tw_8, i7 1" [src/conv1.cpp:31]   --->   Operation 1264 'add' 'add_ln31_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1265 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_8, void %VITIS_LOOP_33_7.2.2.split, void %for.inc97.2.2" [src/conv1.cpp:31]   --->   Operation 1265 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1266 [1/1] (0.76ns)   --->   "%empty_64 = add i8 %zext_ln31_11, i8 170" [src/conv1.cpp:31]   --->   Operation 1266 'add' 'empty_64' <Predicate = (!icmp_ln31_8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1267 [1/1] (0.00ns)   --->   "%p_cast87 = zext i8 %empty_64" [src/conv1.cpp:31]   --->   Operation 1267 'zext' 'p_cast87' <Predicate = (!icmp_ln31_8)> <Delay = 0.00>
ST_165 : Operation 1268 [1/1] (0.91ns)   --->   "%empty_65 = add i22 %empty_63, i22 %p_cast87" [src/conv1.cpp:27]   --->   Operation 1268 'add' 'empty_65' <Predicate = (!icmp_ln31_8)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1269 [1/1] (0.00ns)   --->   "%p_cast144 = zext i22 %empty_65" [src/conv1.cpp:27]   --->   Operation 1269 'zext' 'p_cast144' <Predicate = (!icmp_ln31_8)> <Delay = 0.00>
ST_165 : Operation 1270 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_8 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast144" [src/conv1.cpp:27]   --->   Operation 1270 'getelementptr' 'conv1_output_ftmap_addr_8' <Predicate = (!icmp_ln31_8)> <Delay = 0.00>
ST_165 : Operation 1271 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_8 = load i22 %conv1_output_ftmap_addr_8" [src/conv1.cpp:40]   --->   Operation 1271 'load' 'conv1_output_ftmap_load_8' <Predicate = (!icmp_ln31_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_165 : Operation 1272 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_6.2.2" [src/conv1.cpp:30]   --->   Operation 1272 'br' 'br_ln30' <Predicate = (icmp_ln31_8)> <Delay = 0.00>

State 166 <SV = 13> <Delay = 1.23>
ST_166 : Operation 1273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 1273 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1274 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:31]   --->   Operation 1274 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1275 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_8 = load i22 %conv1_output_ftmap_addr_8" [src/conv1.cpp:40]   --->   Operation 1275 'load' 'conv1_output_ftmap_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_166 : Operation 1276 [1/1] (0.42ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.2.2" [src/conv1.cpp:33]   --->   Operation 1276 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 167 <SV = 14> <Delay = 6.43>
ST_167 : Operation 1277 [1/1] (0.00ns)   --->   "%f1h_8 = phi i4 %add_ln33_9, void %for.inc55.2.2, i4 0, void %VITIS_LOOP_33_7.2.2.split" [src/conv1.cpp:33]   --->   Operation 1277 'phi' 'f1h_8' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1278 [1/1] (0.00ns)   --->   "%add54_2_2_lcssa165 = phi i32 %add54_2_2163, void %for.inc55.2.2, i32 %conv1_output_ftmap_load_8, void %VITIS_LOOP_33_7.2.2.split" [src/conv1.cpp:40]   --->   Operation 1278 'phi' 'add54_2_2_lcssa165' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln40_55 = zext i4 %f1h_8" [src/conv1.cpp:40]   --->   Operation 1279 'zext' 'zext_ln40_55' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1280 [1/1] (0.79ns)   --->   "%add_ln40_39 = add i11 %add_ln40_26, i11 %zext_ln40_55" [src/conv1.cpp:40]   --->   Operation 1280 'add' 'add_ln40_39' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln40_56 = zext i11 %add_ln40_39" [src/conv1.cpp:40]   --->   Operation 1281 'zext' 'zext_ln40_56' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln40_8 = trunc i11 %add_ln40_39" [src/conv1.cpp:40]   --->   Operation 1282 'trunc' 'trunc_ln40_8' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1283 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40_8, i3 0" [src/conv1.cpp:40]   --->   Operation 1283 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1284 [1/1] (0.82ns)   --->   "%add_ln40_40 = add i13 %p_shl17, i13 %zext_ln40_56" [src/conv1.cpp:40]   --->   Operation 1284 'add' 'add_ln40_40' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i4 %f1h_8" [src/conv1.cpp:33]   --->   Operation 1285 'zext' 'zext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1286 [1/1] (0.79ns)   --->   "%icmp_ln33_9 = icmp_eq  i4 %f1h_8, i4 9" [src/conv1.cpp:33]   --->   Operation 1286 'icmp' 'icmp_ln33_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1287 [1/1] (0.79ns)   --->   "%add_ln33_9 = add i4 %f1h_8, i4 1" [src/conv1.cpp:33]   --->   Operation 1287 'add' 'add_ln33_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1288 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_9, void %VITIS_LOOP_34_8.2.2.split, void %for.end57.2.2" [src/conv1.cpp:33]   --->   Operation 1288 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1289 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:33]   --->   Operation 1289 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_167 : Operation 1290 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:33]   --->   Operation 1290 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_167 : Operation 1291 [1/1] (0.76ns)   --->   "%tmp14 = add i8 %zext_ln33_5, i8 166" [src/conv1.cpp:33]   --->   Operation 1291 'add' 'tmp14' <Predicate = (!icmp_ln33_9)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i8 %tmp14" [src/conv1.cpp:33]   --->   Operation 1292 'zext' 'tmp14_cast' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_167 : Operation 1293 [1/1] (0.76ns)   --->   "%empty_66 = add i9 %tmp14_cast, i9 %zext_ln30_10" [src/conv1.cpp:33]   --->   Operation 1293 'add' 'empty_66' <Predicate = (!icmp_ln33_9)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1294 [1/1] (0.77ns)   --->   "%icmp_ln84_5 = icmp_ugt  i9 %empty_66, i9 254" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1294 'icmp' 'icmp_ln84_5' <Predicate = (!icmp_ln33_9)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1295 [1/1] (0.76ns)   --->   "%add_ln84_2 = add i8 %tmp14, i8 %zext_ln30_11" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1295 'add' 'add_ln84_2' <Predicate = (!icmp_ln33_9)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1296 [1/1] (0.39ns)   --->   "%yPixelClamped_6 = select i1 %icmp_ln84_5, i8 254, i8 %add_ln84_2" [src/util.cpp:84->src/conv1.cpp:37]   --->   Operation 1296 'select' 'yPixelClamped_6' <Predicate = (!icmp_ln33_9)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln40_59 = zext i8 %yPixelClamped_6" [src/conv1.cpp:40]   --->   Operation 1297 'zext' 'zext_ln40_59' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_167 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_6, i8 0" [src/conv1.cpp:40]   --->   Operation 1298 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_167 : Operation 1299 [1/1] (0.85ns)   --->   "%sub_ln40_8 = sub i16 %tmp_50, i16 %zext_ln40_59" [src/conv1.cpp:40]   --->   Operation 1299 'sub' 'sub_ln40_8' <Predicate = (!icmp_ln33_9)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1300 [1/1] (0.42ns)   --->   "%br_ln34 = br void %for.inc.2.2" [src/conv1.cpp:34]   --->   Operation 1300 'br' 'br_ln34' <Predicate = (!icmp_ln33_9)> <Delay = 0.42>
ST_167 : [1/1] (0.79ns)   --->   Input mux for Operation 1301 '%add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59'
ST_167 : Operation 1301 [4/4] (5.64ns)   --->   "%add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59" [src/conv1.cpp:45]   --->   Operation 1301 'fadd' 'add68_2_2' <Predicate = (icmp_ln33_9)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 15> <Delay = 4.39>
ST_168 : Operation 1302 [1/1] (0.00ns)   --->   "%f1w_8 = phi i4 %add_ln34_8, void %for.inc.2.2.split, i4 0, void %VITIS_LOOP_34_8.2.2.split" [src/conv1.cpp:38]   --->   Operation 1302 'phi' 'f1w_8' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1303 [1/1] (0.00ns)   --->   "%add54_2_2163 = phi i32 %add54_2_2, void %for.inc.2.2.split, i32 %add54_2_2_lcssa165, void %VITIS_LOOP_34_8.2.2.split" [src/conv1.cpp:40]   --->   Operation 1303 'phi' 'add54_2_2163' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln40_62 = zext i4 %f1w_8" [src/conv1.cpp:40]   --->   Operation 1304 'zext' 'zext_ln40_62' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1305 [1/1] (0.82ns)   --->   "%add_ln40_43 = add i13 %add_ln40_40, i13 %zext_ln40_62" [src/conv1.cpp:40]   --->   Operation 1305 'add' 'add_ln40_43' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln40_63 = zext i13 %add_ln40_43" [src/conv1.cpp:40]   --->   Operation 1306 'zext' 'zext_ln40_63' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1307 [1/1] (0.00ns)   --->   "%conv1_weights_addr_8 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_63" [src/conv1.cpp:40]   --->   Operation 1307 'getelementptr' 'conv1_weights_addr_8' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln34_15 = zext i4 %f1w_8" [src/conv1.cpp:34]   --->   Operation 1308 'zext' 'zext_ln34_15' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1309 [1/1] (0.79ns)   --->   "%icmp_ln34_8 = icmp_eq  i4 %f1w_8, i4 9" [src/conv1.cpp:34]   --->   Operation 1309 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1310 [1/1] (0.79ns)   --->   "%add_ln34_8 = add i4 %f1w_8, i4 1" [src/conv1.cpp:34]   --->   Operation 1310 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1311 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_8, void %for.inc.2.2.split, void %for.inc55.2.2" [src/conv1.cpp:34]   --->   Operation 1311 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1312 [1/1] (0.76ns)   --->   "%add_ln38_16 = add i8 %zext_ln34_15, i8 166" [src/conv1.cpp:38]   --->   Operation 1312 'add' 'add_ln38_16' <Predicate = (!icmp_ln34_8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i8 %add_ln38_16" [src/conv1.cpp:38]   --->   Operation 1313 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln34_8)> <Delay = 0.00>
ST_168 : Operation 1314 [1/1] (0.76ns)   --->   "%add_ln38_17 = add i9 %zext_ln38_5, i9 %zext_ln31_10" [src/conv1.cpp:38]   --->   Operation 1314 'add' 'add_ln38_17' <Predicate = (!icmp_ln34_8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1315 [1/1] (0.77ns)   --->   "%icmp_ln84_6 = icmp_ugt  i9 %add_ln38_17, i9 254" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 1315 'icmp' 'icmp_ln84_6' <Predicate = (!icmp_ln34_8)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_44)   --->   "%xPixelClamped_6 = select i1 %icmp_ln84_6, i9 254, i9 %add_ln38_17" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 1316 'select' 'xPixelClamped_6' <Predicate = (!icmp_ln34_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1317 [2/2] (1.23ns)   --->   "%conv1_weights_load_8 = load i13 %conv1_weights_addr_8" [src/conv1.cpp:40]   --->   Operation 1317 'load' 'conv1_weights_load_8' <Predicate = (!icmp_ln34_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_168 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_44)   --->   "%zext_ln40_64 = zext i9 %xPixelClamped_6" [src/conv1.cpp:40]   --->   Operation 1318 'zext' 'zext_ln40_64' <Predicate = (!icmp_ln34_8)> <Delay = 0.00>
ST_168 : Operation 1319 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_44 = add i16 %sub_ln40_8, i16 %zext_ln40_64" [src/conv1.cpp:40]   --->   Operation 1319 'add' 'add_ln40_44' <Predicate = (!icmp_ln34_8)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln40_65 = zext i16 %add_ln40_44" [src/conv1.cpp:40]   --->   Operation 1320 'zext' 'zext_ln40_65' <Predicate = (!icmp_ln34_8)> <Delay = 0.00>
ST_168 : Operation 1321 [1/1] (0.00ns)   --->   "%input_ftmap_addr_8 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_65" [src/conv1.cpp:40]   --->   Operation 1321 'getelementptr' 'input_ftmap_addr_8' <Predicate = (!icmp_ln34_8)> <Delay = 0.00>
ST_168 : Operation 1322 [2/2] (1.23ns)   --->   "%input_ftmap_load_8 = load i16 %input_ftmap_addr_8" [src/conv1.cpp:40]   --->   Operation 1322 'load' 'input_ftmap_load_8' <Predicate = (!icmp_ln34_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_168 : Operation 1323 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_8.2.2" [src/conv1.cpp:33]   --->   Operation 1323 'br' 'br_ln33' <Predicate = (icmp_ln34_8)> <Delay = 0.00>

State 169 <SV = 16> <Delay = 1.23>
ST_169 : Operation 1324 [1/2] (1.23ns)   --->   "%conv1_weights_load_8 = load i13 %conv1_weights_addr_8" [src/conv1.cpp:40]   --->   Operation 1324 'load' 'conv1_weights_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_169 : Operation 1325 [1/2] (1.23ns)   --->   "%input_ftmap_load_8 = load i16 %input_ftmap_addr_8" [src/conv1.cpp:40]   --->   Operation 1325 'load' 'input_ftmap_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 170 <SV = 17> <Delay = 7.01>
ST_170 : Operation 1326 [1/1] (0.00ns)   --->   "%bitcast_ln40_16 = bitcast i32 %conv1_weights_load_8" [src/conv1.cpp:40]   --->   Operation 1326 'bitcast' 'bitcast_ln40_16' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln40_17 = bitcast i32 %input_ftmap_load_8" [src/conv1.cpp:40]   --->   Operation 1327 'bitcast' 'bitcast_ln40_17' <Predicate = true> <Delay = 0.00>
ST_170 : [1/1] (0.73ns)   --->   Input mux for Operation 1328 '%mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17'
ST_170 : Operation 1328 [3/3] (6.27ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17" [src/conv1.cpp:40]   --->   Operation 1328 'fmul' 'mul_2_2' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 18> <Delay = 7.01>
ST_171 : Operation 1329 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17" [src/conv1.cpp:40]   --->   Operation 1329 'fmul' 'mul_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 19> <Delay = 7.01>
ST_172 : Operation 1330 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln40_16, i32 %bitcast_ln40_17" [src/conv1.cpp:40]   --->   Operation 1330 'fmul' 'mul_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 20> <Delay = 6.43>
ST_173 : [1/1] (0.79ns)   --->   Input mux for Operation 1331 '%add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2'
ST_173 : Operation 1331 [4/4] (5.64ns)   --->   "%add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2" [src/conv1.cpp:40]   --->   Operation 1331 'fadd' 'add54_2_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 21> <Delay = 6.43>
ST_174 : Operation 1332 [3/4] (6.43ns)   --->   "%add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2" [src/conv1.cpp:40]   --->   Operation 1332 'fadd' 'add54_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 22> <Delay = 6.43>
ST_175 : Operation 1333 [2/4] (6.43ns)   --->   "%add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2" [src/conv1.cpp:40]   --->   Operation 1333 'fadd' 'add54_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 23> <Delay = 6.43>
ST_176 : Operation 1334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 1334 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1335 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:34]   --->   Operation 1335 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1336 [1/4] (6.43ns)   --->   "%add54_2_2 = fadd i32 %add54_2_2163, i32 %mul_2_2" [src/conv1.cpp:40]   --->   Operation 1336 'fadd' 'add54_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1337 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.2.2" [src/conv1.cpp:34]   --->   Operation 1337 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 177 <SV = 15> <Delay = 6.43>
ST_177 : Operation 1338 [3/4] (6.43ns)   --->   "%add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59" [src/conv1.cpp:45]   --->   Operation 1338 'fadd' 'add68_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 16> <Delay = 6.43>
ST_178 : Operation 1339 [2/4] (6.43ns)   --->   "%add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59" [src/conv1.cpp:45]   --->   Operation 1339 'fadd' 'add68_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 17> <Delay = 6.43>
ST_179 : Operation 1340 [1/4] (6.43ns)   --->   "%add68_2_2 = fadd i32 %add54_2_2_lcssa165, i32 %empty_59" [src/conv1.cpp:45]   --->   Operation 1340 'fadd' 'add68_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 18> <Delay = 2.78>
ST_180 : [1/1] (0.75ns)   --->   Input mux for Operation 1341 '%tmp_17 = fcmp_olt  i32 %add68_2_2, i32 0'
ST_180 : Operation 1341 [2/2] (2.02ns)   --->   "%tmp_17 = fcmp_olt  i32 %add68_2_2, i32 0" [src/conv1.cpp:46]   --->   Operation 1341 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 19> <Delay = 4.46>
ST_181 : Operation 1342 [1/1] (0.00ns)   --->   "%bitcast_ln46_8 = bitcast i32 %add68_2_2" [src/conv1.cpp:46]   --->   Operation 1342 'bitcast' 'bitcast_ln46_8' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln46_8, i32 23, i32 30" [src/conv1.cpp:46]   --->   Operation 1343 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln46_8 = trunc i32 %bitcast_ln46_8" [src/conv1.cpp:46]   --->   Operation 1344 'trunc' 'trunc_ln46_8' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1345 [1/1] (0.76ns)   --->   "%icmp_ln46_16 = icmp_ne  i8 %tmp_16, i8 255" [src/conv1.cpp:46]   --->   Operation 1345 'icmp' 'icmp_ln46_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1346 [1/1] (0.92ns)   --->   "%icmp_ln46_17 = icmp_eq  i23 %trunc_ln46_8, i23 0" [src/conv1.cpp:46]   --->   Operation 1346 'icmp' 'icmp_ln46_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_8)   --->   "%or_ln46_8 = or i1 %icmp_ln46_17, i1 %icmp_ln46_16" [src/conv1.cpp:46]   --->   Operation 1347 'or' 'or_ln46_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1348 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %add68_2_2, i32 0" [src/conv1.cpp:46]   --->   Operation 1348 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_8)   --->   "%and_ln46_8 = and i1 %or_ln46_8, i1 %tmp_17" [src/conv1.cpp:46]   --->   Operation 1349 'and' 'and_ln46_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1350 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln46_8 = select i1 %and_ln46_8, i32 0, i32 %add68_2_2" [src/conv1.cpp:46]   --->   Operation 1350 'select' 'select_ln46_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 1351 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %select_ln46_8, i22 %conv1_output_ftmap_addr_8" [src/conv1.cpp:45]   --->   Operation 1351 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_181 : Operation 1352 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_7.2.2" [src/conv1.cpp:31]   --->   Operation 1352 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('n1') [5]  (0.000 ns)
	'store' operation ('store_ln27', src/conv1.cpp:27) of constant 0 on local variable 'n1' [9]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [12]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:27) [29]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:27) on array 'conv1_biases' [30]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:27) on array 'conv1_biases' [30]  (1.237 ns)

 <State 4>: 1.767ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30', src/conv1.cpp:30) [34]  (0.000 ns)
	'add' operation ('empty_28', src/conv1.cpp:40) [36]  (0.853 ns)
	'sub' operation ('empty_30', src/conv1.cpp:40) [40]  (0.914 ns)

 <State 5>: 2.151ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:38) with incoming values : ('add_ln31', src/conv1.cpp:31) [50]  (0.000 ns)
	'add' operation ('empty_31', src/conv1.cpp:40) [52]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr', src/conv1.cpp:40) [54]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load', src/conv1.cpp:40) on array 'conv1_output_ftmap' [62]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load', src/conv1.cpp:40) on array 'conv1_output_ftmap' [62]  (1.237 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_lcssa189', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load', src/conv1.cpp:40) ('add1', src/conv1.cpp:40) [66]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add', src/conv1.cpp:45) [120]  (5.643 ns)

 <State 8>: 3.660ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:38) with incoming values : ('add_ln34', src/conv1.cpp:34) [89]  (0.000 ns)
	'add' operation ('add_ln38', src/conv1.cpp:38) [101]  (0.797 ns)
	'add' operation ('add_ln38_1', src/conv1.cpp:38) [103]  (0.773 ns)
	'select' operation ('xPixelClamped', src/util.cpp:83->src/conv1.cpp:38) [105]  (0.000 ns)
	'add' operation ('add_ln40_10', src/conv1.cpp:40) [109]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr', src/conv1.cpp:40) [111]  (0.000 ns)
	'load' operation ('input_ftmap_load', src/conv1.cpp:40) on array 'input_ftmap' [112]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load', src/conv1.cpp:40) on array 'conv1_weights' [106]  (1.237 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul', src/conv1.cpp:40) [114]  (6.277 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:40) [114]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:40) [114]  (7.016 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add1', src/conv1.cpp:40) [115]  (5.643 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1', src/conv1.cpp:40) [115]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1', src/conv1.cpp:40) [115]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1', src/conv1.cpp:40) [115]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:45) [120]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:45) [120]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:45) [120]  (6.437 ns)

 <State 20>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_4', src/conv1.cpp:46) [127]  (2.028 ns)

 <State 21>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', src/conv1.cpp:46) [127]  (2.782 ns)
	'and' operation ('and_ln46', src/conv1.cpp:46) [128]  (0.000 ns)
	'select' operation ('select_ln46', src/conv1.cpp:46) [129]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46', src/conv1.cpp:46 on array 'conv1_output_ftmap' [130]  (1.237 ns)

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [142]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_1', src/conv1.cpp:27) [159]  (0.000 ns)
	'load' operation ('conv1_biases_load_1', src/conv1.cpp:27) on array 'conv1_biases' [160]  (1.237 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_1', src/conv1.cpp:27) on array 'conv1_biases' [160]  (1.237 ns)

 <State 24>: 1.767ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_2', src/conv1.cpp:30) [164]  (0.000 ns)
	'add' operation ('empty_87', src/conv1.cpp:40) [166]  (0.853 ns)
	'sub' operation ('empty_89', src/conv1.cpp:40) [170]  (0.914 ns)

 <State 25>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:31) with incoming values : ('add_ln31_1', src/conv1.cpp:31) [180]  (0.000 ns)
	'add' operation ('empty_90', src/conv1.cpp:31) [188]  (0.765 ns)
	'add' operation ('empty_91', src/conv1.cpp:40) [190]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_1', src/conv1.cpp:40) [192]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_1', src/conv1.cpp:40) on array 'conv1_output_ftmap' [193]  (1.237 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_1', src/conv1.cpp:40) on array 'conv1_output_ftmap' [193]  (1.237 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_167_lcssa186', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_1', src/conv1.cpp:40) ('add54_s', src/conv1.cpp:40) [197]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_s', src/conv1.cpp:45) [250]  (5.643 ns)

 <State 28>: 3.636ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:34) with incoming values : ('add_ln34_1', src/conv1.cpp:34) [220]  (0.000 ns)
	'add' operation ('add_ln38_2', src/conv1.cpp:38) [233]  (0.773 ns)
	'add' operation ('add_ln38_3', src/conv1.cpp:38) [235]  (0.773 ns)
	'add' operation ('add_ln40_15', src/conv1.cpp:40) [237]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_1', src/conv1.cpp:40) [239]  (0.000 ns)
	'load' operation ('input_ftmap_load_1', src/conv1.cpp:40) on array 'input_ftmap' [242]  (1.237 ns)

 <State 29>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_1', src/conv1.cpp:40) on array 'conv1_weights' [240]  (1.237 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_s', src/conv1.cpp:40) [244]  (6.277 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_s', src/conv1.cpp:40) [244]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_s', src/conv1.cpp:40) [244]  (7.016 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_s', src/conv1.cpp:40) [245]  (5.643 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_s', src/conv1.cpp:40) [245]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_s', src/conv1.cpp:40) [245]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_s', src/conv1.cpp:40) [245]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_s', src/conv1.cpp:45) [250]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_s', src/conv1.cpp:45) [250]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_s', src/conv1.cpp:45) [250]  (6.437 ns)

 <State 40>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_6', src/conv1.cpp:46) [257]  (2.028 ns)

 <State 41>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', src/conv1.cpp:46) [257]  (2.782 ns)
	'and' operation ('and_ln46_1', src/conv1.cpp:46) [258]  (0.000 ns)
	'select' operation ('select_ln46_1', src/conv1.cpp:46) [259]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_1', src/conv1.cpp:46 on array 'conv1_output_ftmap' [260]  (1.237 ns)

 <State 42>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [272]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_2', src/conv1.cpp:27) [289]  (0.000 ns)
	'load' operation ('conv1_biases_load_2', src/conv1.cpp:27) on array 'conv1_biases' [290]  (1.237 ns)

 <State 43>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_2', src/conv1.cpp:27) on array 'conv1_biases' [290]  (1.237 ns)

 <State 44>: 1.767ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_3', src/conv1.cpp:30) [294]  (0.000 ns)
	'add' operation ('empty_95', src/conv1.cpp:40) [296]  (0.853 ns)
	'sub' operation ('empty_97', src/conv1.cpp:40) [300]  (0.914 ns)

 <State 45>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:38) with incoming values : ('add_ln31_2', src/conv1.cpp:31) [310]  (0.000 ns)
	'add' operation ('empty_98', src/conv1.cpp:31) [319]  (0.765 ns)
	'add' operation ('empty_99', src/conv1.cpp:40) [321]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_2', src/conv1.cpp:40) [323]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_2', src/conv1.cpp:40) on array 'conv1_output_ftmap' [324]  (1.237 ns)

 <State 46>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_2', src/conv1.cpp:40) on array 'conv1_output_ftmap' [324]  (1.237 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_2134_lcssa183', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_2', src/conv1.cpp:40) ('add54_3', src/conv1.cpp:40) [328]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_3', src/conv1.cpp:45) [383]  (5.643 ns)

 <State 48>: 4.396ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:38) with incoming values : ('add_ln34_2', src/conv1.cpp:34) [351]  (0.000 ns)
	'add' operation ('add_ln38_4', src/conv1.cpp:38) [364]  (0.765 ns)
	'add' operation ('add_ln38_5', src/conv1.cpp:38) [366]  (0.765 ns)
	'icmp' operation ('icmp_ln84', src/util.cpp:84->src/conv1.cpp:38) [367]  (0.776 ns)
	'select' operation ('xPixelClamped', src/util.cpp:84->src/conv1.cpp:38) [368]  (0.000 ns)
	'add' operation ('add_ln40_20', src/conv1.cpp:40) [372]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_2', src/conv1.cpp:40) [374]  (0.000 ns)
	'load' operation ('input_ftmap_load_2', src/conv1.cpp:40) on array 'input_ftmap' [375]  (1.237 ns)

 <State 49>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_2', src/conv1.cpp:40) on array 'conv1_weights' [369]  (1.237 ns)

 <State 50>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_3', src/conv1.cpp:40) [377]  (6.277 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv1.cpp:40) [377]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv1.cpp:40) [377]  (7.016 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_3', src/conv1.cpp:40) [378]  (5.643 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_3', src/conv1.cpp:40) [378]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_3', src/conv1.cpp:40) [378]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_3', src/conv1.cpp:40) [378]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_3', src/conv1.cpp:45) [383]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_3', src/conv1.cpp:45) [383]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_3', src/conv1.cpp:45) [383]  (6.437 ns)

 <State 60>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_8', src/conv1.cpp:46) [390]  (2.028 ns)

 <State 61>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', src/conv1.cpp:46) [390]  (2.782 ns)
	'and' operation ('and_ln46_2', src/conv1.cpp:46) [391]  (0.000 ns)
	'select' operation ('select_ln46_2', src/conv1.cpp:46) [392]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_2', src/conv1.cpp:46 on array 'conv1_output_ftmap' [393]  (1.237 ns)

 <State 62>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [405]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_3', src/conv1.cpp:27) [421]  (0.000 ns)
	'load' operation ('conv1_biases_load_3', src/conv1.cpp:27) on array 'conv1_biases' [422]  (1.237 ns)

 <State 63>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_3', src/conv1.cpp:27) on array 'conv1_biases' [422]  (1.237 ns)

 <State 64>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_4', src/conv1.cpp:30) [426]  (0.000 ns)
	'add' operation ('empty_35', src/conv1.cpp:30) [434]  (0.765 ns)
	'add' operation ('empty_36', src/conv1.cpp:27) [436]  (0.853 ns)
	'sub' operation ('empty_38', src/conv1.cpp:27) [440]  (0.914 ns)

 <State 65>: 2.151ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:38) with incoming values : ('add_ln31_3', src/conv1.cpp:31) [443]  (0.000 ns)
	'add' operation ('empty_39', src/conv1.cpp:27) [445]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_3', src/conv1.cpp:27) [447]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_3', src/conv1.cpp:40) on array 'conv1_output_ftmap' [455]  (1.237 ns)

 <State 66>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_3', src/conv1.cpp:40) on array 'conv1_output_ftmap' [455]  (1.237 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_1_lcssa180', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_3', src/conv1.cpp:40) ('add54_1', src/conv1.cpp:40) [459]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_1', src/conv1.cpp:45) [512]  (5.643 ns)

 <State 68>: 3.660ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:38) with incoming values : ('add_ln34_3', src/conv1.cpp:34) [481]  (0.000 ns)
	'add' operation ('add_ln38_6', src/conv1.cpp:38) [493]  (0.797 ns)
	'add' operation ('add_ln38_7', src/conv1.cpp:38) [495]  (0.773 ns)
	'select' operation ('xPixelClamped', src/util.cpp:83->src/conv1.cpp:38) [497]  (0.000 ns)
	'add' operation ('add_ln40_25', src/conv1.cpp:40) [501]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_3', src/conv1.cpp:40) [503]  (0.000 ns)
	'load' operation ('input_ftmap_load_3', src/conv1.cpp:40) on array 'input_ftmap' [504]  (1.237 ns)

 <State 69>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_3', src/conv1.cpp:40) on array 'conv1_weights' [498]  (1.237 ns)

 <State 70>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_1', src/conv1.cpp:40) [506]  (6.277 ns)

 <State 71>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:40) [506]  (7.016 ns)

 <State 72>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:40) [506]  (7.016 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_1', src/conv1.cpp:40) [507]  (5.643 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1', src/conv1.cpp:40) [507]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1', src/conv1.cpp:40) [507]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1', src/conv1.cpp:40) [507]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1', src/conv1.cpp:45) [512]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1', src/conv1.cpp:45) [512]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1', src/conv1.cpp:45) [512]  (6.437 ns)

 <State 80>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_s', src/conv1.cpp:46) [519]  (2.028 ns)

 <State 81>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', src/conv1.cpp:46) [519]  (2.782 ns)
	'and' operation ('and_ln46_3', src/conv1.cpp:46) [520]  (0.000 ns)
	'select' operation ('select_ln46_3', src/conv1.cpp:46) [521]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_3', src/conv1.cpp:46 on array 'conv1_output_ftmap' [522]  (1.237 ns)

 <State 82>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [534]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_4', src/conv1.cpp:27) [550]  (0.000 ns)
	'load' operation ('conv1_biases_load_4', src/conv1.cpp:27) on array 'conv1_biases' [551]  (1.237 ns)

 <State 83>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_4', src/conv1.cpp:27) on array 'conv1_biases' [551]  (1.237 ns)

 <State 84>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_5', src/conv1.cpp:30) [555]  (0.000 ns)
	'add' operation ('empty_69', src/conv1.cpp:30) [563]  (0.765 ns)
	'add' operation ('empty_70', src/conv1.cpp:27) [565]  (0.853 ns)
	'sub' operation ('empty_72', src/conv1.cpp:27) [569]  (0.914 ns)

 <State 85>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:31) with incoming values : ('add_ln31_4', src/conv1.cpp:31) [572]  (0.000 ns)
	'add' operation ('empty_73', src/conv1.cpp:31) [580]  (0.765 ns)
	'add' operation ('empty_74', src/conv1.cpp:27) [582]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_4', src/conv1.cpp:27) [584]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_4', src/conv1.cpp:40) on array 'conv1_output_ftmap' [585]  (1.237 ns)

 <State 86>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_4', src/conv1.cpp:40) on array 'conv1_output_ftmap' [585]  (1.237 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_1_1_lcssa177', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_4', src/conv1.cpp:40) ('add54_1_1', src/conv1.cpp:40) [589]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_1_1', src/conv1.cpp:45) [641]  (5.643 ns)

 <State 88>: 3.636ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:34) with incoming values : ('add_ln34_4', src/conv1.cpp:34) [611]  (0.000 ns)
	'add' operation ('add_ln38_8', src/conv1.cpp:38) [624]  (0.773 ns)
	'add' operation ('add_ln38_9', src/conv1.cpp:38) [626]  (0.773 ns)
	'add' operation ('add_ln40_30', src/conv1.cpp:40) [628]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_4', src/conv1.cpp:40) [630]  (0.000 ns)
	'load' operation ('input_ftmap_load_4', src/conv1.cpp:40) on array 'input_ftmap' [633]  (1.237 ns)

 <State 89>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_4', src/conv1.cpp:40) on array 'conv1_weights' [631]  (1.237 ns)

 <State 90>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_1_1', src/conv1.cpp:40) [635]  (6.277 ns)

 <State 91>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1', src/conv1.cpp:40) [635]  (7.016 ns)

 <State 92>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1', src/conv1.cpp:40) [635]  (7.016 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_1_1', src/conv1.cpp:40) [636]  (5.643 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1_1', src/conv1.cpp:40) [636]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1_1', src/conv1.cpp:40) [636]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1_1', src/conv1.cpp:40) [636]  (6.437 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1_1', src/conv1.cpp:45) [641]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1_1', src/conv1.cpp:45) [641]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1_1', src/conv1.cpp:45) [641]  (6.437 ns)

 <State 100>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_2', src/conv1.cpp:46) [648]  (2.028 ns)

 <State 101>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', src/conv1.cpp:46) [648]  (2.782 ns)
	'and' operation ('and_ln46_4', src/conv1.cpp:46) [649]  (0.000 ns)
	'select' operation ('select_ln46_4', src/conv1.cpp:46) [650]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_4', src/conv1.cpp:46 on array 'conv1_output_ftmap' [651]  (1.237 ns)

 <State 102>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [663]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_5', src/conv1.cpp:27) [679]  (0.000 ns)
	'load' operation ('conv1_biases_load_5', src/conv1.cpp:27) on array 'conv1_biases' [680]  (1.237 ns)

 <State 103>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_5', src/conv1.cpp:27) on array 'conv1_biases' [680]  (1.237 ns)

 <State 104>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_6', src/conv1.cpp:30) [684]  (0.000 ns)
	'add' operation ('empty_78', src/conv1.cpp:30) [692]  (0.765 ns)
	'add' operation ('empty_79', src/conv1.cpp:27) [694]  (0.853 ns)
	'sub' operation ('empty_81', src/conv1.cpp:27) [698]  (0.914 ns)

 <State 105>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:38) with incoming values : ('add_ln31_5', src/conv1.cpp:31) [701]  (0.000 ns)
	'add' operation ('empty_82', src/conv1.cpp:31) [710]  (0.765 ns)
	'add' operation ('empty_83', src/conv1.cpp:27) [712]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_5', src/conv1.cpp:27) [714]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_5', src/conv1.cpp:40) on array 'conv1_output_ftmap' [715]  (1.237 ns)

 <State 106>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_5', src/conv1.cpp:40) on array 'conv1_output_ftmap' [715]  (1.237 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_1_2_lcssa174', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_5', src/conv1.cpp:40) ('add54_1_2', src/conv1.cpp:40) [719]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_1_2', src/conv1.cpp:45) [773]  (5.643 ns)

 <State 108>: 4.396ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:38) with incoming values : ('add_ln34_5', src/conv1.cpp:34) [741]  (0.000 ns)
	'add' operation ('add_ln38_10', src/conv1.cpp:38) [754]  (0.765 ns)
	'add' operation ('add_ln38_11', src/conv1.cpp:38) [756]  (0.765 ns)
	'icmp' operation ('icmp_ln84_3', src/util.cpp:84->src/conv1.cpp:38) [757]  (0.776 ns)
	'select' operation ('xPixelClamped', src/util.cpp:84->src/conv1.cpp:38) [758]  (0.000 ns)
	'add' operation ('add_ln40_34', src/conv1.cpp:40) [762]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_5', src/conv1.cpp:40) [764]  (0.000 ns)
	'load' operation ('input_ftmap_load_5', src/conv1.cpp:40) on array 'input_ftmap' [765]  (1.237 ns)

 <State 109>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_5', src/conv1.cpp:40) on array 'conv1_weights' [759]  (1.237 ns)

 <State 110>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_1_2', src/conv1.cpp:40) [767]  (6.277 ns)

 <State 111>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2', src/conv1.cpp:40) [767]  (7.016 ns)

 <State 112>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2', src/conv1.cpp:40) [767]  (7.016 ns)

 <State 113>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_1_2', src/conv1.cpp:40) [768]  (5.643 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1_2', src/conv1.cpp:40) [768]  (6.437 ns)

 <State 115>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1_2', src/conv1.cpp:40) [768]  (6.437 ns)

 <State 116>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1_2', src/conv1.cpp:40) [768]  (6.437 ns)

 <State 117>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1_2', src/conv1.cpp:45) [773]  (6.437 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1_2', src/conv1.cpp:45) [773]  (6.437 ns)

 <State 119>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1_2', src/conv1.cpp:45) [773]  (6.437 ns)

 <State 120>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_11', src/conv1.cpp:46) [780]  (2.028 ns)

 <State 121>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', src/conv1.cpp:46) [780]  (2.782 ns)
	'and' operation ('and_ln46_5', src/conv1.cpp:46) [781]  (0.000 ns)
	'select' operation ('select_ln46_5', src/conv1.cpp:46) [782]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_5', src/conv1.cpp:46 on array 'conv1_output_ftmap' [783]  (1.237 ns)

 <State 122>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [795]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_6', src/conv1.cpp:27) [811]  (0.000 ns)
	'load' operation ('conv1_biases_load_6', src/conv1.cpp:27) on array 'conv1_biases' [812]  (1.237 ns)

 <State 123>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_6', src/conv1.cpp:27) on array 'conv1_biases' [812]  (1.237 ns)

 <State 124>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_7', src/conv1.cpp:30) [816]  (0.000 ns)
	'add' operation ('empty_43', src/conv1.cpp:30) [825]  (0.765 ns)
	'add' operation ('empty_44', src/conv1.cpp:27) [827]  (0.853 ns)
	'sub' operation ('empty_46', src/conv1.cpp:27) [831]  (0.914 ns)

 <State 125>: 2.151ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:38) with incoming values : ('add_ln31_6', src/conv1.cpp:31) [834]  (0.000 ns)
	'add' operation ('empty_47', src/conv1.cpp:27) [836]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_6', src/conv1.cpp:27) [838]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_6', src/conv1.cpp:40) on array 'conv1_output_ftmap' [846]  (1.237 ns)

 <State 126>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_6', src/conv1.cpp:40) on array 'conv1_output_ftmap' [846]  (1.237 ns)

 <State 127>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_2_lcssa171', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_6', src/conv1.cpp:40) ('add54_2', src/conv1.cpp:40) [850]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_2', src/conv1.cpp:45) [906]  (5.643 ns)

 <State 128>: 3.660ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:38) with incoming values : ('add_ln34_6', src/conv1.cpp:34) [875]  (0.000 ns)
	'add' operation ('add_ln38_12', src/conv1.cpp:38) [887]  (0.797 ns)
	'add' operation ('add_ln38_13', src/conv1.cpp:38) [889]  (0.773 ns)
	'select' operation ('xPixelClamped', src/util.cpp:83->src/conv1.cpp:38) [891]  (0.000 ns)
	'add' operation ('add_ln40_38', src/conv1.cpp:40) [895]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_6', src/conv1.cpp:40) [897]  (0.000 ns)
	'load' operation ('input_ftmap_load_6', src/conv1.cpp:40) on array 'input_ftmap' [898]  (1.237 ns)

 <State 129>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_6', src/conv1.cpp:40) on array 'conv1_weights' [892]  (1.237 ns)

 <State 130>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_2', src/conv1.cpp:40) [900]  (6.277 ns)

 <State 131>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv1.cpp:40) [900]  (7.016 ns)

 <State 132>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv1.cpp:40) [900]  (7.016 ns)

 <State 133>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_2', src/conv1.cpp:40) [901]  (5.643 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2', src/conv1.cpp:40) [901]  (6.437 ns)

 <State 135>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2', src/conv1.cpp:40) [901]  (6.437 ns)

 <State 136>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2', src/conv1.cpp:40) [901]  (6.437 ns)

 <State 137>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2', src/conv1.cpp:45) [906]  (6.437 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2', src/conv1.cpp:45) [906]  (6.437 ns)

 <State 139>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2', src/conv1.cpp:45) [906]  (6.437 ns)

 <State 140>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_13', src/conv1.cpp:46) [913]  (2.028 ns)

 <State 141>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', src/conv1.cpp:46) [913]  (2.782 ns)
	'and' operation ('and_ln46_6', src/conv1.cpp:46) [914]  (0.000 ns)
	'select' operation ('select_ln46_6', src/conv1.cpp:46) [915]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_6', src/conv1.cpp:46 on array 'conv1_output_ftmap' [916]  (1.237 ns)

 <State 142>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [928]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_7', src/conv1.cpp:27) [944]  (0.000 ns)
	'load' operation ('conv1_biases_load_7', src/conv1.cpp:27) on array 'conv1_biases' [945]  (1.237 ns)

 <State 143>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_7', src/conv1.cpp:27) on array 'conv1_biases' [945]  (1.237 ns)

 <State 144>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_8', src/conv1.cpp:30) [949]  (0.000 ns)
	'add' operation ('empty_51', src/conv1.cpp:30) [958]  (0.765 ns)
	'add' operation ('empty_52', src/conv1.cpp:27) [960]  (0.853 ns)
	'sub' operation ('empty_54', src/conv1.cpp:27) [964]  (0.914 ns)

 <State 145>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:31) with incoming values : ('add_ln31_7', src/conv1.cpp:31) [967]  (0.000 ns)
	'add' operation ('empty_55', src/conv1.cpp:31) [975]  (0.765 ns)
	'add' operation ('empty_56', src/conv1.cpp:27) [977]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_7', src/conv1.cpp:27) [979]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_7', src/conv1.cpp:40) on array 'conv1_output_ftmap' [980]  (1.237 ns)

 <State 146>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_7', src/conv1.cpp:40) on array 'conv1_output_ftmap' [980]  (1.237 ns)

 <State 147>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_2_1_lcssa168', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_7', src/conv1.cpp:40) ('add54_2_1', src/conv1.cpp:40) [984]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_2_1', src/conv1.cpp:45) [1039]  (5.643 ns)

 <State 148>: 3.636ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:34) with incoming values : ('add_ln34_7', src/conv1.cpp:34) [1009]  (0.000 ns)
	'add' operation ('add_ln38_14', src/conv1.cpp:38) [1022]  (0.773 ns)
	'add' operation ('add_ln38_15', src/conv1.cpp:38) [1024]  (0.773 ns)
	'add' operation ('add_ln40_42', src/conv1.cpp:40) [1026]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_7', src/conv1.cpp:40) [1028]  (0.000 ns)
	'load' operation ('input_ftmap_load_7', src/conv1.cpp:40) on array 'input_ftmap' [1031]  (1.237 ns)

 <State 149>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_7', src/conv1.cpp:40) on array 'conv1_weights' [1029]  (1.237 ns)

 <State 150>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_2_1', src/conv1.cpp:40) [1033]  (6.277 ns)

 <State 151>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_1', src/conv1.cpp:40) [1033]  (7.016 ns)

 <State 152>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_1', src/conv1.cpp:40) [1033]  (7.016 ns)

 <State 153>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_2_1', src/conv1.cpp:40) [1034]  (5.643 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2_1', src/conv1.cpp:40) [1034]  (6.437 ns)

 <State 155>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2_1', src/conv1.cpp:40) [1034]  (6.437 ns)

 <State 156>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2_1', src/conv1.cpp:40) [1034]  (6.437 ns)

 <State 157>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2_1', src/conv1.cpp:45) [1039]  (6.437 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2_1', src/conv1.cpp:45) [1039]  (6.437 ns)

 <State 159>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2_1', src/conv1.cpp:45) [1039]  (6.437 ns)

 <State 160>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_15', src/conv1.cpp:46) [1046]  (2.028 ns)

 <State 161>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', src/conv1.cpp:46) [1046]  (2.782 ns)
	'and' operation ('and_ln46_7', src/conv1.cpp:46) [1047]  (0.000 ns)
	'select' operation ('select_ln46_7', src/conv1.cpp:46) [1048]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_7', src/conv1.cpp:46 on array 'conv1_output_ftmap' [1049]  (1.237 ns)

 <State 162>: 1.237ns
The critical path consists of the following:
	'load' operation ('n1', src/conv1.cpp:27) on local variable 'n1' [1061]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr_8', src/conv1.cpp:27) [1077]  (0.000 ns)
	'load' operation ('conv1_biases_load_8', src/conv1.cpp:27) on array 'conv1_biases' [1078]  (1.237 ns)

 <State 163>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_8', src/conv1.cpp:27) on array 'conv1_biases' [1078]  (1.237 ns)

 <State 164>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:30) with incoming values : ('add_ln30_9', src/conv1.cpp:30) [1082]  (0.000 ns)
	'add' operation ('empty_60', src/conv1.cpp:30) [1091]  (0.765 ns)
	'add' operation ('empty_61', src/conv1.cpp:27) [1093]  (0.853 ns)
	'sub' operation ('empty_63', src/conv1.cpp:27) [1097]  (0.914 ns)

 <State 165>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:38) with incoming values : ('add_ln31_8', src/conv1.cpp:31) [1100]  (0.000 ns)
	'add' operation ('empty_64', src/conv1.cpp:31) [1109]  (0.765 ns)
	'add' operation ('empty_65', src/conv1.cpp:27) [1111]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_8', src/conv1.cpp:27) [1113]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_8', src/conv1.cpp:40) on array 'conv1_output_ftmap' [1114]  (1.237 ns)

 <State 166>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_8', src/conv1.cpp:40) on array 'conv1_output_ftmap' [1114]  (1.237 ns)

 <State 167>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_2_2_lcssa165', src/conv1.cpp:40) with incoming values : ('conv1_output_ftmap_load_8', src/conv1.cpp:40) ('add54_2_2', src/conv1.cpp:40) [1118]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add68_2_2', src/conv1.cpp:45) [1175]  (5.643 ns)

 <State 168>: 4.396ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:38) with incoming values : ('add_ln34_8', src/conv1.cpp:34) [1143]  (0.000 ns)
	'add' operation ('add_ln38_16', src/conv1.cpp:38) [1156]  (0.765 ns)
	'add' operation ('add_ln38_17', src/conv1.cpp:38) [1158]  (0.765 ns)
	'icmp' operation ('icmp_ln84_6', src/util.cpp:84->src/conv1.cpp:38) [1159]  (0.776 ns)
	'select' operation ('xPixelClamped', src/util.cpp:84->src/conv1.cpp:38) [1160]  (0.000 ns)
	'add' operation ('add_ln40_44', src/conv1.cpp:40) [1164]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_8', src/conv1.cpp:40) [1166]  (0.000 ns)
	'load' operation ('input_ftmap_load_8', src/conv1.cpp:40) on array 'input_ftmap' [1167]  (1.237 ns)

 <State 169>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_8', src/conv1.cpp:40) on array 'conv1_weights' [1161]  (1.237 ns)

 <State 170>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_2_2', src/conv1.cpp:40) [1169]  (6.277 ns)

 <State 171>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_2', src/conv1.cpp:40) [1169]  (7.016 ns)

 <State 172>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_2', src/conv1.cpp:40) [1169]  (7.016 ns)

 <State 173>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add54_2_2', src/conv1.cpp:40) [1170]  (5.643 ns)

 <State 174>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2_2', src/conv1.cpp:40) [1170]  (6.437 ns)

 <State 175>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2_2', src/conv1.cpp:40) [1170]  (6.437 ns)

 <State 176>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2_2', src/conv1.cpp:40) [1170]  (6.437 ns)

 <State 177>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2_2', src/conv1.cpp:45) [1175]  (6.437 ns)

 <State 178>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2_2', src/conv1.cpp:45) [1175]  (6.437 ns)

 <State 179>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2_2', src/conv1.cpp:45) [1175]  (6.437 ns)

 <State 180>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_17', src/conv1.cpp:46) [1182]  (2.028 ns)

 <State 181>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', src/conv1.cpp:46) [1182]  (2.782 ns)
	'and' operation ('and_ln46_8', src/conv1.cpp:46) [1183]  (0.000 ns)
	'select' operation ('select_ln46_8', src/conv1.cpp:46) [1184]  (0.449 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'select_ln46_8', src/conv1.cpp:46 on array 'conv1_output_ftmap' [1185]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
