[2025-09-18 09:54:57] START suite=qualcomm_srv trace=srv554_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv554_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2631866 heartbeat IPC: 3.8 cumulative IPC: 3.8 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5046173 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5046173 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5046174 heartbeat IPC: 4.142 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14406616 heartbeat IPC: 1.068 cumulative IPC: 1.068 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 23712836 heartbeat IPC: 1.075 cumulative IPC: 1.071 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 33067354 heartbeat IPC: 1.069 cumulative IPC: 1.071 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 42349995 heartbeat IPC: 1.077 cumulative IPC: 1.072 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 51722038 heartbeat IPC: 1.067 cumulative IPC: 1.071 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 60962211 heartbeat IPC: 1.082 cumulative IPC: 1.073 (Simulation time: 00 hr 08 min 37 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 70327828 heartbeat IPC: 1.068 cumulative IPC: 1.072 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 100000026 cycles: 79578835 heartbeat IPC: 1.081 cumulative IPC: 1.073 (Simulation time: 00 hr 11 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv554_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 88941115 heartbeat IPC: 1.068 cumulative IPC: 1.073 (Simulation time: 00 hr 12 min 21 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 93190381 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 34 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 93190381 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv554_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.073 instructions: 100000004 cycles: 93190381
CPU 0 Branch Prediction Accuracy: 90.9% MPKI: 16 Average ROB Occupancy at Mispredict: 25.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3831
BRANCH_INDIRECT: 0.4191
BRANCH_CONDITIONAL: 13.05
BRANCH_DIRECT_CALL: 0.9243
BRANCH_INDIRECT_CALL: 0.6054
BRANCH_RETURN: 0.6186


====Backend Stall Breakdown====
ROB_STALL: 122893
LQ_STALL: 0
SQ_STALL: 551887


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 99.86793
REPLAY_LOAD: 93.67647
NON_REPLAY_LOAD: 39.09666

== Total ==
ADDR_TRANS: 5293
REPLAY_LOAD: 6370
NON_REPLAY_LOAD: 111230

== Counts ==
ADDR_TRANS: 53
REPLAY_LOAD: 68
NON_REPLAY_LOAD: 2845

cpu0->cpu0_STLB TOTAL        ACCESS:    1870413 HIT:    1865730 MISS:       4683 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1870413 HIT:    1865730 MISS:       4683 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 232.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8549205 HIT:    7104844 MISS:    1444361 MSHR_MERGE:      60008
cpu0->cpu0_L2C LOAD         ACCESS:    6735968 HIT:    5621436 MISS:    1114532 MSHR_MERGE:       7520
cpu0->cpu0_L2C RFO          ACCESS:     557279 HIT:     358754 MISS:     198525 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     252515 HIT:     153498 MISS:      99017 MSHR_MERGE:      52488
cpu0->cpu0_L2C WRITE        ACCESS:     995058 HIT:     970419 MISS:      24639 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8385 HIT:        737 MISS:       7648 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     184849 ISSUED:     172734 USEFUL:       9922 USELESS:       9842
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15033632 HIT:    8069720 MISS:    6963912 MSHR_MERGE:    1642318
cpu0->cpu0_L1I LOAD         ACCESS:   15033632 HIT:    8069720 MISS:    6963912 MSHR_MERGE:    1642318
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.02 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30985075 HIT:   27337586 MISS:    3647489 MSHR_MERGE:    1582749
cpu0->cpu0_L1D LOAD         ACCESS:   17137480 HIT:   15344429 MISS:    1793051 MSHR_MERGE:     378667
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     471717 HIT:     308316 MISS:     163401 MSHR_MERGE:      78711
cpu0->cpu0_L1D WRITE        ACCESS:   13366307 HIT:   11683766 MISS:    1682541 MSHR_MERGE:    1125260
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9571 HIT:       1075 MISS:       8496 MSHR_MERGE:        111
cpu0->cpu0_L1D PREFETCH REQUESTED:     705133 ISSUED:     471709 USEFUL:      22114 USELESS:      41230
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12477609 HIT:   10561259 MISS:    1916350 MSHR_MERGE:     964003
cpu0->cpu0_ITLB LOAD         ACCESS:   12477609 HIT:   10561259 MISS:    1916350 MSHR_MERGE:     964003
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.118 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28948573 HIT:   27726273 MISS:    1222300 MSHR_MERGE:     304233
cpu0->cpu0_DTLB LOAD         ACCESS:   28948573 HIT:   27726273 MISS:    1222300 MSHR_MERGE:     304233
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.069 cycles
cpu0->LLC TOTAL        ACCESS:    1653947 HIT:    1591629 MISS:      62318 MSHR_MERGE:       2594
cpu0->LLC LOAD         ACCESS:    1107012 HIT:    1089145 MISS:      17867 MSHR_MERGE:        287
cpu0->LLC RFO          ACCESS:     198525 HIT:     171465 MISS:      27060 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      46529 HIT:      33460 MISS:      13069 MSHR_MERGE:       2307
cpu0->LLC WRITE        ACCESS:     294233 HIT:     293993 MISS:        240 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7648 HIT:       3566 MISS:       4082 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3426
  ROW_BUFFER_MISS:      56053
  AVG DBUS CONGESTED CYCLE: 3.433
Channel 0 WQ ROW_BUFFER_HIT:        986
  ROW_BUFFER_MISS:      23238
  FULL:          0
Channel 0 REFRESHES ISSUED:       7766

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       517299       424440        87626         2450
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          199          414          318
  STLB miss resolved @ L2C                0           95          119          239           65
  STLB miss resolved @ LLC                0          205          303         1533          591
  STLB miss resolved @ MEM                0            0          239         2239         2201

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             166902        48005      1225598       183348          495
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          168          127           42
  STLB miss resolved @ L2C                0           73          286           72            7
  STLB miss resolved @ LLC                0          136          501          647           74
  STLB miss resolved @ MEM                0            2           76          226          121
[2025-09-18 10:08:31] END   suite=qualcomm_srv trace=srv554_ap (rc=0)
