$date
	Tue Feb  9 18:35:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var reg 1 ! I0 $end
$upscope $end
$scope module stimulus $end
$var reg 1 " I1 $end
$upscope $end
$scope module stimulus $end
$var wire 1 # EQ $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
0!
$end
#1
0#
1!
#2
0!
1"
#3
1#
1!
#4
1#
0!
0"
