
---------- Begin Simulation Statistics ----------
final_tick                                   66661938                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150095                       # Simulator instruction rate (inst/s)
host_mem_usage                                1175912                       # Number of bytes of host memory used
host_op_rate                                   157952                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.60                       # Real time elapsed on the host
host_tick_rate                              111371031                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       89827                       # Number of instructions simulated
sim_ops                                         94542                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000067                       # Number of seconds simulated
sim_ticks                                    66661938                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     53700                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    45294                       # number of cc regfile writes
system.cpu.committedInsts                       89827                       # Number of Instructions Simulated
system.cpu.committedOps                         94542                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.228595                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.228595                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           57765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  481                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    31500                       # Number of branches executed
system.cpu.iew.exec_nop                            97                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.512583                       # Inst execution rate
system.cpu.iew.exec_refs                        17964                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5951                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   82625                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11442                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                108                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                70                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6578                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              105294                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 12013                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               618                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                102613                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1021                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    464                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1152                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          408                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             73                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    111438                       # num instructions consuming a value
system.cpu.iew.wb_count                        100955                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.467928                       # average fanout of values written-back
system.cpu.iew.wb_producers                     52145                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.504301                       # insts written-back per cycle
system.cpu.iew.wb_sent                         101145                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   104933                       # number of integer regfile reads
system.cpu.int_regfile_writes                   67225                       # number of integer regfile writes
system.cpu.ipc                               0.448713                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.448713                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                38      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 84828     82.17%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.01%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 14      0.01%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    3      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   18      0.02%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   38      0.04%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  10      0.01%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  3      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12183     11.80%     94.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6076      5.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 103231                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1029                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009968                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     755     73.37%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    164     15.94%     89.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   110     10.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 103841                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             349217                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       100640                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            115207                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     105088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    103231                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                86                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             38                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        142423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.724820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.618836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              108713     76.33%     76.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                9376      6.58%     82.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6930      4.87%     87.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5636      3.96%     91.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4230      2.97%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3088      2.17%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1827      1.28%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1219      0.86%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1404      0.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          142423                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.515670                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    381                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                783                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          315                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               660                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4142                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3025                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11442                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6578                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  185842                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.numCycles                           200188                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                      26                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                      8                       # number of predicate regfile writes
system.cpu.timesIdled                             446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      318                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     126                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2061                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.branchPred.lookups                   34170                       # Number of BP lookups
system.cpu.branchPred.condPredicted             25935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               704                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                15359                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   14488                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.329058                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2361                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             151                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              127                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           10633                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               428                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       140775                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.672044                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.077906                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          123248     87.55%     87.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            3984      2.83%     90.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1044      0.74%     91.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             764      0.54%     91.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            1400      0.99%     92.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             403      0.29%     92.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             330      0.23%     93.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             168      0.12%     93.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8            9434      6.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       140775                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                89892                       # Number of instructions committed
system.cpu.commit.opsCommitted                  94607                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       15169                       # Number of memory references committed
system.cpu.commit.loads                          9765                       # Number of loads committed
system.cpu.commit.amos                             20                       # Number of atomic instructions committed
system.cpu.commit.membars                          42                       # Number of memory barriers committed
system.cpu.commit.branches                      30122                       # Number of branches committed
system.cpu.commit.vector                          238                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                       76291                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2045                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass           36      0.04%      0.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        79320     83.84%     83.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           10      0.01%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            4      0.00%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc           10      0.01%     83.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           14      0.01%     83.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           32      0.03%     83.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            8      0.01%     83.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            3      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         9765     10.32%     94.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         5404      5.71%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        94607                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples          9434                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data         9912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9912                       # number of overall hits
system.cpu.dcache.overall_hits::total            9912                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3564                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3564                       # number of overall misses
system.cpu.dcache.overall_misses::total          3564                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    199706052                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    199706052                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    199706052                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    199706052                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        13476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        13476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        13476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        13476                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.264470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.264470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.264470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.264470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56034.245791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56034.245791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56034.245791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56034.245791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4969                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                91                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.604396                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.dcache.writebacks::total               110                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     58141130                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     58141130                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     58141130                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     58141130                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.072054                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.072054                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072054                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59877.579815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59877.579815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59877.579815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59877.579815                       # average overall mshr miss latency
system.cpu.dcache.replacements                    461                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    172124370                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    172124370                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.371898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.371898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57146.205179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57146.205179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          836                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          836                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50063553                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50063553                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.103223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.103223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59884.632775                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59884.632775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27401198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27401198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.100988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.100988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50555.715867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50555.715867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7903753                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7903753                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63230.024000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63230.024000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           10                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           10                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       180484                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       180484                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 18048.400000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 18048.400000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           10                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           10                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       173824                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       173824                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 17382.400000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 17382.400000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        93573                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        93573                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 46786.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46786.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        92241                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92241                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 46120.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46120.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           19                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              19                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data         3663                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total         3663                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           20                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           20                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.050000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.050000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data         3663                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total         3663                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           370.023800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.216855                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149850                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   370.023800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.722703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            109037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           109037                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    22602                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 98331                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     17677                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  3349                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    464                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                14580                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   279                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 107823                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1041                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              34185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         106282                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       34170                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              16873                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        107285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  212                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     21265                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   497                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             142423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.791761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.971405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   116381     81.72%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                     2834      1.99%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     7038      4.94%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      685      0.48%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     3994      2.80%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                     1666      1.17%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     3941      2.77%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     1224      0.86%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     4660      3.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               142423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170690                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.530911                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst        20548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        20548                       # number of overall hits
system.cpu.icache.overall_hits::total           20548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          716                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            716                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          716                       # number of overall misses
system.cpu.icache.overall_misses::total           716                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44658630                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44658630                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44658630                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44658630                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        21264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        21264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.033672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.033672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033672                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62372.388268                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62372.388268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62372.388268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62372.388268                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          851                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   141.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           82                       # number of writebacks
system.cpu.icache.writebacks::total                82                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          171                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35854776                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35854776                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35854776                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35854776                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025630                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025630                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025630                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025630                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65788.579817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65788.579817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65788.579817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65788.579817                       # average overall mshr miss latency
system.cpu.icache.replacements                     82                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        20548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          716                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           716                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44658630                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44658630                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        21264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.033672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62372.388268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62372.388268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35854776                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35854776                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65788.579817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65788.579817                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           303.334801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               21093                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.702752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   303.334801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.592451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.592451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            170657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           170657                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        2730                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1677                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1174                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  806                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     85                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON     66661938                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    464                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    24107                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   87319                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5201                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     18709                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  6623                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 106649                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   364                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3221                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1323                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              118356                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      167338                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   109578                       # Number of integer rename lookups
system.cpu.rename.vecLookups                      464                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                   18                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps                105895                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    12461                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     105                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     13981                       # count of insts added to the skid buffer
system.cpu.rob.reads                           236308                       # The number of ROB reads
system.cpu.rob.writes                          212133                       # The number of ROB writes
system.cpu.thread_0.numInsts                    89827                       # Number of Instructions committed
system.cpu.thread_0.numOps                      94542                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   44                       # number of demand (read+write) hits
system.l2.demand_hits::total                       48                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data                  44                       # number of overall hits
system.l2.overall_hits::total                      48                       # number of overall hits
system.l2.demand_misses::.cpu.inst                541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                916                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               541                       # number of overall misses
system.l2.overall_misses::.cpu.data               916                       # number of overall misses
system.l2.overall_misses::total                  1457                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35275689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     56724885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92000574                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35275689                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     56724885                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92000574                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              545                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1505                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             545                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1505                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.992661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.954167                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.992661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.954167                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 65204.600739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 61926.730349                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63143.839396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 65204.600739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 61926.730349                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63143.839396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31672629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     50624325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     82296954                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31672629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     50624325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82296954                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.992661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.954167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.992661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.954167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968106                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58544.600739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 55266.730349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56483.839396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58544.600739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 55266.730349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56483.839396                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              110                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           82                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               82                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           82                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           82                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7669323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7669323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.934426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.934426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 67274.763158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67274.763158                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6910083                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6910083                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.934426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.934426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60614.763158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60614.763158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35275689                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35275689                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.992661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 65204.600739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65204.600739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31672629                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31672629                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.992661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58544.600739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58544.600739                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49055562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49055562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.957041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 61166.536160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61166.536160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43714242                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43714242                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.957041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.957041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54506.536160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 54506.536160                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       125541                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       125541                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data         9657                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total         9657                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   795.994245                       # Cycle average of tags in use
system.l2.tags.total_refs                        2047                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.395365                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     69597                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.100237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       307.941428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       483.952581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.075181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.118152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.194335                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.358154                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17947                       # Number of tag accesses
system.l2.tags.data_accesses                    17947                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000676192                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1457                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   93248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1398.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      66598002                       # Total gap between requests
system.mem_ctrls.avgGap                      45708.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        58624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 519396840.817919254303                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 879422377.429231047630                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          541                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          916                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15173005                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     22675376                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28046.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24754.78                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        58624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         93248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          541                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          916                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1457                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    519396841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    879422377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1398819218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    519396841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    519396841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    519396841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    879422377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1398819218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1457                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                10529631                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               7285000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           37848381                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7226.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25976.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1258                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   475.089947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   276.779780                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   408.632303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           52     27.51%     27.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           35     18.52%     46.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           14      7.41%     53.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            8      4.23%     57.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            7      3.70%     61.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            9      4.76%     66.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      2.12%     68.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      3.17%     71.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           54     28.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 93248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1398.819218                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        3777060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     18152220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     10312320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      38331660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   575.015686                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     26672718                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     37909220                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        6625920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     27317250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      2594400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      42419865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   636.343111                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      6260886                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     58321052                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1343                       # Transaction distribution
system.membus.trans_dist::ReadExReq               114                       # Transaction distribution
system.membus.trans_dist::ReadExResp              114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1343                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2927                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2927                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        93248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   93248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1470                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              489510                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2693867                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           82                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             122                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          838                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1172                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2407                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  3579                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        40128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        68480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 108608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001318                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1516     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1518                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     66661938                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             814185                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            544455                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            963369                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
