Release 13.1 par O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

COMPETReadout003::  Mon Dec 12 13:43:00 2011

par -w -intstyle ise -ol high -mt off top_map.ncd top.ncd top.pcf 


Constraints file: top.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment /opt/Xilinx/13.1/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/core_licenses' in
/home/kimei/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '5370@pordoi.ifi.uio.no'.
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2011.12' for ISE expires in 18 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.72 2011-02-03".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          16 out of 32     50%
   Number of IDELAYCTRLs                     4 out of 16     25%
   Number of ILOGICs                        22 out of 560     3%
   Number of External IOBs                 160 out of 480    33%
      Number of LOCed IOBs                  82 out of 160    51%

   Number of External IOBMs                 11 out of 240     4%
      Number of LOCed IOBMs                 11 out of 11    100%

   Number of External IOBSs                 11 out of 240     4%
      Number of LOCed IOBSs                 11 out of 11    100%

   Number of IODELAYs                       22 out of 560     3%
   Number of OLOGICs                        27 out of 560     4%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       7 out of 60     11%
   Number of RAMB36_EXPs                    35 out of 60     58%
   Number of TEMACs                          2 out of 2     100%
   Number of Slices                       2824 out of 7200   39%
   Number of Slice Registers              5034 out of 28800  16%
      Number used as Flip Flops           4885
      Number used as Latches               148
      Number used as LatchThrus              1

   Number of Slice LUTS                   7334 out of 28800  25%
   Number of Slice LUT-Flip Flop pairs    9925 out of 28800  34%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal BUTTONS<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DIP_SWITCH<7>_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 48604 unrouted;      REAL time: 17 secs 

Phase  2  : 41059 unrouted;      REAL time: 20 secs 

Phase  3  : 13668 unrouted;      REAL time: 32 secs 

Phase  4  : 13734 unrouted; (Setup:192439, Hold:23332, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:181049, Hold:23332, Component Switching Limit:0)     REAL time: 53 secs 

Phase  6  : 0 unrouted; (Setup:183861, Hold:23332, Component Switching Limit:0)     REAL time: 1 mins 

Updating file: top.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:183861, Hold:23332, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  8  : 0 unrouted; (Setup:172052, Hold:23332, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  9  : 0 unrouted; (Setup:172052, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase 10  : 0 unrouted; (Setup:168727, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 28 secs 
Total REAL time to Router completion: 1 mins 28 secs 
Total CPU time to Router completion: 1 mins 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|Inst_TEMAC2_example_ |              |      |      |            |             |
|     design/tx_clk_1 | BUFGCTRL_X0Y0| No   | 1602 |  0.494     |  2.000      |
+---------------------+--------------+------+------+------------+-------------+
|EMAC_0/tx_client_clk |              |      |      |            |             |
|                  _0 |BUFGCTRL_X0Y25| No   |  500 |  0.392     |  1.908      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_TEMAC2_example_ |              |      |      |            |             |
|design/inst_async_tr |              |      |      |            |             |
|   igger/CONTROL0<0> |BUFGCTRL_X0Y24| No   |   70 |  0.352     |  1.873      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_TEMAC2_example_ |              |      |      |            |             |
|   design/rx_clk_1_i | BUFGCTRL_X0Y1| No   |   45 |  0.478     |  1.994      |
+---------------------+--------------+------+------+------------+-------------+
|EMAC_0/rx_client_clk |              |      |      |            |             |
|                  _0 | BUFGCTRL_X0Y7| No   |   36 |  0.296     |  1.912      |
+---------------------+--------------+------+------+------------+-------------+
|                mclk | BUFGCTRL_X0Y3| No   |   50 |  0.195     |  1.721      |
+---------------------+--------------+------+------+------------+-------------+
|    lut8343_162_BUFG | BUFGCTRL_X0Y6| No   |   15 |  0.099     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_CRU/fpga_100m_c |              |      |      |            |             |
|                lk_s |BUFGCTRL_X0Y29| No   |   14 |  0.103     |  1.698      |
+---------------------+--------------+------+------+------------+-------------+
| EMAC_0/tx_phy_clk_0 |BUFGCTRL_X0Y28| No   |   12 |  0.260     |  1.908      |
+---------------------+--------------+------+------+------------+-------------+
|     Inst_CRU/mclk_s | BUFGCTRL_X0Y4| No   |    5 |  0.276     |  1.833      |
+---------------------+--------------+------+------+------------+-------------+
|   EMAC_0/rx_clk_0_i |BUFGCTRL_X0Y30| No   |   11 |  0.252     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
|  MII_TX_CLK_0_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
|              clk200 | BUFGCTRL_X0Y2| No   |    7 |  0.187     |  1.692      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_TEMAC2_example_ |              |      |      |            |             |
|design/UDP_IP_Core_1 |              |      |      |            |             |
|/IPV4_PACKET_TRANSMI |              |      |      |            |             |
|TTER_port_map/Inst_I |              |      |      |            |             |
|PV4WriteUDPHeader/Ch |              |      |      |            |             |
|ecksum32_n_or0000_wg |              |      |      |            |             |
|              _cy<6> |BUFGCTRL_X0Y26| No   |    9 |  0.043     |  1.696      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_TEMAC2_example_ |              |      |      |            |             |
|design/UDP_IP_Core_2 |              |      |      |            |             |
|/IPV4_PACKET_TRANSMI |              |      |      |            |             |
|TTER_port_map/Inst_I |              |      |      |            |             |
|PV4WriteUDPHeader/Ch |              |      |      |            |             |
|ecksum32_n_or0000_wg |              |      |      |            |             |
|              _cy<6> | BUFGCTRL_X0Y5| No   |    9 |  0.037     |  1.653      |
+---------------------+--------------+------+------+------------+-------------+
|EMAC_0/UDP_IP_Core_1 |              |      |      |            |             |
|/IPV4_PACKET_TRANSMI |              |      |      |            |             |
|TTER_port_map/Inst_I |              |      |      |            |             |
|PV4WriteUDPHeader/Ch |              |      |      |            |             |
|ecksum32_n_or0000_wg |              |      |      |            |             |
|              _cy<6> |BUFGCTRL_X0Y27| No   |    9 |  0.090     |  1.676      |
+---------------------+--------------+------+------+------------+-------------+
|  EMAC_0/gtx_clk_0_i |         Local|      |    1 |  0.000     |  2.992      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_TEMAC2_example_ |              |      |      |            |             |
|design/inst_async_tr |              |      |      |            |             |
|igger/cs_contr/U0/iU |              |      |      |            |             |
|           PDATE_OUT |         Local|      |    1 |  0.000     |  0.887      |
+---------------------+--------------+------+------+------------+-------------+
|          lut6291_56 |         Local|      |    7 |  0.812     |  1.276      |
+---------------------+--------------+------+------+------------+-------------+
|        lut11650_365 |         Local|      |    5 |  0.000     |  0.838      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 168727 (Setup: 168727, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe | SETUP       |    -1.656ns|     9.656ns|     133|      168727
  _TEMAC_gtx_clk1" 8 ns HIGH 50%            | HOLD        |     0.235ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  ts_tx_meta_protect_1 = MAXDELAY FROM TIME | SETUP       |     0.227ns|     4.773ns|       0|           0
  GRP "tx_metastable_1" 5 ns         DATAPA | HOLD        |     0.461ns|            |       0|           0
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP  | SETUP       |     0.682ns|     7.018ns|       0|           0
  "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH        | HOLD        |     0.283ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP  | SETUP       |     0.776ns|     6.724ns|       0|           0
  "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH        | HOLD        |     0.390ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  ts_tx_meta_protect_0 = MAXDELAY FROM TIME | SETUP       |     1.119ns|     3.881ns|       0|           0
  GRP "tx_metastable_0" 5 ns         DATAPA | HOLD        |     0.606ns|            |       0|           0
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PE | SETUP       |     1.475ns|     7.050ns|       0|           0
  RIOD TIMEGRP         "Inst_CRU_Inst_PLL_A | HOLD        |     0.462ns|            |       0|           0
  LL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PE | SETUP       |     3.644ns|     1.356ns|       0|           0
  RIOD TIMEGRP         "Inst_CRU_Inst_PLL_A | HOLD        |     0.465ns|            |       0|           0
  LL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%  | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 1 | SETUP       |     4.845ns|     5.155ns|       0|           0
  0 ns HIGH 50%                             | HOLD        |     0.496ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP  | SETUP       |     3.679ns|     3.821ns|       0|           0
  "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH        | HOLD        |     1.008ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  ts_rx_meta_protect_1 = MAXDELAY FROM TIME | SETUP       |     3.697ns|     1.303ns|       0|           0
  GRP "rx_metastable_1" 5 ns                | HOLD        |     0.426ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  ts_rx_meta_protect_0 = MAXDELAY FROM TIME | SETUP       |     4.000ns|     1.000ns|       0|           0
  GRP "rx_metastable_0" 5 ns                | HOLD        |     0.444ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PE | SETUP       |     4.207ns|     5.793ns|       0|           0
  RIOD TIMEGRP         "Inst_CRU_Inst_PLL_A | HOLD        |     0.345ns|            |       0|           0
  LL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIME | MINPERIOD   |     5.278ns|     2.222ns|       0|           0
  GRP "v5_emac_v1_5_clk_phy_rx1" 7.5 ns     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIME | MINPERIOD   |     5.834ns|     1.666ns|       0|           0
  GRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP | SETUP       |     8.371ns|     1.629ns|       0|           0
   "tx_addr_rd_1" TO TIMEGRP         "tx_ad | HOLD        |     0.519ns|            |       0|           0
  dr_wr_1" 10 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP | SETUP       |     8.671ns|     1.329ns|       0|           0
   "tx_addr_rd_0" TO TIMEGRP         "tx_ad | HOLD        |     0.437ns|            |       0|           0
  dr_wr_0" 10 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.547ns|     2.453ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.453ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.099ns|     0.901ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.571ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    22.638ns|     7.362ns|       0|           0
  IGH 50%                                   | HOLD        |     0.324ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_ | N/A         |         N/A|         N/A|     N/A|         N/A
  TEMAC_tx_clk0" 7.7 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe | N/A         |         N/A|         N/A|     N/A|         N/A
  _TEMAC_gtx_clk0" 8 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP "fe_ | N/A         |         N/A|         N/A|     N/A|         N/A
  TEMAC_tx_clk1" 7.7 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.064ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.214ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_FPGA100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FPGA100M                    |     10.000ns|      5.155ns|      7.050ns|            0|            0|         1470|         1597|
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      7.050ns|          N/A|            0|            0|            5|            0|
| T0_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      5.793ns|          N/A|            0|            0|         1581|            0|
| T1_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| T3_BUF                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 33 secs 
Total CPU time to PAR completion: 1 mins 38 secs 

Peak Memory Usage:  762 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 133 errors found.

Number of error messages: 0
Number of warning messages: 12
Number of info messages: 1

Writing design to file top.ncd



PAR done!
