<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4635" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4635{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4635{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4635{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4635{left:190px;bottom:998px;letter-spacing:-0.17px;}
#t5_4635{left:438px;bottom:998px;letter-spacing:-0.14px;}
#t6_4635{left:531px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_4635{left:531px;bottom:976px;letter-spacing:-0.11px;}
#t8_4635{left:531px;bottom:959px;letter-spacing:-0.12px;}
#t9_4635{left:531px;bottom:943px;letter-spacing:-0.12px;}
#ta_4635{left:190px;bottom:918px;letter-spacing:-0.21px;}
#tb_4635{left:438px;bottom:918px;letter-spacing:-0.13px;}
#tc_4635{left:531px;bottom:918px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_4635{left:531px;bottom:897px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#te_4635{left:531px;bottom:880px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_4635{left:531px;bottom:863px;letter-spacing:-0.11px;}
#tg_4635{left:190px;bottom:839px;letter-spacing:-0.14px;}
#th_4635{left:531px;bottom:839px;letter-spacing:-0.14px;}
#ti_4635{left:190px;bottom:814px;letter-spacing:-0.14px;}
#tj_4635{left:438px;bottom:814px;letter-spacing:-0.15px;}
#tk_4635{left:531px;bottom:814px;letter-spacing:-0.11px;}
#tl_4635{left:531px;bottom:793px;letter-spacing:-0.11px;}
#tm_4635{left:531px;bottom:776px;letter-spacing:-0.12px;}
#tn_4635{left:190px;bottom:752px;letter-spacing:-0.14px;}
#to_4635{left:531px;bottom:752px;letter-spacing:-0.14px;}
#tp_4635{left:87px;bottom:727px;letter-spacing:-0.16px;}
#tq_4635{left:143px;bottom:727px;letter-spacing:-0.16px;}
#tr_4635{left:190px;bottom:727px;letter-spacing:-0.15px;}
#ts_4635{left:438px;bottom:727px;letter-spacing:-0.14px;}
#tt_4635{left:531px;bottom:727px;letter-spacing:-0.11px;}
#tu_4635{left:531px;bottom:706px;letter-spacing:-0.11px;}
#tv_4635{left:531px;bottom:689px;letter-spacing:-0.12px;}
#tw_4635{left:531px;bottom:672px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_4635{left:531px;bottom:651px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_4635{left:190px;bottom:626px;letter-spacing:-0.1px;}
#tz_4635{left:531px;bottom:626px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4635{left:531px;bottom:605px;letter-spacing:-0.11px;}
#t11_4635{left:531px;bottom:588px;letter-spacing:-0.12px;}
#t12_4635{left:531px;bottom:571px;letter-spacing:-0.11px;}
#t13_4635{left:531px;bottom:554px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t14_4635{left:531px;bottom:533px;letter-spacing:-0.12px;}
#t15_4635{left:531px;bottom:516px;letter-spacing:-0.12px;}
#t16_4635{left:531px;bottom:495px;letter-spacing:-0.12px;}
#t17_4635{left:531px;bottom:474px;letter-spacing:-0.12px;}
#t18_4635{left:531px;bottom:452px;letter-spacing:-0.12px;}
#t19_4635{left:531px;bottom:431px;letter-spacing:-0.13px;}
#t1a_4635{left:531px;bottom:409px;letter-spacing:-0.13px;}
#t1b_4635{left:531px;bottom:388px;letter-spacing:-0.13px;}
#t1c_4635{left:531px;bottom:367px;letter-spacing:-0.13px;}
#t1d_4635{left:531px;bottom:345px;letter-spacing:-0.13px;}
#t1e_4635{left:531px;bottom:324px;letter-spacing:-0.12px;}
#t1f_4635{left:190px;bottom:299px;letter-spacing:-0.11px;}
#t1g_4635{left:531px;bottom:299px;letter-spacing:-0.14px;}
#t1h_4635{left:190px;bottom:275px;letter-spacing:-0.18px;}
#t1i_4635{left:531px;bottom:275px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_4635{left:531px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1k_4635{left:531px;bottom:237px;letter-spacing:-0.12px;word-spacing:-1.1px;}
#t1l_4635{left:531px;bottom:220px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4635{left:190px;bottom:195px;letter-spacing:-0.14px;}
#t1n_4635{left:531px;bottom:195px;letter-spacing:-0.14px;}
#t1o_4635{left:190px;bottom:171px;letter-spacing:-0.18px;}
#t1p_4635{left:531px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4635{left:531px;bottom:150px;letter-spacing:-0.11px;}
#t1r_4635{left:531px;bottom:133px;letter-spacing:-0.12px;}
#t1s_4635{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1t_4635{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1u_4635{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1v_4635{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1w_4635{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1x_4635{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t1y_4635{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1z_4635{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t20_4635{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4635{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4635{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4635{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4635{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4635{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4635" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4635Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4635" style="-webkit-user-select: none;"><object width="935" height="1210" data="4635/4635.svg" type="image/svg+xml" id="pdf4635" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4635" class="t s1_4635">Vol. 4 </span><span id="t2_4635" class="t s1_4635">2-113 </span>
<span id="t3_4635" class="t s2_4635">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4635" class="t s3_4635">29 </span><span id="t5_4635" class="t s3_4635">Package </span><span id="t6_4635" class="t s3_4635">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="t7_4635" class="t s3_4635">When set to 1, indicates that TDP Limit for Turbo </span>
<span id="t8_4635" class="t s3_4635">mode is programmable. When set to 0, indicates TDP </span>
<span id="t9_4635" class="t s3_4635">Limit for Turbo mode is not programmable. </span>
<span id="ta_4635" class="t s3_4635">30 </span><span id="tb_4635" class="t s3_4635">Package </span><span id="tc_4635" class="t s3_4635">Programmable TJ OFFSET (R/O) </span>
<span id="td_4635" class="t s3_4635">When set to 1, indicates that </span>
<span id="te_4635" class="t s3_4635">MSR_TEMPERATURE_TARGET.[27:24] is valid and </span>
<span id="tf_4635" class="t s3_4635">writable to specify a temperature offset. </span>
<span id="tg_4635" class="t s3_4635">39:31 </span><span id="th_4635" class="t s3_4635">Reserved </span>
<span id="ti_4635" class="t s3_4635">47:40 </span><span id="tj_4635" class="t s3_4635">Package </span><span id="tk_4635" class="t s3_4635">Maximum Efficiency Ratio (R/O) </span>
<span id="tl_4635" class="t s3_4635">This is the minimum ratio (maximum efficiency) that </span>
<span id="tm_4635" class="t s3_4635">the processor can operate, in units of 100MHz. </span>
<span id="tn_4635" class="t s3_4635">63:48 </span><span id="to_4635" class="t s3_4635">Reserved </span>
<span id="tp_4635" class="t s3_4635">E2H </span><span id="tq_4635" class="t s3_4635">226 </span><span id="tr_4635" class="t s3_4635">MSR_PKG_CST_CONFIG_CONTROL </span><span id="ts_4635" class="t s3_4635">Core </span><span id="tt_4635" class="t s3_4635">C-State Configuration Control (R/W) </span>
<span id="tu_4635" class="t s3_4635">Note: C-state values are processor specific C-state </span>
<span id="tv_4635" class="t s3_4635">code names, unrelated to MWAIT extension C-state </span>
<span id="tw_4635" class="t s3_4635">parameters or ACPI C-States. </span>
<span id="tx_4635" class="t s3_4635">See http://biosbits.org. </span>
<span id="ty_4635" class="t s3_4635">3:0 </span><span id="tz_4635" class="t s3_4635">Package C-State Limit (R/W) </span>
<span id="t10_4635" class="t s3_4635">Specifies the lowest processor-specific C-state code </span>
<span id="t11_4635" class="t s3_4635">name (consuming the least power) for the package. </span>
<span id="t12_4635" class="t s3_4635">The default is set as factory-configured package C- </span>
<span id="t13_4635" class="t s3_4635">state limit. </span>
<span id="t14_4635" class="t s3_4635">The following C-state code name encodings are </span>
<span id="t15_4635" class="t s3_4635">supported: </span>
<span id="t16_4635" class="t s3_4635">0000b: No limit </span>
<span id="t17_4635" class="t s3_4635">0001b: C1 </span>
<span id="t18_4635" class="t s3_4635">0010b: C3 </span>
<span id="t19_4635" class="t s3_4635">0011b: C6 </span>
<span id="t1a_4635" class="t s3_4635">0100b: C7 </span>
<span id="t1b_4635" class="t s3_4635">0101b: C7S </span>
<span id="t1c_4635" class="t s3_4635">0110b: C8 </span>
<span id="t1d_4635" class="t s3_4635">0111b: C9 </span>
<span id="t1e_4635" class="t s3_4635">1000b: C10 </span>
<span id="t1f_4635" class="t s3_4635">9:3 </span><span id="t1g_4635" class="t s3_4635">Reserved </span>
<span id="t1h_4635" class="t s3_4635">10 </span><span id="t1i_4635" class="t s3_4635">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t1j_4635" class="t s3_4635">When set, will map IO_read instructions sent to IO </span>
<span id="t1k_4635" class="t s3_4635">register specified by MSR_PMG_IO_CAPTURE_BASE to </span>
<span id="t1l_4635" class="t s3_4635">MWAIT instructions. </span>
<span id="t1m_4635" class="t s3_4635">14:11 </span><span id="t1n_4635" class="t s3_4635">Reserved </span>
<span id="t1o_4635" class="t s3_4635">15 </span><span id="t1p_4635" class="t s3_4635">CFG Lock (R/WO) </span>
<span id="t1q_4635" class="t s3_4635">When set, locks bits 15:0 of this register until next </span>
<span id="t1r_4635" class="t s3_4635">reset. </span>
<span id="t1s_4635" class="t s4_4635">Table 2-12. </span><span id="t1t_4635" class="t s4_4635">MSRs in Intel AtomÂ® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t1u_4635" class="t s5_4635">Register </span>
<span id="t1v_4635" class="t s5_4635">Address </span><span id="t1w_4635" class="t s5_4635">Register Name / Bit Fields </span><span id="t1x_4635" class="t s5_4635">Scope </span><span id="t1y_4635" class="t s5_4635">Bit Description </span>
<span id="t1z_4635" class="t s5_4635">Hex </span><span id="t20_4635" class="t s5_4635">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
