# generated on Fri Oct 10 12:37:51 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.046  |  0.011  |  1.295  |   N/A   |  0.149  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   897   |   885   |   314   |    6    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 70.440%
Routing Overflow: 0.00% H and 0.41% V
------------------------------------------------------------
