{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701334442211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701334442211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:54:02 2023 " "Processing started: Thu Nov 30 10:54:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701334442211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334442211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334442211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701334442582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701334442582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_main.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_Main " "Found entity 1: ps2_Main" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_clock_divider " "Found entity 1: ps2_clock_divider" {  } { { "ps2_clock_divider.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file parking_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parking_Controller " "Found entity 1: Parking_Controller" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file main_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_LCD " "Found entity 1: MAIN_LCD" {  } { { "MAIN_LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/MAIN_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_cdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_cdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CDivider " "Found entity 1: LCD_CDivider" {  } { { "LCD_CDivider.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD_CDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor_id_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file floor_id_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_id_logic " "Found entity 1: floor_id_logic" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segx.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7segx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDC_7SEGx " "Found entity 1: BDC_7SEGx" {  } { { "BCD_7SEGx.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/BCD_7SEGx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDC_7SEG " "Found entity 1: BDC_7SEG" {  } { { "BCD_7SEG.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/BCD_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334450467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_pressed Parking_Controller.v(106) " "Verilog HDL Implicit Net warning at Parking_Controller.v(106): created implicit net for \"ctrl_pressed\"" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_pressed Parking_Controller.v(107) " "Verilog HDL Implicit Net warning at Parking_Controller.v(107): created implicit net for \"a_pressed\"" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parking_Controller " "Elaborating entity \"Parking_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701334450510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Parking_Controller.v(170) " "Verilog HDL assignment warning at Parking_Controller.v(170): truncated value with size 32 to match size of target (6)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450514 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(269) " "Verilog HDL assignment warning at Parking_Controller.v(269): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450515 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(273) " "Verilog HDL assignment warning at Parking_Controller.v(273): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450515 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(288) " "Verilog HDL assignment warning at Parking_Controller.v(288): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450516 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(291) " "Verilog HDL assignment warning at Parking_Controller.v(291): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450516 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(300) " "Verilog HDL assignment warning at Parking_Controller.v(300): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450516 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(303) " "Verilog HDL assignment warning at Parking_Controller.v(303): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450516 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(564) " "Verilog HDL assignment warning at Parking_Controller.v(564): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450520 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(566) " "Verilog HDL assignment warning at Parking_Controller.v(566): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450520 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(573) " "Verilog HDL assignment warning at Parking_Controller.v(573): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450520 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flg_inp Parking_Controller.v(627) " "Verilog HDL Always Construct warning at Parking_Controller.v(627): variable \"flg_inp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 627 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334450523 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flg_inp Parking_Controller.v(629) " "Verilog HDL Always Construct warning at Parking_Controller.v(629): variable \"flg_inp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 629 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334450523 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flg_inp Parking_Controller.v(631) " "Verilog HDL Always Construct warning at Parking_Controller.v(631): variable \"flg_inp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334450523 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_E Parking_Controller.v(665) " "Verilog HDL Always Construct warning at Parking_Controller.v(665): variable \"state_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 665 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334450524 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "take_action Parking_Controller.v(731) " "Verilog HDL Always Construct warning at Parking_Controller.v(731): variable \"take_action\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 731 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334450525 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "take_action Parking_Controller.v(733) " "Verilog HDL Always Construct warning at Parking_Controller.v(733): variable \"take_action\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 733 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334450525 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_power_led Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"red_power_led\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334450525 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_wrong_led Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"red_wrong_led\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334450525 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_led Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"green_led\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334450525 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_State Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"LCD_State\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334450526 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "first_rem_BCD Parking_Controller.v(10) " "Output port \"first_rem_BCD\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334450529 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "second_rem_BCD Parking_Controller.v(10) " "Output port \"second_rem_BCD\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334450529 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tot_rem_BCD_left Parking_Controller.v(10) " "Output port \"tot_rem_BCD_left\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334450529 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tot_rem_BCD_right Parking_Controller.v(10) " "Output port \"tot_rem_BCD_right\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334450529 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[0\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[0\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450534 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[1\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[1\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450534 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[2\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[2\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450534 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[3\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[3\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450534 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_led Parking_Controller.v(611) " "Inferred latch for \"green_led\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450534 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_wrong_led Parking_Controller.v(611) " "Inferred latch for \"red_wrong_led\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450534 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_power_led Parking_Controller.v(611) " "Inferred latch for \"red_power_led\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334450534 "|Parking_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_Main ps2_Main:keyb " "Elaborating entity \"ps2_Main\" for hierarchy \"ps2_Main:keyb\"" {  } { { "Parking_Controller.v" "keyb" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_ctrla ps2_Main.v(18) " "Verilog HDL or VHDL warning at ps2_Main.v(18): object \"reset_ctrla\" assigned a value but never read" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_valid_key_pressed ps2_Main.v(48) " "Verilog HDL or VHDL warning at ps2_Main.v(48): object \"reset_valid_key_pressed\" assigned a value but never read" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_Main.v(71) " "Verilog HDL assignment warning at ps2_Main.v(71): truncated value with size 32 to match size of target (3)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ps2_Main.v(84) " "Verilog HDL Case Statement warning at ps2_Main.v(84): case item expression never matches the case expression" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 ps2_Main.v(119) " "Verilog HDL assignment warning at ps2_Main.v(119): truncated value with size 24 to match size of target (4)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(129) " "Verilog HDL assignment warning at ps2_Main.v(129): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(130) " "Verilog HDL assignment warning at ps2_Main.v(130): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(131) " "Verilog HDL assignment warning at ps2_Main.v(131): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450596 "|Parking_Controller|ps2_Main:keyb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_clock_divider ps2_Main:keyb\|ps2_clock_divider:inst2 " "Elaborating entity \"ps2_clock_divider\" for hierarchy \"ps2_Main:keyb\|ps2_clock_divider:inst2\"" {  } { { "ps2_Main.v" "inst2" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_Main:keyb\|ps2_keyboard:inst1 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_Main:keyb\|ps2_keyboard:inst1\"" {  } { { "ps2_Main.v" "inst1" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HOST_ACK ps2_keyboard.v(59) " "Verilog HDL or VHDL warning at ps2_keyboard.v(59): object \"HOST_ACK\" assigned a value but never read" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(25) " "Verilog HDL assignment warning at ps2_keyboard.v(25): truncated value with size 32 to match size of target (11)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(32) " "Verilog HDL assignment warning at ps2_keyboard.v(32): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(59) " "Verilog HDL assignment warning at ps2_keyboard.v(59): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(76) " "Verilog HDL assignment warning at ps2_keyboard.v(76): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(104) " "Verilog HDL assignment warning at ps2_keyboard.v(104): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_keyboard.v(156) " "Verilog HDL assignment warning at ps2_keyboard.v(156): truncated value with size 32 to match size of target (9)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(176) " "Verilog HDL assignment warning at ps2_keyboard.v(176): truncated value with size 32 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450600 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_LCD MAIN_LCD:lcd_inst " "Elaborating entity \"MAIN_LCD\" for hierarchy \"MAIN_LCD:lcd_inst\"" {  } { { "Parking_Controller.v" "lcd_inst" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CDivider MAIN_LCD:lcd_inst\|LCD_CDivider:inst1 " "Elaborating entity \"LCD_CDivider\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD_CDivider:inst1\"" {  } { { "MAIN_LCD.v" "inst1" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/MAIN_LCD.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD MAIN_LCD:lcd_inst\|LCD:inst2 " "Elaborating entity \"LCD\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD:inst2\"" {  } { { "MAIN_LCD.v" "inst2" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/MAIN_LCD.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(61) " "Verilog HDL assignment warning at LCD.v(61): truncated value with size 32 to match size of target (18)" {  } { { "LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450607 "|Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(69) " "Verilog HDL assignment warning at LCD.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450607 "|Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller MAIN_LCD:lcd_inst\|LCD:inst2\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD:inst2\|LCD_Controller:u0\"" {  } { { "LCD.v" "u0" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450608 "|Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_id_logic floor_id_logic:logic_inst " "Elaborating entity \"floor_id_logic\" for hierarchy \"floor_id_logic:logic_inst\"" {  } { { "Parking_Controller.v" "logic_inst" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(21) " "Verilog HDL assignment warning at floor_id_logic.v(21): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(38) " "Verilog HDL assignment warning at floor_id_logic.v(38): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(45) " "Verilog HDL assignment warning at floor_id_logic.v(45): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(52) " "Verilog HDL assignment warning at floor_id_logic.v(52): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(58) " "Verilog HDL assignment warning at floor_id_logic.v(58): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(60) " "Verilog HDL assignment warning at floor_id_logic.v(60): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(62) " "Verilog HDL assignment warning at floor_id_logic.v(62): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(63) " "Verilog HDL assignment warning at floor_id_logic.v(63): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(65) " "Verilog HDL assignment warning at floor_id_logic.v(65): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334450612 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDC_7SEG BDC_7SEG:bcd_inst " "Elaborating entity \"BDC_7SEG\" for hierarchy \"BDC_7SEG:bcd_inst\"" {  } { { "Parking_Controller.v" "bcd_inst" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334450613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701334452606 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701334452621 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701334452621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red_wrong_led\$latch " "Latch red_wrong_led\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.NORMAL_FSM " "Ports D and ENA on the latch are fed by the same signal state.NORMAL_FSM" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334452625 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334452625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green_led\$latch " "Latch green_led\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.NORMAL_FSM " "Ports D and ENA on the latch are fed by the same signal state.NORMAL_FSM" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334452625 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334452625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_State\[1\] " "Latch LCD_State\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.INPUTTING " "Ports D and ENA on the latch are fed by the same signal state.INPUTTING" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334452626 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334452626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_State\[0\] " "Latch LCD_State\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.INPUTTING " "Ports D and ENA on the latch are fed by the same signal state.INPUTTING" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334452626 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334452626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_State\[2\] " "Latch LCD_State\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.INPUTTING " "Ports D and ENA on the latch are fed by the same signal state.INPUTTING" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334452626 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334452626 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } } { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 117 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701334452631 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701334452631 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[0\] GND " "Pin \"first_rem_BCD\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|first_rem_BCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[1\] GND " "Pin \"first_rem_BCD\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|first_rem_BCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[2\] GND " "Pin \"first_rem_BCD\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|first_rem_BCD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[3\] GND " "Pin \"first_rem_BCD\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|first_rem_BCD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[4\] GND " "Pin \"first_rem_BCD\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|first_rem_BCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[5\] GND " "Pin \"first_rem_BCD\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|first_rem_BCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[6\] GND " "Pin \"first_rem_BCD\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|first_rem_BCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[0\] GND " "Pin \"second_rem_BCD\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|second_rem_BCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[1\] GND " "Pin \"second_rem_BCD\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|second_rem_BCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[2\] GND " "Pin \"second_rem_BCD\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|second_rem_BCD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[3\] GND " "Pin \"second_rem_BCD\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|second_rem_BCD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[4\] GND " "Pin \"second_rem_BCD\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|second_rem_BCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[5\] GND " "Pin \"second_rem_BCD\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|second_rem_BCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[6\] GND " "Pin \"second_rem_BCD\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|second_rem_BCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[0\] GND " "Pin \"tot_rem_BCD_left\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_left[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[1\] GND " "Pin \"tot_rem_BCD_left\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_left[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[2\] GND " "Pin \"tot_rem_BCD_left\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_left[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[3\] GND " "Pin \"tot_rem_BCD_left\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_left[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[4\] GND " "Pin \"tot_rem_BCD_left\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_left[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[5\] GND " "Pin \"tot_rem_BCD_left\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_left[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[6\] GND " "Pin \"tot_rem_BCD_left\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_left[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[0\] GND " "Pin \"tot_rem_BCD_right\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_right[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[1\] GND " "Pin \"tot_rem_BCD_right\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_right[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[2\] GND " "Pin \"tot_rem_BCD_right\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_right[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[3\] GND " "Pin \"tot_rem_BCD_right\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_right[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[4\] GND " "Pin \"tot_rem_BCD_right\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_right[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[5\] GND " "Pin \"tot_rem_BCD_right\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_right[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[6\] GND " "Pin \"tot_rem_BCD_right\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|tot_rem_BCD_right[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD0\[7\] GND " "Pin \"BCD0\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|BCD0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1\[7\] GND " "Pin \"BCD1\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|BCD1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[7\] GND " "Pin \"BCD2\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|BCD2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD3\[7\] GND " "Pin \"BCD3\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334453314 "|Parking_Controller|BCD3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701334453314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701334453446 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_Main:keyb\|key\[2\] High " "Register ps2_Main:keyb\|key\[2\] will power up to High" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701334453598 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_Main:keyb\|ID\[27\] High " "Register ps2_Main:keyb\|ID\[27\] will power up to High" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701334453598 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_Main:keyb\|ID\[25\] High " "Register ps2_Main:keyb\|ID\[25\] will power up to High" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701334453598 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701334453598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701334455630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701334455828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334455828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1377 " "Implemented 1377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701334455948 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701334455948 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701334455948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1294 " "Implemented 1294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701334455948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701334455948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701334455969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:54:15 2023 " "Processing ended: Thu Nov 30 10:54:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701334455969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701334455969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701334455969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334455969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701334457227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701334457227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:54:16 2023 " "Processing started: Thu Nov 30 10:54:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701334457227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701334457227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701334457228 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701334457328 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1701334457329 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1701334457329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701334457412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701334457412 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701334457427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701334457496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701334457496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701334457876 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701334457882 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701334457988 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701334457988 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701334457994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701334457994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701334457994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701334457994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701334457994 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701334457994 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701334457996 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 83 " "No exact pin location assignment(s) for 33 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701334459070 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701334459476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701334459478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701334459478 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701334459494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701334459496 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701334459496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701334459605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.NORMAL_FSM " "Destination node state.NORMAL_FSM" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701334459605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_admin.CHECK_ADMIN " "Destination node state_admin.CHECK_ADMIN" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701334459605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_admin.ENTER_ADMIN_ID " "Destination node state_admin.ENTER_ADMIN_ID" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701334459605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_N.INCORRECT_N " "Destination node state_N.INCORRECT_N" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701334459605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_N.GRANTED_ALT_FLR_N " "Destination node state_N.GRANTED_ALT_FLR_N" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701334459605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_N.GRANTED_CHOSN_FLR_N " "Destination node state_N.GRANTED_CHOSN_FLR_N" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701334459605 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701334459605 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701334459605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "Automatically promoted node ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701334459605 ""}  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701334459605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "Automatically promoted node ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701334459606 ""}  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701334459606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "Automatically promoted node ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701334459606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]~21 " "Destination node ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]~21" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701334459606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701334459606 ""}  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701334459606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector24~0  " "Automatically promoted node Selector24~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701334459606 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 2242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701334459606 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701334459993 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701334459995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701334459995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701334459998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701334460001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701334460004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701334460004 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701334460006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701334460092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701334460094 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701334460094 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 0 33 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 0 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701334460103 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701334460103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701334460103 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 39 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 66 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 17 48 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 64 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701334460104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701334460104 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701334460104 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD4\[0\] " "Node \"BCD4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD4\[1\] " "Node \"BCD4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD4\[2\] " "Node \"BCD4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD4\[3\] " "Node \"BCD4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD4\[4\] " "Node \"BCD4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD4\[5\] " "Node \"BCD4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD4\[6\] " "Node \"BCD4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD5\[0\] " "Node \"BCD5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD5\[1\] " "Node \"BCD5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD5\[2\] " "Node \"BCD5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD5\[3\] " "Node \"BCD5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD5\[4\] " "Node \"BCD5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD5\[5\] " "Node \"BCD5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD5\[6\] " "Node \"BCD5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD6\[0\] " "Node \"BCD6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD6\[1\] " "Node \"BCD6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD6\[2\] " "Node \"BCD6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD6\[3\] " "Node \"BCD6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD6\[4\] " "Node \"BCD6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD6\[5\] " "Node \"BCD6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD6\[6\] " "Node \"BCD6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_pressed " "Node \"key_pressed\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_pressed" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701334460424 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701334460424 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701334460425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701334460433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701334463759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701334464146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701334464193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701334476010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701334476010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701334476500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701334480430 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701334480430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701334485467 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701334485467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701334485472 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.87 " "Total time spent on timing analysis during the Fitter is 1.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701334485633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701334485651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701334486029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701334486030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701334486371 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701334487299 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701334487930 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701334487944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701334487944 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701334487944 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701334487944 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701334487945 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1701334487945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/output_files/Project.fit.smsg " "Generated suppressed messages file C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701334488060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6564 " "Peak virtual memory: 6564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701334488561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:54:48 2023 " "Processing ended: Thu Nov 30 10:54:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701334488561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701334488561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701334488561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701334488561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701334489646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701334489646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:54:49 2023 " "Processing started: Thu Nov 30 10:54:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701334489646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701334489646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701334489646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701334489989 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701334492402 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701334492506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701334492904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:54:52 2023 " "Processing ended: Thu Nov 30 10:54:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701334492904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701334492904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701334492904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701334492904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701334493523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701334494146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701334494146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:54:53 2023 " "Processing started: Thu Nov 30 10:54:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701334494146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701334494146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701334494147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701334494256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701334494414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701334494414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334494482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334494482 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701334495003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701334495049 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495050 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_Main:keyb\|ps2_keyboard:inst1\|keyready ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " "create_clock -period 1.000 -name ps2_Main:keyb\|ps2_keyboard:inst1\|keyready ps2_Main:keyb\|ps2_keyboard:inst1\|keyready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " "create_clock -period 1.000 -name ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " "create_clock -period 1.000 -name ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_CLK PS2_CLK " "create_clock -period 1.000 -name PS2_CLK PS2_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name flg_inp.11 flg_inp.11 " "create_clock -period 1.000 -name flg_inp.11 flg_inp.11" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.ADMIN_FSM state.ADMIN_FSM " "create_clock -period 1.000 -name state.ADMIN_FSM state.ADMIN_FSM" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.INPUTTING state.INPUTTING " "create_clock -period 1.000 -name state.INPUTTING state.INPUTTING" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701334495054 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701334495054 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701334495062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701334495064 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701334495065 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701334495078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701334495169 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701334495169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.030 " "Worst-case setup slack is -6.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.030           -1617.858 clk  " "   -6.030           -1617.858 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.744             -15.660 flg_inp.11  " "   -4.744             -15.660 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.044             -19.681 state.INPUTTING  " "   -4.044             -19.681 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.527             -64.155 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -3.527             -64.155 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.510              -6.939 state.ADMIN_FSM  " "   -3.510              -6.939 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.142              -2.142 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "   -2.142              -2.142 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856             -23.497 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -1.856             -23.497 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844              -0.844 PS2_CLK  " "   -0.844              -0.844 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.335 " "Worst-case hold slack is -1.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335              -2.060 state.INPUTTING  " "   -1.335              -2.060 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.300 flg_inp.11  " "   -0.300              -0.300 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 state.ADMIN_FSM  " "    0.109               0.000 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "    0.430               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "    0.445               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "    0.680               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 PS2_CLK  " "    1.143               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.312 " "Worst-case recovery slack is -2.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312             -18.496 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -2.312             -18.496 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752             -31.473 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -1.752             -31.473 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.610              -1.610 PS2_CLK  " "   -1.610              -1.610 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439             -73.797 clk  " "   -1.439             -73.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.848 " "Worst-case removal slack is 0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 clk  " "    0.848               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 PS2_CLK  " "    1.249               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.367               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "    1.367               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "    1.998               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -632.650 clk  " "   -3.000            -632.650 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 PS2_CLK  " "   -3.000              -4.285 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -33.410 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -1.285             -33.410 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -1.285             -20.560 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "   -1.285              -5.140 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 flg_inp.11  " "    0.400               0.000 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 state.ADMIN_FSM  " "    0.438               0.000 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 state.INPUTTING  " "    0.443               0.000 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495192 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701334495382 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701334495382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701334495390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701334495418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701334495805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701334495906 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701334495930 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701334495930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.504 " "Worst-case setup slack is -5.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.504           -1427.077 clk  " "   -5.504           -1427.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.441             -14.680 flg_inp.11  " "   -4.441             -14.680 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.665             -18.045 state.INPUTTING  " "   -3.665             -18.045 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188             -56.639 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -3.188             -56.639 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.171              -6.286 state.ADMIN_FSM  " "   -3.171              -6.286 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885              -1.885 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "   -1.885              -1.885 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626             -20.100 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -1.626             -20.100 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725              -0.725 PS2_CLK  " "   -0.725              -0.725 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.082 " "Worst-case hold slack is -1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082              -1.597 state.INPUTTING  " "   -1.082              -1.597 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.096 flg_inp.11  " "   -0.096              -0.096 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 state.ADMIN_FSM  " "    0.148               0.000 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "    0.395               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "    0.401               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "    0.580               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 PS2_CLK  " "    1.013               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.059 " "Worst-case recovery slack is -2.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059             -16.472 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -2.059             -16.472 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503             -27.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -1.503             -27.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.422              -1.422 PS2_CLK  " "   -1.422              -1.422 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -58.111 clk  " "   -1.222             -58.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.779 " "Worst-case removal slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 clk  " "    0.779               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 PS2_CLK  " "    1.160               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.236               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "    1.236               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.832               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "    1.832               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334495995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334495995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -632.650 clk  " "   -3.000            -632.650 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 PS2_CLK  " "   -3.000              -4.285 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -33.410 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -1.285             -33.410 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -1.285             -20.560 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "   -1.285              -5.140 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 state.ADMIN_FSM  " "    0.430               0.000 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 state.INPUTTING  " "    0.433               0.000 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 flg_inp.11  " "    0.467               0.000 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334496017 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701334496282 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701334496282 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701334496294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701334496407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701334496415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701334496415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.671 " "Worst-case setup slack is -2.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.671            -587.939 clk  " "   -2.671            -587.939 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937              -5.906 flg_inp.11  " "   -1.937              -5.906 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608              -7.307 state.INPUTTING  " "   -1.608              -7.307 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379              -1.379 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "   -1.379              -1.379 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364              -2.659 state.ADMIN_FSM  " "   -1.364              -2.659 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243             -20.592 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -1.243             -20.592 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -3.142 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -0.402              -3.142 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 PS2_CLK  " "    0.169               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334496424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.944 " "Worst-case hold slack is -0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944              -1.538 state.INPUTTING  " "   -0.944              -1.538 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -0.648 flg_inp.11  " "   -0.489              -0.648 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.230 clk  " "   -0.105              -0.230 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 state.ADMIN_FSM  " "   -0.002              -0.002 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "    0.188               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "    0.201               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "    0.246               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 PS2_CLK  " "    0.298               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334496441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.555 " "Worst-case recovery slack is -0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -4.440 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -0.555              -4.440 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -5.490 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -0.308              -5.490 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296              -4.887 clk  " "   -0.296              -4.887 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 PS2_CLK  " "   -0.027              -0.027 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334496451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 PS2_CLK  " "    0.316               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk  " "    0.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "    0.601               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "    0.880               0.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334496461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -640.184 clk  " "   -3.000            -640.184 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.749 PS2_CLK  " "   -3.000              -4.749 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready  " "   -1.000             -26.000 ps2_Main:keyb\|ps2_keyboard:inst1\|keyready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in  " "   -1.000             -16.000 ps2_Main:keyb\|ps2_keyboard:inst1\|ps2_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\]  " "   -1.000              -4.000 ps2_Main:keyb\|ps2_keyboard:inst1\|clk_div\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 flg_inp.11  " "    0.333               0.000 flg_inp.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 state.INPUTTING  " "    0.390               0.000 state.INPUTTING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 state.ADMIN_FSM  " "    0.419               0.000 state.ADMIN_FSM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701334496470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701334496470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701334496808 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701334496808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701334497324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701334497325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701334497473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:54:57 2023 " "Processing ended: Thu Nov 30 10:54:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701334497473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701334497473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701334497473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701334497473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701334498698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701334498699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:54:58 2023 " "Processing started: Thu Nov 30 10:54:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701334498699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701334498699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701334498699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701334499193 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701334499427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701334499465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:54:59 2023 " "Processing ended: Thu Nov 30 10:54:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701334499465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701334499465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701334499465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701334499465 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus Prime Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701334500128 ""}
