# Synopsys Constraint Checker, version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Mar 07 09:36:02 2018


##### DESIGN INFO #######################################################

Top View:                "m2s010_som"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                              Ending                                                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                System                                                                |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                                m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     10.000           |     No paths         |     No paths         |     10.000                           
System                                                                m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                                CommsFPGA_top|BIT_CLK_inferred_clock                                  |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                                CommsFPGA_top|ClkDivider_inferred_clock[1]                            |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                                m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                          |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                                m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                |     10.000           |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     |     10.000           |     No paths         |     5.000            |     5.000                            
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       System                                                                |     10.000           |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     10.000           |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       CommsFPGA_top|BIT_CLK_inferred_clock                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                |     10.000           |     No paths         |     No paths         |     No paths                         
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|BIT_CLK_inferred_clock                                  System                                                                |     10.000           |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|BIT_CLK_inferred_clock                                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|BIT_CLK_inferred_clock                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|BIT_CLK_inferred_clock                                  CommsFPGA_top|BIT_CLK_inferred_clock                                  |     10.000           |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|BIT_CLK_inferred_clock                                  CommsFPGA_top|ClkDivider_inferred_clock[1]                            |     Diff grp         |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|BIT_CLK_inferred_clock                                  m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                          |     Diff grp         |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|BIT_CLK_inferred_clock                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|ClkDivider_inferred_clock[1]                            System                                                                |     10.000           |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|ClkDivider_inferred_clock[1]                            CommsFPGA_top|BIT_CLK_inferred_clock                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|ClkDivider_inferred_clock[1]                            CommsFPGA_top|ClkDivider_inferred_clock[1]                            |     10.000           |     No paths         |     No paths         |     No paths                         
CommsFPGA_top|ClkDivider_inferred_clock[1]                            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                          m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                          |     10.000           |     No paths         |     No paths         |     No paths                         
m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                          m2s010_som|MII_DBG_PHYn                                               |     No paths         |     No paths         |     Diff grp         |     No paths                         
m2s010_som|MII_DBG_PHYn                                               CommsFPGA_top|ClkDivider_inferred_clock[1]                            |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                CommsFPGA_top|ClkDivider_inferred_clock[1]                            |     Diff grp         |     No paths         |     No paths         |     No paths                         
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                |     10.000           |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEBOUNCE_IN[0]
p:DEBOUNCE_IN[1]
p:DEBOUNCE_IN[2]
p:DEVRST_N
p:DRVR_EN
p:D_COL
p:D_CRS
p:D_MDIO (bidir end point)
p:D_MDIO (bidir start point)
p:D_RXC
p:D_RXDV
p:D_RXD[0]
p:D_RXD[1]
p:D_RXD[2]
p:D_RXD[3]
p:D_RXER
p:D_TXC
p:D_TXD[0]
p:D_TXD[1]
p:D_TXD[2]
p:D_TXD[3]
p:DormantREQn
p:EngageREQn
p:GPIO_1_BIDI[0]
p:GPIO_9_M2F_RED
p:GPIO_11_M2F_SPI_FLASH_RSTn
p:GPIO_12_F2M_BUTn3
p:GPIO_88
p:HOST_DETn
p:H_COL
p:H_MDC
p:H_MDIO (bidir end point)
p:H_MDIO (bidir start point)
p:H_RXC
p:H_RXER
p:H_TXD[0]
p:H_TXD[1]
p:H_TXD[2]
p:H_TXD[3]
p:I2C_0_SCL_M2F
p:I2C_0_SCL_M2F_OE
p:I2C_0_SDA_F2M
p:I2C_0_SDA_M2F
p:I2C_0_SDA_M2F_OE
p:I2C_1_SCL (bidir end point)
p:I2C_1_SCL (bidir start point)
p:I2C_1_SDA (bidir end point)
p:I2C_1_SDA (bidir start point)
p:MANCHESTER_IN
p:MANCH_OUT_N
p:MANCH_OUT_P
p:MDDR_ADDR[0]
p:MDDR_ADDR[1]
p:MDDR_ADDR[2]
p:MDDR_ADDR[3]
p:MDDR_ADDR[4]
p:MDDR_ADDR[5]
p:MDDR_ADDR[6]
p:MDDR_ADDR[7]
p:MDDR_ADDR[8]
p:MDDR_ADDR[9]
p:MDDR_ADDR[10]
p:MDDR_ADDR[11]
p:MDDR_ADDR[12]
p:MDDR_ADDR[13]
p:MDDR_ADDR[14]
p:MDDR_ADDR[15]
p:MDDR_BA[0]
p:MDDR_BA[1]
p:MDDR_BA[2]
p:MDDR_CAS_N
p:MDDR_CKE
p:MDDR_CLK
p:MDDR_CLK_N
p:MDDR_CS_N
p:MDDR_DM_RDQS[0] (bidir end point)
p:MDDR_DM_RDQS[0] (bidir start point)
p:MDDR_DM_RDQS[1] (bidir end point)
p:MDDR_DM_RDQS[1] (bidir start point)
p:MDDR_DQS[0] (bidir end point)
p:MDDR_DQS[0] (bidir start point)
p:MDDR_DQS[1] (bidir end point)
p:MDDR_DQS[1] (bidir start point)
p:MDDR_DQS_TMATCH_0_IN
p:MDDR_DQS_TMATCH_0_OUT
p:MDDR_DQ[0] (bidir end point)
p:MDDR_DQ[0] (bidir start point)
p:MDDR_DQ[1] (bidir end point)
p:MDDR_DQ[1] (bidir start point)
p:MDDR_DQ[2] (bidir end point)
p:MDDR_DQ[2] (bidir start point)
p:MDDR_DQ[3] (bidir end point)
p:MDDR_DQ[3] (bidir start point)
p:MDDR_DQ[4] (bidir end point)
p:MDDR_DQ[4] (bidir start point)
p:MDDR_DQ[5] (bidir end point)
p:MDDR_DQ[5] (bidir start point)
p:MDDR_DQ[6] (bidir end point)
p:MDDR_DQ[6] (bidir start point)
p:MDDR_DQ[7] (bidir end point)
p:MDDR_DQ[7] (bidir start point)
p:MDDR_DQ[8] (bidir end point)
p:MDDR_DQ[8] (bidir start point)
p:MDDR_DQ[9] (bidir end point)
p:MDDR_DQ[9] (bidir start point)
p:MDDR_DQ[10] (bidir end point)
p:MDDR_DQ[10] (bidir start point)
p:MDDR_DQ[11] (bidir end point)
p:MDDR_DQ[11] (bidir start point)
p:MDDR_DQ[12] (bidir end point)
p:MDDR_DQ[12] (bidir start point)
p:MDDR_DQ[13] (bidir end point)
p:MDDR_DQ[13] (bidir start point)
p:MDDR_DQ[14] (bidir end point)
p:MDDR_DQ[14] (bidir start point)
p:MDDR_DQ[15] (bidir end point)
p:MDDR_DQ[15] (bidir start point)
p:MDDR_ODT
p:MDDR_RAS_N
p:MDDR_RESET_N
p:MDDR_WE_N
p:MMUART_0_RXD_F2M
p:MMUART_0_TXD_M2F
p:MMUART_1_RXD
p:MMUART_1_TXD
p:RCVR_EN
p:SPI_0_CLK (bidir end point)
p:SPI_0_CLK (bidir start point)
p:SPI_0_DI
p:SPI_0_DO
p:SPI_0_SS0 (bidir end point)
p:SPI_0_SS0 (bidir start point)
p:SPI_1_CLK_0 (bidir end point)
p:SPI_1_CLK_0 (bidir start point)
p:SPI_1_DI
p:SPI_1_DO
p:SPI_1_SS0 (bidir end point)
p:SPI_1_SS0 (bidir start point)
p:SPI_FLASH_IO2
p:SPI_FLASH_IO3
p:XTL
p:nRESET_OUT


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
