/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module cdefg_flat(LC_CGO, LC_GOTOGGLE_R, LC_CILOAD, LC_CDRLOAD, LC_CQSEL_0, LC_CQSEL_1, LC_CQSEL_2, LC_CQSEL_3, LC_CQSEL_4, LC_CQSEL_5, LC_DVALID_R, LC_EJDONE, CBUS_HALT_W_R_0, CBUS_HALT_W_R_1, CBUS_HALT_W_R_2, LC_DWEMPTY_P, LC_FCTLLOAD_0, LC_FCTLLOAD_1, LC_FCTLLOAD_2, LC_FCTLLOAD_3, LC_FCTLLOAD_4
, LC_FCTLLOAD_5, LC_FCTLLOAD_6, LC_FCTLLOAD_7, LC_FCTLLOAD_8, LC_FCTLLOAD_9, LC_FCTLLOAD_10, LC_FCTLLOAD_11, LC_FCTLLOAD_12, LC_FCTLLOAD_13, LC_FCTLLOAD_14, LC_FCTLLOAD_15, LC_FCTLDOSHIFT, CBUS_DREQ, CBUS_DRW, CBUS_DUC, CBUS_IREQ, EJ_DMAREQ, EJ_DMARW, EJ_DONE, SYSCLK, RESET_DIS
, RESET_D1_R_N, LD_MEJDEST, LDN_CGOACK_R, LD_FCTLHIT_0, LD_FCTLHIT_1, LD_FCTLHIT_2, LD_FCTLHIT_3, LD_FCTLHIT_4, LD_FCTLHIT_5, LD_FCTLHIT_6, LD_FCTLHIT_7, LD_FCTLHIT_8, LD_FCTLHIT_9, LD_FCTLHIT_10, LD_FCTLHIT_11, LD_FCTLHIT_12, LD_FCTLHIT_13, LD_FCTLHIT_14, LD_FCTLHIT_15, WBDISABLE, LBCSYNCMODE
, LL_IDLE_LR);
  output LC_CGO;
  wire LC_CGO;
  output LC_GOTOGGLE_R;
  reg LC_GOTOGGLE_R;
  output LC_CILOAD;
  wire LC_CILOAD;
  output LC_CDRLOAD;
  wire LC_CDRLOAD;
  output LC_CQSEL_0;
  wire LC_CQSEL_0;
  output LC_CQSEL_1;
  wire LC_CQSEL_1;
  output LC_CQSEL_2;
  wire LC_CQSEL_2;
  output LC_CQSEL_3;
  wire LC_CQSEL_3;
  output LC_CQSEL_4;
  wire LC_CQSEL_4;
  output LC_CQSEL_5;
  wire LC_CQSEL_5;
  output LC_DVALID_R;
  reg LC_DVALID_R;
  output LC_EJDONE;
  wire LC_EJDONE;
  output CBUS_HALT_W_R_0;
  wire CBUS_HALT_W_R_0;
  output CBUS_HALT_W_R_1;
  wire CBUS_HALT_W_R_1;
  output CBUS_HALT_W_R_2;
  wire CBUS_HALT_W_R_2;
  output LC_DWEMPTY_P;
  wire LC_DWEMPTY_P;
  output LC_FCTLLOAD_0;
  wire LC_FCTLLOAD_0;
  output LC_FCTLLOAD_1;
  wire LC_FCTLLOAD_1;
  output LC_FCTLLOAD_2;
  wire LC_FCTLLOAD_2;
  output LC_FCTLLOAD_3;
  wire LC_FCTLLOAD_3;
  output LC_FCTLLOAD_4;
  wire LC_FCTLLOAD_4;
  output LC_FCTLLOAD_5;
  wire LC_FCTLLOAD_5;
  output LC_FCTLLOAD_6;
  wire LC_FCTLLOAD_6;
  output LC_FCTLLOAD_7;
  wire LC_FCTLLOAD_7;
  output LC_FCTLLOAD_8;
  wire LC_FCTLLOAD_8;
  output LC_FCTLLOAD_9;
  wire LC_FCTLLOAD_9;
  output LC_FCTLLOAD_10;
  wire LC_FCTLLOAD_10;
  output LC_FCTLLOAD_11;
  wire LC_FCTLLOAD_11;
  output LC_FCTLLOAD_12;
  wire LC_FCTLLOAD_12;
  output LC_FCTLLOAD_13;
  wire LC_FCTLLOAD_13;
  output LC_FCTLLOAD_14;
  wire LC_FCTLLOAD_14;
  output LC_FCTLLOAD_15;
  wire LC_FCTLLOAD_15;
  output LC_FCTLDOSHIFT;
  wire LC_FCTLDOSHIFT;
  input CBUS_DREQ;
  wire CBUS_DREQ;
  input CBUS_DRW;
  wire CBUS_DRW;
  input CBUS_DUC;
  wire CBUS_DUC;
  input CBUS_IREQ;
  wire CBUS_IREQ;
  input EJ_DMAREQ;
  wire EJ_DMAREQ;
  input EJ_DMARW;
  wire EJ_DMARW;
  input EJ_DONE;
  wire EJ_DONE;
  input SYSCLK;
  wire SYSCLK;
  input RESET_DIS;
  wire RESET_DIS;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input LD_MEJDEST;
  wire LD_MEJDEST;
  input LDN_CGOACK_R;
  wire LDN_CGOACK_R;
  input LD_FCTLHIT_0;
  wire LD_FCTLHIT_0;
  input LD_FCTLHIT_1;
  wire LD_FCTLHIT_1;
  input LD_FCTLHIT_2;
  wire LD_FCTLHIT_2;
  input LD_FCTLHIT_3;
  wire LD_FCTLHIT_3;
  input LD_FCTLHIT_4;
  wire LD_FCTLHIT_4;
  input LD_FCTLHIT_5;
  wire LD_FCTLHIT_5;
  input LD_FCTLHIT_6;
  wire LD_FCTLHIT_6;
  input LD_FCTLHIT_7;
  wire LD_FCTLHIT_7;
  input LD_FCTLHIT_8;
  wire LD_FCTLHIT_8;
  input LD_FCTLHIT_9;
  wire LD_FCTLHIT_9;
  input LD_FCTLHIT_10;
  wire LD_FCTLHIT_10;
  input LD_FCTLHIT_11;
  wire LD_FCTLHIT_11;
  input LD_FCTLHIT_12;
  wire LD_FCTLHIT_12;
  input LD_FCTLHIT_13;
  wire LD_FCTLHIT_13;
  input LD_FCTLHIT_14;
  wire LD_FCTLHIT_14;
  input LD_FCTLHIT_15;
  wire LD_FCTLHIT_15;
  input WBDISABLE;
  wire WBDISABLE;
  input LBCSYNCMODE;
  wire LBCSYNCMODE;
  input LL_IDLE_LR;
  wire LL_IDLE_LR;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire CGoAck_P;
  reg CGoAck_R;
  wire DrUC_P;
  reg DrUC_R;
  wire DrValid_P;
  wire EJDone_P;
  reg EJDone_R;
  reg EJ_DONE_R;
  wire EJgo_P;
  reg EJgo_R;
  wire EValid_P;
  reg EValid_R;
  reg FCTLLOAD0_D1_R;
  reg FCTLLOAD0_D2_R;
  wire Go_P;
  wire Going_P;
  reg Going_R;
  wire Hit_P;
  reg Hit_R;
  wire I2EJPend_P;
  reg I2EJPend_R;
  wire IDgo_P;
  reg IDgo_R;
  wire IValid_P;
  reg IValid_R;
  reg LIdle_D1_R;
  reg LIdle_D2_R;
  wire Mux_R_0;
  wire Mux_R_1;
  wire Mux_R_2;
  wire Mux_R_3;
  wire Mux_R_4;
  wire Mux_R_5;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire RWgo_P;
  reg RWgo_R;
  wire cdwload;
  wire done;
  wire \write_ctl.iFifoValid_0 ;
  wire \write_ctl.iFifoValid_1 ;
  wire \write_ctl.iFifoValid_10 ;
  wire \write_ctl.iFifoValid_11 ;
  wire \write_ctl.iFifoValid_12 ;
  wire \write_ctl.iFifoValid_13 ;
  wire \write_ctl.iFifoValid_14 ;
  wire \write_ctl.iFifoValid_15 ;
  wire \write_ctl.iFifoValid_2 ;
  wire \write_ctl.iFifoValid_3 ;
  wire \write_ctl.iFifoValid_4 ;
  wire \write_ctl.iFifoValid_5 ;
  wire \write_ctl.iFifoValid_6 ;
  wire \write_ctl.iFifoValid_7 ;
  wire \write_ctl.iFifoValid_8 ;
  wire \write_ctl.iFifoValid_9 ;
  assign _037_ = _161_ & _142_;
  assign _038_ = CBUS_DREQ & CBUS_DRW;
  assign _039_ = _038_ & _143_;
  assign _040_ = _162_ & _134_;
  assign _041_ = _163_ & LC_FCTLLOAD_0;
  assign _042_ = LC_DVALID_R & _144_;
  assign _043_ = LC_FCTLLOAD_0 & WBDISABLE;
  assign _044_ = _042_ & _145_;
  assign _045_ = LC_FCTLLOAD_0 & _135_;
  assign _046_ = EValid_R & EJ_DMARW;
  assign _047_ = _166_ & _167_;
  assign _048_ = EValid_R & IDgo_R;
  assign _049_ = _048_ & _168_;
  assign _050_ = I2EJPend_R & Going_R;
  assign _051_ = I2EJPend_R & EJ_DONE_R;
  assign _052_ = _146_ & I2EJPend_R;
  assign EJDone_P = _172_ & _147_;
  assign CGoAck_P = _173_ & _148_;
  assign _053_ = EValid_R & _149_;
  assign _054_ = done & EJgo_R;
  assign _055_ = IValid_R & _151_;
  assign _056_ = done & IDgo_R;
  assign _057_ = _056_ & _150_;
  assign LC_CDRLOAD = CBUS_DREQ & CBUS_DRW;
  assign _058_ = CBUS_DREQ & CBUS_DRW;
  assign _059_ = LC_DVALID_R & _152_;
  assign _060_ = done & RWgo_R;
  assign _061_ = _060_ & _153_;
  assign _062_ = _061_ & _154_;
  assign cdwload = CBUS_DREQ & _155_;
  assign _063_ = done & _156_;
  assign _064_ = _063_ & _157_;
  assign LC_FCTLDOSHIFT = _064_ & _158_;
  assign LC_DWEMPTY_P = _159_ & LIdle_D2_R;
  assign LC_CGO = LBCSYNCMODE ? Going_R : Go_P;
  assign { _104_, _103_, _102_, _101_, _100_, _099_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _098_, _097_ } = { LD_FCTLHIT_15, LD_FCTLHIT_14, LD_FCTLHIT_13, LD_FCTLHIT_12, LD_FCTLHIT_11, LD_FCTLHIT_10, LD_FCTLHIT_9, LD_FCTLHIT_8, LD_FCTLHIT_7, LD_FCTLHIT_6, LD_FCTLHIT_5, LD_FCTLHIT_4, LD_FCTLHIT_3, LD_FCTLHIT_2, LD_FCTLHIT_1, LD_FCTLHIT_0 } & { LC_FCTLLOAD_15, LC_FCTLLOAD_14, LC_FCTLLOAD_13, LC_FCTLLOAD_12, LC_FCTLLOAD_11, LC_FCTLLOAD_10, LC_FCTLLOAD_9, LC_FCTLLOAD_8, LC_FCTLLOAD_7, LC_FCTLLOAD_6, LC_FCTLLOAD_5, LC_FCTLLOAD_4, LC_FCTLLOAD_3, LC_FCTLLOAD_2, LC_FCTLLOAD_1, LC_FCTLLOAD_0 };
  assign _113_ = LC_FCTLDOSHIFT && _115_;
  assign _114_ = cdwload && _116_;
  assign _115_ = ! cdwload;
  assign _116_ = ! LC_FCTLDOSHIFT;
  reg [15:0] _227_;
  always @(posedge SYSCLK)
    _227_ <= { _072_, _071_, _070_, _069_, _068_, _067_, _080_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _066_, _065_ };
  assign { LC_FCTLLOAD_15, LC_FCTLLOAD_14, LC_FCTLLOAD_13, LC_FCTLLOAD_12, LC_FCTLLOAD_11, LC_FCTLLOAD_10, LC_FCTLLOAD_9, LC_FCTLLOAD_8, LC_FCTLLOAD_7, LC_FCTLLOAD_6, LC_FCTLLOAD_5, LC_FCTLLOAD_4, LC_FCTLLOAD_3, LC_FCTLLOAD_2, LC_FCTLLOAD_1, LC_FCTLLOAD_0 } = _227_;
  assign { _072_, _071_, _070_, _069_, _068_, _067_, _080_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _066_, _065_ } = RESET_D2_R_N ? { \write_ctl.iFifoValid_15 , \write_ctl.iFifoValid_14 , \write_ctl.iFifoValid_13 , \write_ctl.iFifoValid_12 , \write_ctl.iFifoValid_11 , \write_ctl.iFifoValid_10 , \write_ctl.iFifoValid_9 , \write_ctl.iFifoValid_8 , \write_ctl.iFifoValid_7 , \write_ctl.iFifoValid_6 , \write_ctl.iFifoValid_5 , \write_ctl.iFifoValid_4 , \write_ctl.iFifoValid_3 , \write_ctl.iFifoValid_2 , \write_ctl.iFifoValid_1 , \write_ctl.iFifoValid_0  } : 16'h0000;
  assign { _124_, _123_, _122_, _121_, _120_, _119_, _132_, _131_, _130_, _129_, _128_, _127_, _126_, _125_, _118_, _117_ } = _114_ ? { LC_FCTLLOAD_14, LC_FCTLLOAD_13, LC_FCTLLOAD_12, LC_FCTLLOAD_11, LC_FCTLLOAD_10, LC_FCTLLOAD_9, LC_FCTLLOAD_8, LC_FCTLLOAD_7, LC_FCTLLOAD_6, LC_FCTLLOAD_5, LC_FCTLLOAD_4, LC_FCTLLOAD_3, LC_FCTLLOAD_2, LC_FCTLLOAD_1, LC_FCTLLOAD_0, 1'h1 } : { LC_FCTLLOAD_15, LC_FCTLLOAD_14, LC_FCTLLOAD_13, LC_FCTLLOAD_12, LC_FCTLLOAD_11, LC_FCTLLOAD_10, LC_FCTLLOAD_9, LC_FCTLLOAD_8, LC_FCTLLOAD_7, LC_FCTLLOAD_6, LC_FCTLLOAD_5, LC_FCTLLOAD_4, LC_FCTLLOAD_3, LC_FCTLLOAD_2, LC_FCTLLOAD_1, LC_FCTLLOAD_0 };
  assign { _088_, _087_, _086_, _085_, _084_, _083_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _089_, _082_, _081_ } = _113_ ? 16'hxxxx : { _124_, _123_, _122_, _121_, _120_, _119_, _132_, _131_, _130_, _129_, _128_, _127_, _126_, _125_, _118_, _117_ };
  assign { \write_ctl.iFifoValid_15 , \write_ctl.iFifoValid_14 , \write_ctl.iFifoValid_13 , \write_ctl.iFifoValid_12 , \write_ctl.iFifoValid_11 , \write_ctl.iFifoValid_10 , \write_ctl.iFifoValid_9 , \write_ctl.iFifoValid_8 , \write_ctl.iFifoValid_7 , \write_ctl.iFifoValid_6 , \write_ctl.iFifoValid_5 , \write_ctl.iFifoValid_4 , \write_ctl.iFifoValid_3 , \write_ctl.iFifoValid_2 , \write_ctl.iFifoValid_1 , \write_ctl.iFifoValid_0  } = _113_ ? { 1'h0, LC_FCTLLOAD_15, LC_FCTLLOAD_14, LC_FCTLLOAD_13, LC_FCTLLOAD_12, LC_FCTLLOAD_11, LC_FCTLLOAD_10, LC_FCTLLOAD_9, LC_FCTLLOAD_8, LC_FCTLLOAD_7, LC_FCTLLOAD_6, LC_FCTLLOAD_5, LC_FCTLLOAD_4, LC_FCTLLOAD_3, LC_FCTLLOAD_2, LC_FCTLLOAD_1 } : { _088_, _087_, _086_, _085_, _084_, _083_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _089_, _082_, _081_ };
  assign Hit_P = | { _104_, _103_, _102_, _101_, _100_, _099_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _098_, _097_ };
  assign _133_ = CBUS_DREQ && CBUS_DRW;
  assign _134_ = ! _185_;
  assign _135_ = ! _186_;
  assign _136_ = IValid_R || LC_DVALID_R;
  assign _137_ = _136_ || LC_FCTLLOAD_0;
  assign _138_ = _137_ || CBUS_IREQ;
  assign _139_ = _138_ || _133_;
  assign _140_ = _139_ || EValid_R;
  assign _141_ = ~ LC_GOTOGGLE_R;
  assign _142_ = ~ EValid_R;
  assign _143_ = ~ LC_FCTLLOAD_0;
  assign _144_ = ~ _041_;
  assign _145_ = ~ _043_;
  assign _146_ = ~ EJ_DONE_R;
  assign _147_ = ~ done;
  assign _148_ = ~ done;
  assign _149_ = ~ _054_;
  assign _150_ = ~ EJgo_R;
  assign _151_ = ~ _057_;
  assign _152_ = ~ _062_;
  assign _153_ = ~ IDgo_R;
  assign _154_ = ~ EJgo_R;
  assign _155_ = ~ CBUS_DRW;
  assign _156_ = ~ RWgo_R;
  assign _157_ = ~ IDgo_R;
  assign _158_ = ~ EJgo_R;
  assign _159_ = ~ _175_;
  assign RESET_D2_R_N = RESET_X_R_N | RESET_DIS;
  assign _160_ = IValid_R | CBUS_IREQ;
  assign _161_ = IValid_R | CBUS_IREQ;
  assign _162_ = _039_ | _044_;
  assign _163_ = Hit_R | DrUC_R;
  assign _164_ = _037_ | _040_;
  assign _165_ = _164_ | _046_;
  assign _166_ = EJ_DONE_R | EJDone_R;
  assign _167_ = LDN_CGOACK_R | CGoAck_R;
  assign _168_ = LDN_CGOACK_R | CGoAck_R;
  assign _169_ = _049_ | I2EJPend_R;
  assign _170_ = _047_ | _050_;
  assign _171_ = LDN_CGOACK_R | _051_;
  assign _172_ = EJDone_R | EJ_DONE_R;
  assign _173_ = CGoAck_R | LDN_CGOACK_R;
  assign EValid_P = EJ_DMAREQ | _053_;
  assign IValid_P = CBUS_IREQ | _055_;
  assign DrValid_P = _058_ | _059_;
  assign _174_ = LC_FCTLLOAD_0 | FCTLLOAD0_D1_R;
  assign _175_ = _174_ | FCTLLOAD0_D2_R;
  reg [2:0] _280_;
  always @(posedge SYSCLK)
    _280_ <= { _002_, _001_, _000_ };
  assign { CBUS_HALT_W_R_2, CBUS_HALT_W_R_1, CBUS_HALT_W_R_0 } = _280_;
  always @(posedge SYSCLK)
    EValid_R <= _009_;
  always @(posedge SYSCLK)
    IValid_R <= _017_;
  always @(posedge SYSCLK)
    LC_DVALID_R <= _005_;
  always @(posedge SYSCLK)
    DrUC_R <= _004_;
  always @(posedge SYSCLK)
    LC_GOTOGGLE_R <= _012_;
  always @(posedge SYSCLK)
    Going_R <= _013_;
  always @(posedge SYSCLK)
    IDgo_R <= _016_;
  always @(posedge SYSCLK)
    EJgo_R <= _008_;
  always @(posedge SYSCLK)
    RWgo_R <= _026_;
  reg [5:0] _290_;
  always @(posedge SYSCLK)
    _290_ <= { _025_, _024_, _023_, _022_, _021_, _020_ };
  assign { Mux_R_5, Mux_R_4, Mux_R_3, Mux_R_2, Mux_R_1, Mux_R_0 } = _290_;
  always @(posedge SYSCLK)
    Hit_R <= _014_;
  always @(posedge SYSCLK)
    EJ_DONE_R <= _007_;
  always @(posedge SYSCLK)
    EJDone_R <= _006_;
  always @(posedge SYSCLK)
    CGoAck_R <= _003_;
  always @(posedge SYSCLK)
    I2EJPend_R <= _015_;
  always @(posedge SYSCLK)
    LIdle_D1_R <= _018_;
  always @(posedge SYSCLK)
    LIdle_D2_R <= _019_;
  always @(posedge SYSCLK)
    FCTLLOAD0_D1_R <= _010_;
  always @(posedge SYSCLK)
    FCTLLOAD0_D2_R <= _011_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _002_, _001_, _000_ } = RESET_D2_R_N ? { \write_ctl.iFifoValid_14 , \write_ctl.iFifoValid_14 , \write_ctl.iFifoValid_14  } : 3'h0;
  assign _011_ = RESET_D2_R_N ? FCTLLOAD0_D1_R : 1'h0;
  assign _010_ = RESET_D2_R_N ? LC_FCTLLOAD_0 : 1'h0;
  assign _019_ = RESET_D2_R_N ? LIdle_D1_R : 1'h0;
  assign _018_ = RESET_D2_R_N ? LL_IDLE_LR : 1'h0;
  assign _015_ = RESET_D2_R_N ? I2EJPend_P : 1'h0;
  assign _003_ = RESET_D2_R_N ? CGoAck_P : 1'h0;
  assign _006_ = RESET_D2_R_N ? EJDone_P : 1'h0;
  assign _007_ = RESET_D2_R_N ? EJ_DONE : 1'h0;
  assign _014_ = RESET_D2_R_N ? Hit_P : 1'h0;
  assign _026_ = RESET_D2_R_N ? RWgo_P : 1'h0;
  assign _008_ = RESET_D2_R_N ? EJgo_P : 1'h0;
  assign _016_ = RESET_D2_R_N ? IDgo_P : 1'h0;
  assign { _025_, _024_, _023_, _022_, _021_, _020_ } = RESET_D2_R_N ? { Mux_R_5, Mux_R_4, LC_CQSEL_3, LC_CQSEL_2, LC_CQSEL_1, LC_CQSEL_0 } : 6'h00;
  assign _004_ = RESET_D2_R_N ? DrUC_P : 1'h0;
  assign _005_ = RESET_D2_R_N ? DrValid_P : 1'h0;
  assign _009_ = RESET_D2_R_N ? EValid_P : 1'h0;
  assign _017_ = RESET_D2_R_N ? IValid_P : 1'h0;
  assign _013_ = RESET_D2_R_N ? Going_P : 1'h0;
  assign _012_ = RESET_D2_R_N ? Go_P : 1'h0;
  assign Going_P = done ? 1'h0 : _027_;
  assign done = LD_MEJDEST ? _170_ : _171_;
  assign I2EJPend_P = LD_MEJDEST ? _169_ : _052_;
  assign LC_EJDONE = LD_MEJDEST ? _047_ : _051_;
  assign _176_ = _140_ ? _045_ : Mux_R_3;
  assign _035_ = Going_R ? 1'hx : _176_;
  assign _177_ = _140_ ? _040_ : Mux_R_2;
  assign _034_ = Going_R ? 1'hx : _177_;
  assign _178_ = _140_ ? _037_ : Mux_R_1;
  assign _033_ = Going_R ? 1'hx : _178_;
  assign _179_ = _140_ ? EValid_R : Mux_R_0;
  assign _032_ = Going_R ? 1'hx : _179_;
  assign _180_ = _140_ ? _165_ : RWgo_R;
  assign _036_ = Going_R ? 1'hx : _180_;
  assign _181_ = _140_ ? _160_ : IDgo_R;
  assign _031_ = Going_R ? 1'hx : _181_;
  assign _182_ = _140_ ? EValid_R : EJgo_R;
  assign _028_ = Going_R ? 1'hx : _182_;
  assign _183_ = _140_ ? 1'h1 : Going_R;
  assign _030_ = Going_R ? 1'hx : _183_;
  assign _184_ = _140_ ? _141_ : LC_GOTOGGLE_R;
  assign _029_ = Going_R ? 1'hx : _184_;
  assign { LC_CQSEL_3, LC_CQSEL_2, LC_CQSEL_1, LC_CQSEL_0 } = Going_R ? { Mux_R_3, Mux_R_2, Mux_R_1, Mux_R_0 } : { _035_, _034_, _033_, _032_ };
  assign RWgo_P = Going_R ? RWgo_R : _036_;
  assign EJgo_P = Going_R ? EJgo_R : _028_;
  assign IDgo_P = Going_R ? IDgo_R : _031_;
  assign _027_ = Going_R ? Going_R : _030_;
  assign Go_P = Going_R ? LC_GOTOGGLE_R : _029_;
  assign _185_ = | { _037_, EValid_R };
  assign _186_ = | { _040_, _037_, EValid_R };
  assign DrUC_P = CBUS_DREQ ? CBUS_DUC : DrUC_R;
  assign LC_CQSEL_4 = Mux_R_4;
  assign LC_CQSEL_5 = Mux_R_5;
  assign LC_CILOAD = CBUS_IREQ;
endmodule
