Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to M:/MASTER/COMPET/Trigger/HW/HDL/CRU/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.39 secs
 
--> Parameter xsthdpdir set to M:/MASTER/COMPET/Trigger/HW/HDL/CRU/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.39 secs
 
--> Reading design: CRU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CRU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CRU"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : CRU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : CRU.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/constants.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/components.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/PLL_ALL.vhd" in Library work.
Architecture behavioral of Entity pll_all is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" in Library work.
Entity <cru> compiled.
Entity <cru> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CRU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PLL_ALL> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CRU> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 100: Instantiating black box module <OBUFDS>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 105: Instantiating black box module <ODDR>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "INIT =  0" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "SRTYPE =  SYNC" for instance <MCLK_ODDR_OUT> in unit <CRU>.
Entity <CRU> analyzed. Unit <CRU> generated.

Analyzing Entity <PLL_ALL> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN1_IBUFG_INST> in unit <PLL_ALL>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN1_IBUFG_INST> in unit <PLL_ALL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN1_IBUFG_INST> in unit <PLL_ALL>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKFBOUT_MULT =  8" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
Entity <PLL_ALL> analyzed. Unit <PLL_ALL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PLL_ALL>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/PLL_ALL.vhd".
Unit <PLL_ALL> synthesized.


Synthesizing Unit <CRU>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd".
    Register <mrst_s> equivalent to <lrst_s> has been removed
    Found 1-bit register for signal <lrst_s>.
    Found 16-bit up counter for signal <rst_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CRU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vlx50t.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CRU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CRU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CRU.ngr
Top Level Output File Name         : CRU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 72
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT5                        : 13
#      LUT6                        : 4
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 18
#      FDC                         : 13
#      FDCE                        : 3
#      FDP                         : 1
#      ODDR                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 6
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 3
#      OBUFDS                      : 1
# Others                           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  28800     0%  
 Number of Slice LUTs:                   39  out of  28800     0%  
    Number used as Logic:                39  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     40
   Number with an unused Flip Flop:      22  out of     40    55%  
   Number with an unused LUT:             1  out of     40     2%  
   Number of fully used LUT-FF pairs:    17  out of     40    42%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    480     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_PLL_ALL/CLKOUT1_BUF           | BUFG                   | 17    |
Inst_PLL_ALL/CLKOUT0_BUF           | BUFG                   | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
fpga_cpu_reset_b                   | IBUF                   | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.982ns (Maximum Frequency: 335.345MHz)
   Minimum input arrival time before clock: 1.805ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 1.242ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_PLL_ALL/CLKOUT1_BUF'
  Clock period: 2.982ns (frequency: 335.345MHz)
  Total number of paths / destination ports: 486 / 20
-------------------------------------------------------------------------
Delay:               2.982ns (Levels of Logic = 3)
  Source:            rst_counter_12 (FF)
  Destination:       rst_counter_13 (FF)
  Source Clock:      Inst_PLL_ALL/CLKOUT1_BUF rising
  Destination Clock: Inst_PLL_ALL/CLKOUT1_BUF rising

  Data Path: rst_counter_12 to rst_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   1.080  rst_counter_12 (rst_counter_12)
     LUT6:I0->O            2   0.094   0.581  rst_counter_cmp_eq0000100_SW0 (N11)
     LUT6:I4->O           17   0.094   0.568  rst_counter_cmp_eq0000100 (rst_counter_cmp_eq0000)
     LUT2:I1->O            1   0.094   0.000  Mcount_rst_counter_eqn_151 (Mcount_rst_counter_eqn_15)
     FDCE:D                   -0.018          rst_counter_15
    ----------------------------------------
    Total                      2.982ns (0.753ns logic, 2.229ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PLL_ALL/CLKOUT1_BUF'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.805ns (Levels of Logic = 1)
  Source:            Inst_PLL_ALL/PLL_ADV_INST:LOCKED (PAD)
  Destination:       rst_counter_13 (FF)
  Destination Clock: Inst_PLL_ALL/CLKOUT1_BUF rising

  Data Path: Inst_PLL_ALL/PLL_ADV_INST:LOCKED to rst_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED        16   0.000   1.151  Inst_PLL_ALL/PLL_ADV_INST (clk_lock)
     LUT6:I0->O            3   0.094   0.347  rst_counter_not00011 (rst_counter_not0001)
     FDCE:CE                   0.213          rst_counter_13
    ----------------------------------------
    Total                      1.805ns (0.307ns logic, 1.498ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PLL_ALL/CLKOUT0_BUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.992ns (Levels of Logic = 1)
  Source:            Inst_PLL_ALL/PLL_ADV_INST:LOCKED (PAD)
  Destination:       MCLK_ODDR_OUT (FF)
  Destination Clock: Inst_PLL_ALL/CLKOUT0_BUF rising

  Data Path: Inst_PLL_ALL/PLL_ADV_INST:LOCKED to MCLK_ODDR_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED        16   0.000   0.418  Inst_PLL_ALL/PLL_ADV_INST (clk_lock)
     INV:I->O              1   0.238   0.336  clk_lock_b1_INV_0 (clk_lock_b)
     ODDR:R                    0.000          MCLK_ODDR_OUT
    ----------------------------------------
    Total                      0.992ns (0.238ns logic, 0.754ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_PLL_ALL/CLKOUT1_BUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.347ns (Levels of Logic = 1)
  Source:            lrst_s (FF)
  Destination:       mrst (PAD)
  Source Clock:      Inst_PLL_ALL/CLKOUT1_BUF rising

  Data Path: lrst_s to mrst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             17   0.471   0.424  lrst_s (lrst_s)
     OBUF:I->O                 2.452          mrst_OBUF (mrst)
    ----------------------------------------
    Total                      3.347ns (2.923ns logic, 0.424ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_PLL_ALL/CLKOUT0_BUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            MCLK_ODDR_OUT (FF)
  Destination:       mclk_b (PAD)
  Source Clock:      Inst_PLL_ALL/CLKOUT0_BUF rising

  Data Path: MCLK_ODDR_OUT to mclk_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  MCLK_ODDR_OUT (mclk_o_ddr)
     OBUFDS:I->O               2.452          MCLK_DIFF_OUT (mclk)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.242ns (Levels of Logic = 1)
  Source:            fpga_cpu_reset_b (PAD)
  Destination:       Inst_PLL_ALL/PLL_ADV_INST:RST (PAD)

  Data Path: fpga_cpu_reset_b to Inst_PLL_ALL/PLL_ADV_INST:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.818   0.424  fpga_cpu_reset_b_IBUF (fpga_cpu_reset_b_IBUF)
    PLL_ADV:RST                0.000          Inst_PLL_ALL/PLL_ADV_INST
    ----------------------------------------
    Total                      1.242ns (0.818ns logic, 0.424ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.70 secs
 
--> 

Total memory usage is 269212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

