package XiaoHe.SSDbackend

import chisel3._
import chisel3.util._
import chisel3.util.experimental.BoringUtils
import chisel3.experimental.IO
import utils._
import bus.simplebus._

import freechips.rocketchip.tilelink._
import freechips.rocketchip.tilelink.ClientMetadata
import chipsalliance.rocketchip.config.Parameters

class Probe(edge: TLEdgeOut)(implicit val p: Parameters) extends DCacheModule {
  val io = IO(new Bundle {
    val mem_probe = Flipped(DecoupledIO(new TLBundleB(edge.bundle)))
    val mem_probeAck = DecoupledIO(new TLBundleC(edge.bundle))
    val metaReadBus = CacheMetaArrayReadBus()
    val metaWriteBus = CacheMetaArrayWriteBus()
    val tagReadBus = CacheTagArrayReadBus()
    val dataReadBus = Vec(sramNum, CacheDataArrayReadBus())
    val relConcurrency = Flipped(new ReleaseConcurrencyIO)
  })

  def ProbeReq = new Bundle {
    val opcode = UInt(3.W)
    val param  = UInt(3.W)
    val source = UInt(4.W)
    val addr   = UInt(36.W)
    val needData = Bool()
  }

  // translate to inner req
  //val needData = io.mem_probe.bits.data(0)
  val req = io.mem_probe.bits

  //reg for req
  val reqReg = RegEnable(req, io.mem_probe.fire).asTypeOf(new TLBundleB(edge.bundle))
  val addr = reqReg.address.asTypeOf(addrBundle)

  //condition machine: s_probePerm+s_probeBlock|s_probeAck||s_probeAckData|   
  val s_idle :: s_probePB :: s_probeA :: s_probeAD :: Nil = Enum(4)

  val state = RegInit(s_idle)

  val probe_fire = RegInit(false.B)
  val metaReady = io.metaReadBus.req.ready && io.tagReadBus.req.ready
  io.metaReadBus.apply((io.mem_probe.fire || probe_fire) && state === s_idle && metaReady, setIdx = getMetaIdx(req.address))
  io.tagReadBus.apply((io.mem_probe.fire || probe_fire) && state === s_idle && metaReady, setIdx = getMetaIdx(req.address))

  val metaWay = io.metaReadBus.resp.data 
  val tagWay = io.tagReadBus.resp.data

  //hit and select coh
  //Probe maybe Miss
  val waymask = VecInit((tagWay zip metaWay).map{case (t, m) => (m.coh.asTypeOf(new ClientMetadata).isValid() && (t.tag === addr.tag))}).asUInt
  //val coh = Mux1H(waymask, metaWay).coh.asTypeOf(new ClientMetadata)
  val coh = Mux(waymask.asUInt === 0.U, ClientMetadata.onReset, Mux1H(waymask, metaWay).coh.asTypeOf(new ClientMetadata))
  val (probe_has_dirty_data, probe_shrink_param, probe_new_coh) = coh.onProbe(reqReg.param)
  //needData Bits or probe_has_dirty_data
  //val needData = reqReg.data(0) || probe_has_dirty_data
  val needData = true.B

  //refill_count代表c线上refill到第几个了，读应该比它早一拍，比如它在refill第n个时应该读第n+1个
  val (_, _, release_done, refill_count) = edge.count(io.mem_probeAck)
  val count = WireInit(0.U((WordIndexBits - BankBits).W))
  //val probe_block = state === s_probePB && probe_has_dirty_data
  val probe_block = state === s_probePB && needData
  val dataReadBusReady = VecInit(io.dataReadBus.map(_.req.ready)).asUInt.andR
  val dataReadValid = RegNext((probe_block || state === s_probeAD) && dataReadBusReady)
  count := Mux(state === s_probePB, 0.U, Mux(dataReadValid, refill_count + 1.U, refill_count))
  for (w <- 0 until sramNum) {
    io.dataReadBus(w).apply(valid = (probe_block || state === s_probeAD) && dataReadBusReady, setIdx = Cat(addr.index, count))
  }
  val dataRead = Wire(Vec(sramNum, UInt(XLEN.W)))
  for (w <- 0 until sramNum) {
    dataRead(w) := Mux1H(waymask, io.dataReadBus(w).resp.data).data
    //dataRead(w) := io.mem_grantAck.bits.data(((w + 1) * XLEN) - 1, w * XLEN)
  }
  val metaWriteBus = Wire(CacheMetaArrayWriteBus()).apply(
    valid = state === s_probePB, setIdx = addr.index, waymask = waymask,
    data = Wire(new DMetaBundle).apply(coh = probe_new_coh)
  )
  io.metaWriteBus.req <> metaWriteBus.req

  /** Release concurrency limit:
  *   Once the Release is issued, the master should not issue ProbeAcks, Acquires, or further Release until its recieves a ReleaseAck from the slave.
  */
  val conLimit = io.mem_probe.valid && io.mem_probe.bits.address === io.relConcurrency.addr && io.relConcurrency.relValid 

  io.mem_probe.ready := Mux(state === s_idle && !conLimit, true.B, false.B) 
  io.mem_probeAck.valid := Mux((state === s_probeA || (state === s_probeAD && dataReadValid)) && !conLimit, true.B, false.B)

  val probeResponse = edge.ProbeAck(
    fromSource = reqReg.source,
    toAddress = reqReg.address,
    lgSize = log2Ceil(LineSize).U,
    reportPermissions = probe_shrink_param
  )

  val probeResponseData = edge.ProbeAck(
    fromSource = reqReg.source,
    toAddress = reqReg.address,
    lgSize = log2Ceil(LineSize).U,
    reportPermissions = probe_shrink_param,
    data = dataRead.asUInt
  )

  io.mem_probeAck.bits := Mux(state === s_probeA, probeResponse, probeResponseData)

  switch(state) {
    //request for meta and data(id needdata)
    is(s_idle) {
      when(io.mem_probe.fire && metaReady) {
        state := s_probePB
        probe_fire := true.B
      }
      when(probe_fire && metaReady) {
        state := s_probePB
      }
    }
    is (s_probePB) {
      //state := Mux(probe_has_dirty_data, s_probeAD, s_probeA)
      state := Mux(needData, s_probeAD, s_probeA)
    }
    is (s_probeA) {
      when(io.mem_probeAck.fire) {
        state := s_idle
      }
    }
    is (s_probeAD) {
      when(release_done) {
        state := s_idle
        probe_fire := false.B
      }
    }
  }

  //Debug(io.mem_probeAck.fire && addr.index === 0x4.U, "[Probe] Addr: %x  Tag:%x  Data:%x\n", addr.asUInt, addr.tag, dataRead.asUInt)
}