# Digital Logic Design Project

## Index
* [Specifications](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/Specifications)
* [Benchmarking](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/Benchmarking)

## General info
VHDL project - Digital Logic Design - Politecnico di Milano - Academic Year 2021/2022 
	
## Technologies
Project created with:
* VHDL 
* Python3
* Markdown
	
## Setup
