#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 31 17:03:44 2017
# Process ID: 14051
# Current directory: /home/asautaux/yarr/project_tandem_1/project_tandem_1.runs/impl_1
# Command line: vivado -log xilinx_pcie_2_1_ep_7x.vdi -applog -messageDb vivado.pb -mode batch -source xilinx_pcie_2_1_ep_7x.tcl -notrace
# Log file: /home/asautaux/yarr/project_tandem_1/project_tandem_1.runs/impl_1/xilinx_pcie_2_1_ep_7x.vdi
# Journal file: /home/asautaux/yarr/project_tandem_1/project_tandem_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pcie_2_1_ep_7x.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_7x_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_axis/ila_axis.dcp' for cell 'app/dbg_0.axis_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp' for cell 'app/l2p_dma/cmp_addr_fifo/U0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_96x512/fifo_96x512.dcp' for cell 'app/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512.dcp' for cell 'app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512'
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_32x512'. The XDC file /home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_32x512/fifo_32x512/fifo_32x512.xdc will not be read for any cell of this module.
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_96x512/fifo_96x512/fifo_96x512.xdc] for cell 'app/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_96x512/fifo_96x512/fifo_96x512.xdc] for cell 'app/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512.xdc] for cell 'app/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512.xdc] for cell 'app/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512.xdc] for cell 'app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512.xdc] for cell 'app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app/dbg_0.axis_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app/dbg_0.axis_debug/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_dma_ctrl_reg'. The XDC file /home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pd_pdm'. The XDC file /home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_l2p_dma'. The XDC file /home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_wsh_pipe'. The XDC file /home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/ip_0/pcie_7x_0_fastConfigFIFO/pcie_7x_0_fastConfigFIFO.xdc] for cell 'pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/ip_0/pcie_7x_0_fastConfigFIFO/pcie_7x_0_fastConfigFIFO.xdc] for cell 'pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_i/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
INFO: [Timing 38-2] Deriving generated clocks [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.188 ; gain = 477.500 ; free physical = 6778 ; free virtual = 18311
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_i/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x4g2.xdc]
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x4g2.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_96x512/fifo_96x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/ila_axis/ila_axis.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_32x512'. The XDC file /home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_32x512/fifo_32x512/fifo_32x512_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_96x512/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_96x512/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc] for cell 'app/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc] for cell 'app/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc] for cell 'app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc] for cell 'app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/ip_0/pcie_7x_0_fastConfigFIFO/pcie_7x_0_fastConfigFIFO_clocks.xdc] for cell 'pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/ip_0/pcie_7x_0_fastConfigFIFO/pcie_7x_0_fastConfigFIFO_clocks.xdc] for cell 'pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_i/U0/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_i/U0/inst/phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1907.188 ; gain = 853.492 ; free physical = 6842 ; free virtual = 18303
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1939.203 ; gain = 32.016 ; free physical = 6842 ; free virtual = 18303
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1939.207 ; gain = 0.000 ; free physical = 6809 ; free virtual = 18273
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1191563b3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1939.207 ; gain = 0.004 ; free physical = 6809 ; free virtual = 18273
Implement Debug Cores | Checksum: ec08261b

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 30 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d06d0e3f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1939.207 ; gain = 0.004 ; free physical = 6809 ; free virtual = 18272

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 1939 cells.
Phase 3 Constant Propagation | Checksum: 144b3e78c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1939.207 ; gain = 0.004 ; free physical = 6807 ; free virtual = 18271

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2596 unconnected nets.
INFO: [Opt 31-11] Eliminated 1239 unconnected cells.
Phase 4 Sweep | Checksum: 14d73d032

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1939.207 ; gain = 0.004 ; free physical = 6807 ; free virtual = 18271

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1939.207 ; gain = 0.000 ; free physical = 6807 ; free virtual = 18271
Ending Logic Optimization Task | Checksum: 14d73d032

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1939.207 ; gain = 0.004 ; free physical = 6807 ; free virtual = 18271

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for startup_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 1561de35f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6580 ; free virtual = 18044
Ending Power Optimization Task | Checksum: 1561de35f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.297 ; gain = 266.090 ; free physical = 6580 ; free virtual = 18044
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2205.297 ; gain = 298.109 ; free physical = 6580 ; free virtual = 18044
Sourcing Tcl File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_build_stage1.tcl]
**** INFO: BSCAN Primitives were found: dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst ****
WARNING: [Vivado 12-4775] These ranges are not aligned to a tile boundary and will be extended to: ICAP_X0Y1:ICAP_X0Y1 [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_build_stage1.tcl:427]
Finished Sourcing Tcl File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_build_stage1.tcl]
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6577 ; free virtual = 18043
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/project_tandem_1/project_tandem_1.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2597 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6569 ; free virtual = 18039
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6569 ; free virtual = 18039

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: cef4832b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6569 ; free virtual = 18039

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: cef4832b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6569 ; free virtual = 18039
WARNING: [Place 30-781] Some instances may violate an exclude pblock as they constitute a macro with another instance that belongs to the exclude pblock.
Exclude pblock: refclk_ibuf_pblock_boot
Instance constrained to exclude pblock:
    refclk_ibuf
Instance(s) not constrained to exclude pblock:
    sys_clk_p_IBUF_inst
    sys_clk_n_IBUF_inst

WARNING: [Place 30-781] Some instances may violate an exclude pblock as they constitute a macro with another instance that belongs to the exclude pblock.
Exclude pblock: pcie_7x_0_main_pblock_boot
Instance constrained to exclude pblock:
    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
Instance(s) not constrained to exclude pblock:
    pci_exp_txp_OBUF[3]_inst
    pci_exp_txn_OBUF[3]_inst
    pci_exp_rxp_IBUF[3]_inst
    pci_exp_rxn_IBUF[3]_inst

WARNING: [Place 30-781] Some instances may violate an exclude pblock as they constitute a macro with another instance that belongs to the exclude pblock.
Exclude pblock: pcie_7x_0_main_pblock_boot
Instance constrained to exclude pblock:
    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i
Instance(s) not constrained to exclude pblock:
    pci_exp_txp_OBUF[2]_inst
    pci_exp_txn_OBUF[2]_inst
    pci_exp_rxp_IBUF[2]_inst
    pci_exp_rxn_IBUF[2]_inst

WARNING: [Place 30-781] Some instances may violate an exclude pblock as they constitute a macro with another instance that belongs to the exclude pblock.
Exclude pblock: pcie_7x_0_main_pblock_boot
Instance constrained to exclude pblock:
    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i
Instance(s) not constrained to exclude pblock:
    pci_exp_txp_OBUF[1]_inst
    pci_exp_txn_OBUF[1]_inst
    pci_exp_rxp_IBUF[1]_inst
    pci_exp_rxn_IBUF[1]_inst

WARNING: [Place 30-781] Some instances may violate an exclude pblock as they constitute a macro with another instance that belongs to the exclude pblock.
Exclude pblock: pcie_7x_0_main_pblock_boot
Instance constrained to exclude pblock:
    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
Instance(s) not constrained to exclude pblock:
    pci_exp_txp_OBUF[0]_inst
    pci_exp_txn_OBUF[0]_inst
    pci_exp_rxp_IBUF[0]_inst
    pci_exp_rxn_IBUF[0]_inst

WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: cef4832b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6568 ; free virtual = 18039
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: cef4832b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6568 ; free virtual = 18039

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: cef4832b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6568 ; free virtual = 18039

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: b9159a5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6568 ; free virtual = 18039
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: b9159a5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6568 ; free virtual = 18039
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ac10f8b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6568 ; free virtual = 18039

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 20c3d66e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6568 ; free virtual = 18038

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 20c3d66e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6567 ; free virtual = 18037
Phase 1.2.1 Place Init Design | Checksum: 1c4f03c6a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6566 ; free virtual = 18036
Phase 1.2 Build Placer Netlist Model | Checksum: 1c4f03c6a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6566 ; free virtual = 18036

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c4f03c6a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6566 ; free virtual = 18036
Phase 1 Placer Initialization | Checksum: 1c4f03c6a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6566 ; free virtual = 18036

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 229b3fbd8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 229b3fbd8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b0ef7a40

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e3d1daf8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e3d1daf8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ba0e89ad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 293e90537

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 17a386fd6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 140d89123

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 140d89123

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 181eb6ab6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6560 ; free virtual = 18030
Phase 3 Detail Placement | Checksum: 181eb6ab6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6560 ; free virtual = 18030

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 17ffaf630

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6560 ; free virtual = 18031

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.292. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 19333eaa9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031
Phase 4.1 Post Commit Optimization | Checksum: 19333eaa9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19333eaa9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 19333eaa9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 19333eaa9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 19333eaa9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: e59e14dc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e59e14dc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031
Ending Placer Task | Checksum: 8525a960

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 107 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6561 ; free virtual = 18031
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6541 ; free virtual = 18031
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6554 ; free virtual = 18030
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6553 ; free virtual = 18029
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2205.297 ; gain = 0.000 ; free physical = 6555 ; free virtual = 18031
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3a758f03 ConstDB: 0 ShapeSum: 4ab01a5d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13498ffa9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2241.961 ; gain = 36.664 ; free physical = 6453 ; free virtual = 17929

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13498ffa9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2241.965 ; gain = 36.668 ; free physical = 6452 ; free virtual = 17928

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13498ffa9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2241.965 ; gain = 36.668 ; free physical = 6452 ; free virtual = 17928

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13498ffa9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2241.965 ; gain = 36.668 ; free physical = 6452 ; free virtual = 17928
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e024dd35

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6437 ; free virtual = 17914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.167  | TNS=0.000  | WHS=-0.503 | THS=-765.093|

Phase 2 Router Initialization | Checksum: 22d48e313

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6438 ; free virtual = 17914

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eb15250f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6424 ; free virtual = 17900

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1296
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2a0df23c2

Time (s): cpu = 00:01:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.186  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 204d271e1

Time (s): cpu = 00:01:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899
Phase 4 Rip-up And Reroute | Checksum: 204d271e1

Time (s): cpu = 00:01:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b7eea6e3

Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2b7eea6e3

Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b7eea6e3

Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899
Phase 5 Delay and Skew Optimization | Checksum: 2b7eea6e3

Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f22dc030

Time (s): cpu = 00:01:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 208852abb

Time (s): cpu = 00:01:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1f42bfb72

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899
Phase 6 Post Hold Fix | Checksum: 1f42bfb72

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.47531 %
  Global Horizontal Routing Utilization  = 2.72242 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2929eee01

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2929eee01

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b875ca78

Time (s): cpu = 00:01:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b875ca78

Time (s): cpu = 00:01:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6423 ; free virtual = 17899
INFO: [Route 35-16] Router Completed Successfully
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxn_IBUF[0]_inst at site IPAD_X1Y60 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxp_IBUF[0]_inst at site IPAD_X1Y61 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txn_OBUF[0]_inst at site OPAD_X0Y14 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txp_OBUF[0]_inst at site OPAD_X0Y15 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxn_IBUF[1]_inst at site IPAD_X1Y54 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxp_IBUF[1]_inst at site IPAD_X1Y55 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txn_OBUF[1]_inst at site OPAD_X0Y12 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txp_OBUF[1]_inst at site OPAD_X0Y13 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxn_IBUF[2]_inst at site IPAD_X1Y42 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxp_IBUF[2]_inst at site IPAD_X1Y43 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txn_OBUF[2]_inst at site OPAD_X0Y10 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txp_OBUF[2]_inst at site OPAD_X0Y11 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxn_IBUF[3]_inst at site IPAD_X1Y36 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_rxp_IBUF[3]_inst at site IPAD_X1Y37 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txn_OBUF[3]_inst at site OPAD_X0Y8 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-924] HDPC-01 Instance pci_exp_txp_OBUF[3]_inst at site OPAD_X0Y9 will not receive GSR during configuration. Its initial state will be unknown.
WARNING: [Constraints 18-925] HDPC-02: To prevent the placer from using these sites that will not receive initialization, apply the following placer prohibit constraints: 
set_property PROHIBIT true [get_sites -range {IPAD_X1Y60 IPAD_X1Y60}]
set_property PROHIBIT true [get_sites -range {IPAD_X1Y61 IPAD_X1Y61}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y14 OPAD_X0Y14}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y15 OPAD_X0Y15}]
set_property PROHIBIT true [get_sites -range {IPAD_X1Y54 IPAD_X1Y54}]
set_property PROHIBIT true [get_sites -range {IPAD_X1Y55 IPAD_X1Y55}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y12 OPAD_X0Y12}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y13 OPAD_X0Y13}]
set_property PROHIBIT true [get_sites -range {IPAD_X1Y42 IPAD_X1Y42}]
set_property PROHIBIT true [get_sites -range {IPAD_X1Y43 IPAD_X1Y43}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y10 OPAD_X0Y10}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y11 OPAD_X0Y11}]
set_property PROHIBIT true [get_sites -range {IPAD_X1Y36 IPAD_X1Y36}]
set_property PROHIBIT true [get_sites -range {IPAD_X1Y37 IPAD_X1Y37}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y8 OPAD_X0Y8}]
set_property PROHIBIT true [get_sites -range {OPAD_X0Y9 OPAD_X0Y9}]


Time (s): cpu = 00:02:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6422 ; free virtual = 17898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 124 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:04 ; elapsed = 00:00:52 . Memory (MB): peak = 2257.781 ; gain = 52.484 ; free physical = 6422 ; free virtual = 17898
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2270.438 ; gain = 0.000 ; free physical = 6397 ; free virtual = 17898
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/project_tandem_1/project_tandem_1.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Power 33-23] Power model is not available for startup_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Sourcing Tcl File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_create_bitstreams.tcl]
Finished Sourcing Tcl File [/home/asautaux/yarr/project_tandem_1/project_tandem_1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_create_bitstreams.tcl]
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (FLBA-1) Area group tile alignment - refclk_ibuf_pblock_boot area group IBUFDS_GTE2_X0Y2:IBUFDS_GTE2_X0Y2 doesn't align with tile
WARNING: [DRC 23-20] Rule violation (FLBA-1) Area group tile alignment - sys_clk_n_IBUF_inst_pblock_boot area group IPAD_X1Y45:IPAD_X1Y45 doesn't align with tile
WARNING: [DRC 23-20] Rule violation (FLBA-1) Area group tile alignment - sys_clk_p_IBUF_inst_pblock_boot area group IPAD_X1Y44:IPAD_X1Y44 doesn't align with tile
WARNING: [DRC 23-20] Rule violation (FLBO-1) Pblock overlap - pcie_7x_0_main_pblock_boot overlaps with refclk_ibuf_pblock_boot, sys_clk_p_IBUF_inst_pblock_boot, sys_clk_n_IBUF_inst_pblock_boot :  0.22%  0.22%  0.22% .
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2602 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 12-2358] Enabled Tandem boot bitstream.
Creating bitmap...
Creating bitstream...
Tandem stage1 bitstream contains 7915968 bits.
Writing bitstream ./xilinx_pcie_2_1_ep_7x_tandem1.bit...
Writing bitstream ./xilinx_pcie_2_1_ep_7x_tandem1.bin...
Creating bitstream...
Tandem stage2 bitstream contains 7231776 bits.
Writing bitstream ./xilinx_pcie_2_1_ep_7x_tandem2.bit...
Writing bitstream ./xilinx_pcie_2_1_ep_7x_tandem2.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/asautaux/yarr/project_tandem_1/project_tandem_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 31 17:07:00 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2676.105 ; gain = 357.633 ; free physical = 5993 ; free virtual = 17494
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file xilinx_pcie_2_1_ep_7x.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 17:07:01 2017...
