--Question 1.2

library IEEE;
use IEEE.std_logic_1164.all;

entity FA_bitVector is
port(
			a,b	:	in		bit_vector(3 downto 0);
			cin	:	in		bit;
			sum	:	out	bit_vector(4 downto 0);
			cout	:	out	bit);
end FA_bitvector;


architecture 