<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: StaticInst Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<h1>StaticInst Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="StaticInst" --><!-- doxytag: inherits="RefCounted" -->
<p>Base, ISA-independent static instruction class.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for StaticInst:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classStaticInst.png" usemap="#StaticInst_map" alt=""/>
  <map id="StaticInst_map" name="StaticInst_map">
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="232,0,454,24"/>
<area href="classArmISA_1_1ArmStaticInst.html" alt="ArmISA::ArmStaticInst" shape="rect" coords="0,112,222,136"/>
<area href="classPowerISA_1_1PowerStaticInst.html" alt="PowerISA::PowerStaticInst" shape="rect" coords="232,112,454,136"/>
<area href="classX86ISA_1_1X86StaticInst.html" alt="X86ISA::X86StaticInst" shape="rect" coords="696,112,918,136"/>
<area href="classArmISA_1_1PredOp.html" alt="ArmISA::PredOp" shape="rect" coords="0,168,222,192"/>
<area href="classPowerISA_1_1CondLogicOp.html" alt="PowerISA::CondLogicOp" shape="rect" coords="464,168,686,192"/>
<area href="classPowerISA_1_1CondMoveOp.html" alt="PowerISA::CondMoveOp" shape="rect" coords="464,224,686,248"/>
<area href="classPowerISA_1_1FloatOp.html" alt="PowerISA::FloatOp" shape="rect" coords="464,280,686,304"/>
<area href="classPowerISA_1_1IntOp.html" alt="PowerISA::IntOp" shape="rect" coords="464,336,686,360"/>
<area href="classPowerISA_1_1MemOp.html" alt="PowerISA::MemOp" shape="rect" coords="464,392,686,416"/>
<area href="classPowerISA_1_1MiscOp.html" alt="PowerISA::MiscOp" shape="rect" coords="464,448,686,472"/>
<area href="classPowerISA_1_1PCDependentDisassembly.html" alt="PowerISA::PCDependentDisassembly" shape="rect" coords="464,504,686,528"/>
<area href="classX86ISA_1_1MacroopBase.html" alt="X86ISA::MacroopBase" shape="rect" coords="928,168,1150,192"/>
<area href="classX86ISA_1_1X86MicroopBase.html" alt="X86ISA::X86MicroopBase" shape="rect" coords="928,224,1150,248"/>
</map>
</div>

<p><a href="classStaticInst-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classStaticInst.html#ace0105e5a843fdc06ab9278fd8660281af2d9ecd405e26b246e37ca82fcd8c3f2">MaxInstSrcRegs</a> =  TheISA::MaxInstSrcRegs, 
<a class="el" href="classStaticInst.html#ace0105e5a843fdc06ab9278fd8660281a266c08853dc10d16134b9f9f54d1226f">MaxInstDestRegs</a> =  TheISA::MaxInstDestRegs
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2e">Flags</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea3af6949757746812ffebdfbcd6a616eb">IsNop</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea93c8957c9c3f1eace95664f9a83cc071">IsInteger</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea524ea7d920efe00c9697e4e6706fe285">IsFloating</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea2796afb3ccfba4325ae8839c62b01ca0">IsMemRef</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eab417de18677e0b2d1389e64064b95e89">IsLoad</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea49220556b56816ff9c41cb4f1bac3adb">IsStore</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea27e0b6cb3338fc7d0546cb5d294fed1e">IsStoreConditional</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eaea762aad30c5a5ca6e9a0d29444dc4a7">IsIndexed</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea9d5d7674b2aa669c6a002f551bbfb6e6">IsInstPrefetch</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eab4beda84fec36eeab940c52179518fc5">IsDataPrefetch</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea9fea768f0f40e135835b10db1c69fc7a">IsControl</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea66d4aa7a0f278696cf4331c8fe5718ed">IsDirectControl</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eab2ad8e6ccd9db75b3e8bc569719a2796">IsIndirectControl</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eae8e2d2809d3b6b730e709f808d05c2c3">IsCondControl</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea72aef0ce9a2b9e2e09e79c2fcb3833de">IsUncondControl</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eade0bac017a43ca821cebd81e07c2c710">IsCall</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea8405899d809a1aa9c18cfe77ab2524d3">IsReturn</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea94ff5db9bcb968cc471c4f37f4606508">IsCondDelaySlot</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eac9bcb8619d92a615db31371915628268">IsThreadSync</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eae96fbc35aaf66690a515bdc50259cabc">IsSerializing</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eace7c42ac7df23997c7e62ddae624c912">IsSerializeBefore</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea7364dfdc7a1082a449b2df585e06990f">IsSerializeAfter</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea58e74ff610c1f1fda9d863b26a1f4066">IsMemBarrier</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea5073c71da2f840c3723e6b35b4f0a422">IsWriteBarrier</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea5a4fb439e10f5788507d30cc664dd3f6">IsReadBarrier</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ead3db4559e913c1e8fed6f765a1a73209">IsERET</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eaac50394de7c3ec14d0cb19e3335b6c0a">IsNonSpeculative</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eac4741b3351a9b3ac11986269439309f3">IsQuiesce</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea74896f98930ac4f220a9a884852331e5">IsIprAccess</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ead8ef152f2123b40c2d33a5507bea403d">IsUnverifiable</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea393512d0a170523368c35798443ec517">IsSyscall</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea33994786564bf29f98db94aab0ba0671">IsMacroop</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea6e10d5773aab5861511c47c61c8dcc63">IsMicroop</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea41b165dfd51ceccd6e13a8ab39a18ebc">IsDelayedCommit</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea74f506a60b0c0ba054c5b231ce27c945">IsLastMicroop</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eac02d838a629b9f661b0b00c6421fed54">IsFirstMicroop</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea817eccd796209323f6740e6832ea398c">IsMicroBranch</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eac0354050a3389e9e7677997091f7912c">IsDspOp</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea92e3e01a0f063c2633c0452fbf617c45">IsSquashAfter</a>, 
<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eab813f05ccf0d6a55ab804fff1fd9d59e">NumFlags</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p><a class="el" href="classSet.html">Set</a> of boolean static instruction properties. </p>
 <a href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2e">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Binary extended machine instruction type.  <a href="#a4ce6d46a678e2cb90b5baf6fd09028e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::RegIndex&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Logical register index type.  <a href="#af7f8d4b3aadeca6c03caeb7537aa68ec"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a> (<a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2e">Flags</a> f)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">OpClass&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a07b5fab78aa90e70a66bab9c3619d891">opClass</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Operation class. Used to select appropriate function unit in issue.  <a href="#a07b5fab78aa90e70a66bab9c3619d891"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903">destRegIdx</a> (int i) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th destination reg.  <a href="#ad5a7482935794f7140ab566d4bc36903"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5">srcRegIdx</a> (int i) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th source reg.  <a href="#ae151ec23f46a8c2dba01f533d24abbf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4477cbc82b18794a265012901d6fba19">eaCompInst</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory references only: returns "fake" instruction representing the effective address part of the memory operation.  <a href="#a4477cbc82b18794a265012901d6fba19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a159f0b0ccbc6ac54e2d83fc00a75e3b6">memAccInst</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory references only: returns "fake" instruction representing the memory access part of the memory operation.  <a href="#a159f0b0ccbc6ac54e2d83fc00a75e3b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a33112417791c600769838cf2beccb2dc">~StaticInst</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a> (TheISA::PCState &amp;pcState) const =0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The execute() signatures are auto-generated by scons based on the set of CPU models we are compiling in today.  <a href="#ad9b6b1d5baf970022cc111373e22923d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa794c2d79fce471834547346ff425376">fetchMicroop</a> (<a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> upc) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the microop that goes with a particular micropc.  <a href="#aa794c2d79fce471834547346ff425376"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a388a3716b7d920cde232d709d9ffa283">branchTarget</a> (const TheISA::PCState &amp;pc) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the target address for a PC-relative branch.  <a href="#a388a3716b7d920cde232d709d9ffa283"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab3824aa9761a9fb934855436f0f94d36">branchTarget</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the target address for an indirect branch (jump).  <a href="#ab3824aa9761a9fb934855436f0f94d36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aef06aac9388394b487d8b71ff4c1de4f">hasBranchTarget</a> (const TheISA::PCState &amp;pc, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, TheISA::PCState &amp;tgt) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return true if the instruction is a control transfer, and if so, return the target address as well.  <a href="#aef06aac9388394b487d8b71ff4c1de4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual const std::string &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac007e12af779b700b2909b6d377a7df7">disassemble</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab=0) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return string representation of disassembled instruction.  <a href="#ac007e12af779b700b2909b6d377a7df7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a31d9a6bf6e8f9d6d1000bce82d28d8ca">getName</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return name of machine instruction.  <a href="#a31d9a6bf6e8f9d6d1000bce82d28d8ca"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register information.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp94a7efef3e08518a5eecac7cdd492527"></a>The sum of <a class="el" href="classStaticInst.html#a28752f976672fffa7ac9655b91e5fd4d" title="Number of floating-point destination regs.">numFPDestRegs()</a> and <a class="el" href="classStaticInst.html#ad3f8e3af2e3cade4176412b36e612c3b" title="Number of integer destination regs.">numIntDestRegs()</a> equals <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>.</p>
<p>The former two functions are used to track physical register usage for machines with separate int &amp; FP reg files. </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179">numSrcRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of source registers.  <a href="#aa86f1bc6ab4060b361ec0e2d97b19179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2">numDestRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of destination registers.  <a href="#aa56148d46743d22fb2e2f76d13aaf2e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a28752f976672fffa7ac9655b91e5fd4d">numFPDestRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of floating-point destination regs.  <a href="#a28752f976672fffa7ac9655b91e5fd4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad3f8e3af2e3cade4176412b36e612c3b">numIntDestRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of integer destination regs.  <a href="#ad3f8e3af2e3cade4176412b36e612c3b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Flag accessors.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpce983375433c37c7bd0600df2f4d8060"></a>These functions are used to access the values of the various instruction property flags.</p>
<p>See <a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2e" title="Set of boolean static instruction properties.">StaticInst::Flags</a> for descriptions of the individual flags. </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3ccaaf11f1ae4064c2b32cdc5576adf0">isNop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a8b8f673e522a55fd61463ae4a51317f1">isMemRef</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a368dc2b53755761b31e165adf06653be">isLoad</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a515edce1d371137008db42d312098243">isStore</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9247f38ab19b19f392e80ce3b656ed02">isStoreConditional</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4b089c88cc433a4b430ffd1cd394a649">isInstPrefetch</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a76ee304d3cfdbde7d7082307664afb2c">isDataPrefetch</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a44dfc5b06112d8ff5afddc8d0dfc3b3c">isPrefetch</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad54cf1c3ef1d98ff5e7253a0a082f8e9">isInteger</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a870475376f5415322a3096cd36b1c5eb">isFloating</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9315e87747ee094167ade8f23fe884cf">isControl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aae300380376c83a02662db8c45f1a368">isCall</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4dbc9c07b4371686a07c2fab9158c135">isReturn</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#abcc9096fb2bd8e90e39547da7281ceb3">isDirectCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5c570848f31cde4058a075c432fa78b9">isIndirectCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad4a9ec0d1bb8bef3127223eee1c34233">isCondCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0d0f6e5be4759c5ec78c00ebb1755632">isUncondCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad73dc6224d0466dc0e7bf0b737da12b">isCondDelaySlot</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aedd4c364dd929cefc3b9d9327c0c333f">isThreadSync</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad66558e97dc948f31dd40763805930fa">isSerializing</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa7c12130cb1e793e8534879687c56fcf">isSerializeBefore</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a2a2d9fb928dc60dd7de2b8fabb337f73">isSerializeAfter</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4f0db705bd5c539a56e02e5761cdde59">isSquashAfter</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab47592390d3a3268262c3d5063e1b82d">isMemBarrier</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aff5c5113d2852d48c7dfcb0aac899461">isWriteBarrier</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#acdf4c87ed9b015ed4c48affd884943e1">isNonSpeculative</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a37d496999abcf6da9aa777b3bfb342df">isQuiesce</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#abaa7eb97f4db936b177d5de12364c966">isIprAccess</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0f4263a266ea4771bd231a65c1ddcd35">isUnverifiable</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9061ffcaafbc4b5fdf4bd36ae0eb2136">isSyscall</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a28e89372ba1db2fb29762cbf0de4abf9">isMacroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad969d5dba980614a198dc8231b74563">isMicroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4c0fe7bf0c3f238110448130d090601d">isDelayedCommit</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7dbb1af3452f798fd0d76a2573e834ba">isLastMicroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad0f1abf2d754c27861f41b4643807a45">isFirstMicroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4ff5b95bc1d2028a52ccce0fc4ef8516">isMicroBranch</a> () const </td></tr>
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The binary machine instruction.  <a href="#ad2f509501cc362e01bc189bc49566761"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">nullStaticInstPtr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to a statically allocated "null" instruction object.  <a href="#a72613b9d07ecd43566ff4fac109ac689"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce">generateDisassembly</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab) const =0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal function to generate disassembly string.  <a href="#ac88d9c88446d669400d18194c4e478ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a6e2778e53941fac85b1be9fb0f7bd039">StaticInst</a> (const char *_mnemonic, <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constructor.  <a href="#a6e2778e53941fac85b1be9fb0f7bd039"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::bitset&lt; NumFlags &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a39947c205664d67c0a2e1756000170cd">flags</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flag values for this instruction.  <a href="#a39947c205664d67c0a2e1756000170cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">OpClass&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5b3d218154ac8432e087a02e687578aa">_opClass</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a07b5fab78aa90e70a66bab9c3619d891" title="Operation class. Used to select appropriate function unit in issue.">opClass()</a>.  <a href="#a5b3d218154ac8432e087a02e687578aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9ecdfbe614b5f39b326d532479763067">_numSrcRegs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179" title="Number of source registers.">numSrcRegs()</a>.  <a href="#a9ecdfbe614b5f39b326d532479763067"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad50b63f8c39d57409b16d7d4dd8ff0f">_numDestRegs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>.  <a href="#aad50b63f8c39d57409b16d7d4dd8ff0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a53dd22dbdc0168e4637b942c74a39e2f">_destRegIdx</a> [MaxInstDestRegs]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&#39;th destination reg.">destRegIdx()</a>.  <a href="#a53dd22dbdc0168e4637b942c74a39e2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a56c1912f4f5d885251b4f99a6ffbc1cd">_srcRegIdx</a> [MaxInstSrcRegs]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&#39;th source reg.">srcRegIdx()</a>.  <a href="#a56c1912f4f5d885251b4f99a6ffbc1cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base mnemonic (e.g., "add").  <a href="#ad25adcfdbeb3d5c0686e7bf5445a8113"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7">cachedDisassembly</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">String representation of disassembly (lazily evaluated via <a class="el" href="classStaticInst.html#ac007e12af779b700b2909b6d377a7df7" title="Return string representation of disassembled instruction.">disassemble()</a>).  <a href="#ae6ab9f9451388a0845d467d21ebf1ff7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7a9b558bd6990ad99f1e8f86d383304e">_numFPDestRegs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The following are used to track physical register usage for machines with separate int &amp; FP reg files.  <a href="#a7a9b558bd6990ad99f1e8f86d383304e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a69dcb83fd0c87a19690cb2c8160493e5">_numIntDestRegs</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Base, ISA-independent static instruction class. </p>
<p>The main component of this class is the vector of flags and the associated methods for reading them. Any object that can rely solely on these flags can process instructions without being recompiled for multiple ISAs. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00080">80</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a4ce6d46a678e2cb90b5baf6fd09028e3"></a><!-- doxytag: member="StaticInst::ExtMachInst" ref="a4ce6d46a678e2cb90b5baf6fd09028e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::ExtMachInst <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Binary extended machine instruction type. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">84</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af7f8d4b3aadeca6c03caeb7537aa68ec"></a><!-- doxytag: member="StaticInst::RegIndex" ref="af7f8d4b3aadeca6c03caeb7537aa68ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::RegIndex <a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">StaticInst::RegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Logical register index type. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00086">86</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="ace0105e5a843fdc06ab9278fd8660281"></a><!-- doxytag: member="StaticInst::@27" ref="ace0105e5a843fdc06ab9278fd8660281" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ace0105e5a843fdc06ab9278fd8660281af2d9ecd405e26b246e37ca82fcd8c3f2"></a><!-- doxytag: member="MaxInstSrcRegs" ref="ace0105e5a843fdc06ab9278fd8660281af2d9ecd405e26b246e37ca82fcd8c3f2" args="" -->MaxInstSrcRegs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ace0105e5a843fdc06ab9278fd8660281a266c08853dc10d16134b9f9f54d1226f"></a><!-- doxytag: member="MaxInstDestRegs" ref="ace0105e5a843fdc06ab9278fd8660281a266c08853dc10d16134b9f9f54d1226f" args="" -->MaxInstDestRegs</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00088">88</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2e"></a><!-- doxytag: member="StaticInst::Flags" ref="aececbc2d84a83e3ad32edb44619efa2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2e">StaticInst::Flags</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> of boolean static instruction properties. </p>
<p>Notes:</p>
<ul>
<li>The IsInteger and IsFloating flags are based on the class of registers accessed by the instruction. Although most instructions will have exactly one of these two flags set, it is possible for an instruction to have neither (e.g., direct unconditional branches, memory barriers) or both (e.g., an FP/int conversion).</li>
<li>If IsMemRef is set, then exactly one of IsLoad or IsStore will be set.</li>
<li>If IsControl is set, then exactly one of IsDirectControl or IsIndirect Control will be set, and exactly one of IsCondControl or IsUncondControl will be set.</li>
<li>IsSerializing, IsMemBarrier, and IsWriteBarrier are implemented as flags since in the current model there's no other way for instructions to inject behavior into the pipeline outside of fetch. Once we go to an exec-in-exec CPU model we should be able to get rid of these flags and implement this behavior via the execute() methods. </li>
</ul>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea3af6949757746812ffebdfbcd6a616eb"></a><!-- doxytag: member="IsNop" ref="aececbc2d84a83e3ad32edb44619efa2ea3af6949757746812ffebdfbcd6a616eb" args="" -->IsNop</em>&nbsp;</td><td>
<p>Is a no-op (no effect at all). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea93c8957c9c3f1eace95664f9a83cc071"></a><!-- doxytag: member="IsInteger" ref="aececbc2d84a83e3ad32edb44619efa2ea93c8957c9c3f1eace95664f9a83cc071" args="" -->IsInteger</em>&nbsp;</td><td>
<p>References integer regs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea524ea7d920efe00c9697e4e6706fe285"></a><!-- doxytag: member="IsFloating" ref="aececbc2d84a83e3ad32edb44619efa2ea524ea7d920efe00c9697e4e6706fe285" args="" -->IsFloating</em>&nbsp;</td><td>
<p>References FP regs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea2796afb3ccfba4325ae8839c62b01ca0"></a><!-- doxytag: member="IsMemRef" ref="aececbc2d84a83e3ad32edb44619efa2ea2796afb3ccfba4325ae8839c62b01ca0" args="" -->IsMemRef</em>&nbsp;</td><td>
<p>References memory (load, store, or prefetch). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eab417de18677e0b2d1389e64064b95e89"></a><!-- doxytag: member="IsLoad" ref="aececbc2d84a83e3ad32edb44619efa2eab417de18677e0b2d1389e64064b95e89" args="" -->IsLoad</em>&nbsp;</td><td>
<p>Reads from memory (load or prefetch). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea49220556b56816ff9c41cb4f1bac3adb"></a><!-- doxytag: member="IsStore" ref="aececbc2d84a83e3ad32edb44619efa2ea49220556b56816ff9c41cb4f1bac3adb" args="" -->IsStore</em>&nbsp;</td><td>
<p>Writes to memory. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea27e0b6cb3338fc7d0546cb5d294fed1e"></a><!-- doxytag: member="IsStoreConditional" ref="aececbc2d84a83e3ad32edb44619efa2ea27e0b6cb3338fc7d0546cb5d294fed1e" args="" -->IsStoreConditional</em>&nbsp;</td><td>
<p>Store conditional instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eaea762aad30c5a5ca6e9a0d29444dc4a7"></a><!-- doxytag: member="IsIndexed" ref="aececbc2d84a83e3ad32edb44619efa2eaea762aad30c5a5ca6e9a0d29444dc4a7" args="" -->IsIndexed</em>&nbsp;</td><td>
<p>Accesses memory with an indexed address computation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea9d5d7674b2aa669c6a002f551bbfb6e6"></a><!-- doxytag: member="IsInstPrefetch" ref="aececbc2d84a83e3ad32edb44619efa2ea9d5d7674b2aa669c6a002f551bbfb6e6" args="" -->IsInstPrefetch</em>&nbsp;</td><td>
<p>Instruction-cache prefetch. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eab4beda84fec36eeab940c52179518fc5"></a><!-- doxytag: member="IsDataPrefetch" ref="aececbc2d84a83e3ad32edb44619efa2eab4beda84fec36eeab940c52179518fc5" args="" -->IsDataPrefetch</em>&nbsp;</td><td>
<p>Data-cache prefetch. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea9fea768f0f40e135835b10db1c69fc7a"></a><!-- doxytag: member="IsControl" ref="aececbc2d84a83e3ad32edb44619efa2ea9fea768f0f40e135835b10db1c69fc7a" args="" -->IsControl</em>&nbsp;</td><td>
<p>Control transfer instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea66d4aa7a0f278696cf4331c8fe5718ed"></a><!-- doxytag: member="IsDirectControl" ref="aececbc2d84a83e3ad32edb44619efa2ea66d4aa7a0f278696cf4331c8fe5718ed" args="" -->IsDirectControl</em>&nbsp;</td><td>
<p>PC relative control transfer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eab2ad8e6ccd9db75b3e8bc569719a2796"></a><!-- doxytag: member="IsIndirectControl" ref="aececbc2d84a83e3ad32edb44619efa2eab2ad8e6ccd9db75b3e8bc569719a2796" args="" -->IsIndirectControl</em>&nbsp;</td><td>
<p><a class="el" href="classRegister.html">Register</a> indirect control transfer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eae8e2d2809d3b6b730e709f808d05c2c3"></a><!-- doxytag: member="IsCondControl" ref="aececbc2d84a83e3ad32edb44619efa2eae8e2d2809d3b6b730e709f808d05c2c3" args="" -->IsCondControl</em>&nbsp;</td><td>
<p>Conditional control transfer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea72aef0ce9a2b9e2e09e79c2fcb3833de"></a><!-- doxytag: member="IsUncondControl" ref="aececbc2d84a83e3ad32edb44619efa2ea72aef0ce9a2b9e2e09e79c2fcb3833de" args="" -->IsUncondControl</em>&nbsp;</td><td>
<p>Unconditional control transfer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eade0bac017a43ca821cebd81e07c2c710"></a><!-- doxytag: member="IsCall" ref="aececbc2d84a83e3ad32edb44619efa2eade0bac017a43ca821cebd81e07c2c710" args="" -->IsCall</em>&nbsp;</td><td>
<p>Subroutine call. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea8405899d809a1aa9c18cfe77ab2524d3"></a><!-- doxytag: member="IsReturn" ref="aececbc2d84a83e3ad32edb44619efa2ea8405899d809a1aa9c18cfe77ab2524d3" args="" -->IsReturn</em>&nbsp;</td><td>
<p>Subroutine return. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea94ff5db9bcb968cc471c4f37f4606508"></a><!-- doxytag: member="IsCondDelaySlot" ref="aececbc2d84a83e3ad32edb44619efa2ea94ff5db9bcb968cc471c4f37f4606508" args="" -->IsCondDelaySlot</em>&nbsp;</td><td>
<p>Conditional Delay-Slot Instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eac9bcb8619d92a615db31371915628268"></a><!-- doxytag: member="IsThreadSync" ref="aececbc2d84a83e3ad32edb44619efa2eac9bcb8619d92a615db31371915628268" args="" -->IsThreadSync</em>&nbsp;</td><td>
<p>Thread synchronization operation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eae96fbc35aaf66690a515bdc50259cabc"></a><!-- doxytag: member="IsSerializing" ref="aececbc2d84a83e3ad32edb44619efa2eae96fbc35aaf66690a515bdc50259cabc" args="" -->IsSerializing</em>&nbsp;</td><td>
<p>Serializes pipeline: won't execute until all older instructions have committed. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eace7c42ac7df23997c7e62ddae624c912"></a><!-- doxytag: member="IsSerializeBefore" ref="aececbc2d84a83e3ad32edb44619efa2eace7c42ac7df23997c7e62ddae624c912" args="" -->IsSerializeBefore</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea7364dfdc7a1082a449b2df585e06990f"></a><!-- doxytag: member="IsSerializeAfter" ref="aececbc2d84a83e3ad32edb44619efa2ea7364dfdc7a1082a449b2df585e06990f" args="" -->IsSerializeAfter</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea58e74ff610c1f1fda9d863b26a1f4066"></a><!-- doxytag: member="IsMemBarrier" ref="aececbc2d84a83e3ad32edb44619efa2ea58e74ff610c1f1fda9d863b26a1f4066" args="" -->IsMemBarrier</em>&nbsp;</td><td>
<p>Is a memory barrier. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea5073c71da2f840c3723e6b35b4f0a422"></a><!-- doxytag: member="IsWriteBarrier" ref="aececbc2d84a83e3ad32edb44619efa2ea5073c71da2f840c3723e6b35b4f0a422" args="" -->IsWriteBarrier</em>&nbsp;</td><td>
<p>Is a write barrier. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea5a4fb439e10f5788507d30cc664dd3f6"></a><!-- doxytag: member="IsReadBarrier" ref="aececbc2d84a83e3ad32edb44619efa2ea5a4fb439e10f5788507d30cc664dd3f6" args="" -->IsReadBarrier</em>&nbsp;</td><td>
<p>Is a read barrier. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ead3db4559e913c1e8fed6f765a1a73209"></a><!-- doxytag: member="IsERET" ref="aececbc2d84a83e3ad32edb44619efa2ead3db4559e913c1e8fed6f765a1a73209" args="" -->IsERET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eaac50394de7c3ec14d0cb19e3335b6c0a"></a><!-- doxytag: member="IsNonSpeculative" ref="aececbc2d84a83e3ad32edb44619efa2eaac50394de7c3ec14d0cb19e3335b6c0a" args="" -->IsNonSpeculative</em>&nbsp;</td><td>
<p>&lt;- Causes the IFU to stall (MIPS ISA) </p>
<p>Should not be executed speculatively </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eac4741b3351a9b3ac11986269439309f3"></a><!-- doxytag: member="IsQuiesce" ref="aececbc2d84a83e3ad32edb44619efa2eac4741b3351a9b3ac11986269439309f3" args="" -->IsQuiesce</em>&nbsp;</td><td>
<p>Is a quiesce instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea74896f98930ac4f220a9a884852331e5"></a><!-- doxytag: member="IsIprAccess" ref="aececbc2d84a83e3ad32edb44619efa2ea74896f98930ac4f220a9a884852331e5" args="" -->IsIprAccess</em>&nbsp;</td><td>
<p>Accesses IPRs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ead8ef152f2123b40c2d33a5507bea403d"></a><!-- doxytag: member="IsUnverifiable" ref="aececbc2d84a83e3ad32edb44619efa2ead8ef152f2123b40c2d33a5507bea403d" args="" -->IsUnverifiable</em>&nbsp;</td><td>
<p>Can't be verified by a checker. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea393512d0a170523368c35798443ec517"></a><!-- doxytag: member="IsSyscall" ref="aececbc2d84a83e3ad32edb44619efa2ea393512d0a170523368c35798443ec517" args="" -->IsSyscall</em>&nbsp;</td><td>
<p>Causes a system call to be emulated in syscall emulation mode. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea33994786564bf29f98db94aab0ba0671"></a><!-- doxytag: member="IsMacroop" ref="aececbc2d84a83e3ad32edb44619efa2ea33994786564bf29f98db94aab0ba0671" args="" -->IsMacroop</em>&nbsp;</td><td>
<p>Is a macroop containing microops. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea6e10d5773aab5861511c47c61c8dcc63"></a><!-- doxytag: member="IsMicroop" ref="aececbc2d84a83e3ad32edb44619efa2ea6e10d5773aab5861511c47c61c8dcc63" args="" -->IsMicroop</em>&nbsp;</td><td>
<p>Is a microop. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea41b165dfd51ceccd6e13a8ab39a18ebc"></a><!-- doxytag: member="IsDelayedCommit" ref="aececbc2d84a83e3ad32edb44619efa2ea41b165dfd51ceccd6e13a8ab39a18ebc" args="" -->IsDelayedCommit</em>&nbsp;</td><td>
<p>This microop doesn't commit right away. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea74f506a60b0c0ba054c5b231ce27c945"></a><!-- doxytag: member="IsLastMicroop" ref="aececbc2d84a83e3ad32edb44619efa2ea74f506a60b0c0ba054c5b231ce27c945" args="" -->IsLastMicroop</em>&nbsp;</td><td>
<p>This microop ends a microop sequence. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eac02d838a629b9f661b0b00c6421fed54"></a><!-- doxytag: member="IsFirstMicroop" ref="aececbc2d84a83e3ad32edb44619efa2eac02d838a629b9f661b0b00c6421fed54" args="" -->IsFirstMicroop</em>&nbsp;</td><td>
<p>This microop begins a microop sequence. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea817eccd796209323f6740e6832ea398c"></a><!-- doxytag: member="IsMicroBranch" ref="aececbc2d84a83e3ad32edb44619efa2ea817eccd796209323f6740e6832ea398c" args="" -->IsMicroBranch</em>&nbsp;</td><td>
<p>This microop branches within the microcode for a macroop. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eac0354050a3389e9e7677997091f7912c"></a><!-- doxytag: member="IsDspOp" ref="aececbc2d84a83e3ad32edb44619efa2eac0354050a3389e9e7677997091f7912c" args="" -->IsDspOp</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2ea92e3e01a0f063c2633c0452fbf617c45"></a><!-- doxytag: member="IsSquashAfter" ref="aececbc2d84a83e3ad32edb44619efa2ea92e3e01a0f063c2633c0452fbf617c45" args="" -->IsSquashAfter</em>&nbsp;</td><td>
<p>Squash all uncommitted state after executed. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aececbc2d84a83e3ad32edb44619efa2eab813f05ccf0d6a55ab804fff1fd9d59e"></a><!-- doxytag: member="NumFlags" ref="aececbc2d84a83e3ad32edb44619efa2eab813f05ccf0d6a55ab804fff1fd9d59e" args="" -->NumFlags</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00114">114</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6e2778e53941fac85b1be9fb0f7bd039"></a><!-- doxytag: member="StaticInst::StaticInst" ref="a6e2778e53941fac85b1be9fb0f7bd039" args="(const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StaticInst::StaticInst </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>_mnemonic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&nbsp;</td>
          <td class="paramname"> <em>_machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&nbsp;</td>
          <td class="paramname"> <em>__opClass</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Constructor. </p>
<p>It's important to initialize everything here to a sane default, since the decoder generally only overrides the fields that are meaningful for the particular instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00336">336</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a33112417791c600769838cf2beccb2dc"></a><!-- doxytag: member="StaticInst::~StaticInst" ref="a33112417791c600769838cf2beccb2dc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StaticInst::~StaticInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00041">41</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00323">cachedDisassembly</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ad9b6b1d5baf970022cc111373e22923d"></a><!-- doxytag: member="StaticInst::advancePC" ref="ad9b6b1d5baf970022cc111373e22923d" args="(TheISA::PCState &amp;pcState) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void StaticInst::advancePC </td>
          <td>(</td>
          <td class="paramtype">TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pcState</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The execute() signatures are auto-generated by scons based on the set of CPU models we are compiling in today. </p>

</div>
</div>
<a class="anchor" id="a388a3716b7d920cde232d709d9ffa283"></a><!-- doxytag: member="StaticInst::branchTarget" ref="a388a3716b7d920cde232d709d9ffa283" args="(const TheISA::PCState &amp;pc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState StaticInst::branchTarget </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the target address for a PC-relative branch. </p>
<p>Invalid if not a PC-relative branch (i.e. <a class="el" href="classStaticInst.html#abcc9096fb2bd8e90e39547da7281ceb3">isDirectCtrl()</a> should be true). </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00072">72</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">hasBranchTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3824aa9761a9fb934855436f0f94d36"></a><!-- doxytag: member="StaticInst::branchTarget" ref="ab3824aa9761a9fb934855436f0f94d36" args="(ThreadContext *tc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState StaticInst::branchTarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the target address for an indirect branch (jump). </p>
<p>The register value is read from the supplied thread context, so the result is valid only if the thread context is about to execute the branch in question. Invalid if not an indirect branch (i.e. <a class="el" href="classStaticInst.html#a5c570848f31cde4058a075c432fa78b9">isIndirectCtrl()</a> should be true). </p>

<p>Reimplemented in <a class="el" href="classPowerISA_1_1BranchRegCond.html#a5caddfd183f12539137cb35964bb4a51">PowerISA::BranchRegCond</a>.</p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00080">80</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

</div>
</div>
<a class="anchor" id="ad5a7482935794f7140ab566d4bc36903"></a><!-- doxytag: member="StaticInst::destRegIdx" ref="ad5a7482935794f7140ab566d4bc36903" args="(int i) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> StaticInst::destRegIdx </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>i</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return logical index (architectural reg num) of i'th destination reg. </p>
<p>Only the entries from 0 through <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>-1 are valid. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00272">272</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00307">_destRegIdx</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00074">MsrBase::printMsrBase()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00240">CheckerCPU::setFloatRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00316">BaseSimpleCPU::setFloatRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00247">CheckerCPU::setFloatRegOperandBits()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00323">BaseSimpleCPU::setFloatRegOperandBits()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00234">CheckerCPU::setIntRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00310">BaseSimpleCPU::setIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00183">BaseO3DynInst&lt; Impl &gt;::setMiscRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00301">CheckerCPU::setMiscRegOperand()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00369">BaseSimpleCPU::setMiscRegOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="ac007e12af779b700b2909b6d377a7df7"></a><!-- doxytag: member="StaticInst::disassemble" ref="ac007e12af779b700b2909b6d377a7df7" args="(Addr pc, const SymbolTable *symtab=0) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const string &amp; StaticInst::disassemble </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&nbsp;</td>
          <td class="paramname"> <em>symtab</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return string representation of disassembled instruction. </p>
<p>The default version of this function will call the internal virtual <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce" title="Internal function to generate disassembly string.">generateDisassembly()</a> function to get the string, then cache it in <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7" title="String representation of disassembly (lazily evaluated via disassemble()).">cachedDisassembly</a>. If the disassembly should not be cached, this function should be overridden directly. </p>

<p>Reimplemented in <a class="el" href="classPowerISA_1_1PCDependentDisassembly.html#a7d8214029b42a2ab152724298f3f7918">PowerISA::PCDependentDisassembly</a>.</p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00088">88</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00323">cachedDisassembly</a>, and <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce">generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a4477cbc82b18794a265012901d6fba19"></a><!-- doxytag: member="StaticInst::eaCompInst" ref="a4477cbc82b18794a265012901d6fba19" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&amp; StaticInst::eaCompInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory references only: returns "fake" instruction representing the effective address part of the memory operation. </p>
<p>Used to obtain the dependence info (numSrcRegs and srcRegIdx[]) for just the EA computation. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00290">290</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00281">nullStaticInstPtr</a>.</p>

</div>
</div>
<a class="anchor" id="aa794c2d79fce471834547346ff425376"></a><!-- doxytag: member="StaticInst::fetchMicroop" ref="aa794c2d79fce471834547346ff425376" args="(MicroPC upc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> StaticInst::fetchMicroop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&nbsp;</td>
          <td class="paramname"> <em>upc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the microop that goes with a particular micropc. </p>
<p>This should only be defined/used in macroops which will contain microops </p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1RfeOp.html#acb7fe50c32a12cc238359829e718b6e0">ArmISA::RfeOp</a>, <a class="el" href="classArmISA_1_1SrsOp.html#a4523edc78dc8a05417e8605ac437d8a4">ArmISA::SrsOp</a>, <a class="el" href="classArmISA_1_1Memory.html#a4ff0f5decfd469e467b12fac9ecab762">ArmISA::Memory</a>, <a class="el" href="classArmISA_1_1PredMacroOp.html#a1b32e80c77f165bd29c5bbd3b15867a4">ArmISA::PredMacroOp</a>, and <a class="el" href="classX86ISA_1_1MacroopBase.html#a284e3a67788712e120b06fd9663f060c">X86ISA::MacroopBase</a>.</p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00065">65</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

</div>
</div>
<a class="anchor" id="ac88d9c88446d669400d18194c4e478ce"></a><!-- doxytag: member="StaticInst::generateDisassembly" ref="ac88d9c88446d669400d18194c4e478ce" args="(Addr pc, const SymbolTable *symtab) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string StaticInst::generateDisassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&nbsp;</td>
          <td class="paramname"> <em>symtab</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal function to generate disassembly string. </p>

<p>Implemented in <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1">ArmISA::MicroSetPCCPSR</a>, <a class="el" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db">ArmISA::MicroIntMov</a>, <a class="el" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86">ArmISA::MicroIntImmOp</a>, <a class="el" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71">ArmISA::MicroIntOp</a>, <a class="el" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18">ArmISA::MicroMemOp</a>, <a class="el" href="classArmISA_1_1Swap.html#a9001bd788eb83f87649995fcc63c98ba">ArmISA::Swap</a>, <a class="el" href="classArmISA_1_1RfeOp.html#a81a1ad7d2f64607713d877aa727d6e74">ArmISA::RfeOp</a>, <a class="el" href="classArmISA_1_1SrsOp.html#a3e2b7589cd89fca80c353700382995d0">ArmISA::SrsOp</a>, <a class="el" href="classMrsOp.html#a778169a1d65b516644d7fb84b5820e91">MrsOp</a>, <a class="el" href="classMsrImmOp.html#a626843ccfa23a9079db5e76b5548a2de">MsrImmOp</a>, <a class="el" href="classMsrRegOp.html#a17d072b23756504ce718752378482707">MsrRegOp</a>, <a class="el" href="classImmOp.html#ac46dcf3ca3fa405e535efc208d0b8ace">ImmOp</a>, <a class="el" href="classRegImmOp.html#af92f463f9c83f677c845da86ff433179">RegImmOp</a>, <a class="el" href="classRegRegOp.html#aec17c61a20fcef9a4e9602aaaa3a2787">RegRegOp</a>, <a class="el" href="classRegImmRegOp.html#abaf8752bd06d7ae0cda4c2af1e52823e">RegImmRegOp</a>, <a class="el" href="classRegRegRegImmOp.html#a50f7125f9fa85125510fe24b47d015d1">RegRegRegImmOp</a>, <a class="el" href="classRegRegRegRegOp.html#a71b66b705ba27aee331b58f1e1d5437a">RegRegRegRegOp</a>, <a class="el" href="classRegRegRegOp.html#ad1fabd5ff86e88065351627f25c6929a">RegRegRegOp</a>, <a class="el" href="classRegRegImmOp.html#abe4067bbd9dd5cc805c32622c66bf461">RegRegImmOp</a>, <a class="el" href="classRegRegImmImmOp.html#a06ec30f88dabde6bb25d407c48a7a97c">RegRegImmImmOp</a>, <a class="el" href="classRegImmRegShiftOp.html#a6b30d3720794557944ae75be76bac368">RegImmRegShiftOp</a>, <a class="el" href="classUnknownOp.html#a8014ba4918cb1f987422da56990b5569">UnknownOp</a>, <a class="el" href="classArmISA_1_1PredImmOp.html#a058e5c438796f864080d316b30b29334">ArmISA::PredImmOp</a>, <a class="el" href="classArmISA_1_1PredIntOp.html#a2b0f3857a984419d9bfeb45e3bec8508">ArmISA::PredIntOp</a>, <a class="el" href="classArmISA_1_1DataImmOp.html#a30bb31d9bf1197d9afa02dd80c64fd91">ArmISA::DataImmOp</a>, <a class="el" href="classArmISA_1_1DataRegOp.html#a03e76f7f174c39b989b68ca291acfddb">ArmISA::DataRegOp</a>, <a class="el" href="classArmISA_1_1DataRegRegOp.html#ababedde107728bc0d284faa88e8465ee">ArmISA::DataRegRegOp</a>, <a class="el" href="classArmISA_1_1PredMacroOp.html#a6489bdf839f3db8b4adeb896dbc30384">ArmISA::PredMacroOp</a>, <a class="el" href="classArmISA_1_1ArmStaticInst.html#a5b3b2a37d2ebc3034b7bc5dc95e8005b">ArmISA::ArmStaticInst</a>, <a class="el" href="classArmISA_1_1FpRegRegOp.html#a001f541f469689111e82aa6dca93f6fe">ArmISA::FpRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegImmOp.html#ac93e561a9682b1a36e12f9cbfbc20457">ArmISA::FpRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegImmOp.html#a95b6e4cc8893ff9da363fe8ac624eda2">ArmISA::FpRegRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegOp.html#a335ce2cf17d732488ee6881d1087018f">ArmISA::FpRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegImmOp.html#af05e2419fa7888ad3ff0b1edbe55a8f8">ArmISA::FpRegRegRegImmOp</a>, <a class="el" href="classPowerISA_1_1BranchPCRel.html#af43674e17acda069693e0d109dc09f21">PowerISA::BranchPCRel</a>, <a class="el" href="classPowerISA_1_1BranchNonPCRel.html#a41f86ae0595ff6b8b7c1d7d73ff8ac8d">PowerISA::BranchNonPCRel</a>, <a class="el" href="classPowerISA_1_1BranchPCRelCond.html#adb1b13b383da153d41261dc2e789691c">PowerISA::BranchPCRelCond</a>, <a class="el" href="classPowerISA_1_1BranchNonPCRelCond.html#a85570d20897146d59edeb5e1534e8099">PowerISA::BranchNonPCRelCond</a>, <a class="el" href="classPowerISA_1_1BranchRegCond.html#aff93865f14b1b8ac16ff075fa44006ef">PowerISA::BranchRegCond</a>, <a class="el" href="classPowerISA_1_1CondLogicOp.html#a546f2081352c617e83e2640d90cf1714">PowerISA::CondLogicOp</a>, <a class="el" href="classPowerISA_1_1CondMoveOp.html#ade3ea09a13f5deff3e6c553b3286cb68">PowerISA::CondMoveOp</a>, <a class="el" href="classPowerISA_1_1FloatOp.html#a7111e3977ff93e2d21d2ab691906e367">PowerISA::FloatOp</a>, <a class="el" href="classPowerISA_1_1IntOp.html#a51fda01122921592622b45ab23525751">PowerISA::IntOp</a>, <a class="el" href="classPowerISA_1_1IntImmOp.html#ab3d7a661633fc36d1ea9d9c7af8afc7d">PowerISA::IntImmOp</a>, <a class="el" href="classPowerISA_1_1IntShiftOp.html#ac0b172802a9780cb4e1fbd1b904ca1f7">PowerISA::IntShiftOp</a>, <a class="el" href="classPowerISA_1_1IntRotateOp.html#a217ce1051a2cb9bef42152b71df32728">PowerISA::IntRotateOp</a>, <a class="el" href="classPowerISA_1_1MemOp.html#aac1f5f95095699624c8a6211d643749b">PowerISA::MemOp</a>, <a class="el" href="classPowerISA_1_1MemDispOp.html#a748141f6c2d2abdd6fd0603f1eced805">PowerISA::MemDispOp</a>, <a class="el" href="classPowerISA_1_1MiscOp.html#ab368137533b53349307d233e0283e1be">PowerISA::MiscOp</a>, <a class="el" href="classPowerISA_1_1PowerStaticInst.html#a783ea7da27167438bdef562295193b0e">PowerISA::PowerStaticInst</a>, <a class="el" href="classX86ISA_1_1MacroopBase.html#ac4b79f208feaec72d0606ab3a24be225">X86ISA::MacroopBase</a>, <a class="el" href="classX86ISA_1_1FpOp.html#af857d25ea933851af068f63c1b1bb0af">X86ISA::FpOp</a>, <a class="el" href="classX86ISA_1_1LdStOp.html#a6a519609fd9fd6ca46076fb257f53129">X86ISA::LdStOp</a>, <a class="el" href="classX86ISA_1_1MediaOpReg.html#a1c12e47dda795b3654107db23cb0d15e">X86ISA::MediaOpReg</a>, <a class="el" href="classX86ISA_1_1MediaOpImm.html#a1ce16c811f4da63695dd35ef55097c4e">X86ISA::MediaOpImm</a>, <a class="el" href="classX86ISA_1_1X86MicroopBase.html#ab9c155bac5053d29ae341f433185ecf2">X86ISA::X86MicroopBase</a>, <a class="el" href="classX86ISA_1_1RegOp.html#aa203adb41a52c8668d754a02692ff96e">X86ISA::RegOp</a>, <a class="el" href="classX86ISA_1_1RegOpImm.html#a84eea2f2e2a064fbcd7b0961356168b8">X86ISA::RegOpImm</a>, and <a class="el" href="classX86ISA_1_1X86StaticInst.html#abc18bf13e78b4c5b3304dd3b203dc49f">X86ISA::X86StaticInst</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00088">disassemble()</a>.</p>

</div>
</div>
<a class="anchor" id="a31d9a6bf6e8f9d6d1000bce82d28d8ca"></a><!-- doxytag: member="StaticInst::getName" ref="a31d9a6bf6e8f9d6d1000bce82d28d8ca" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string StaticInst::getName </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return name of machine instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00393">393</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00317">mnemonic</a>.</p>

</div>
</div>
<a class="anchor" id="aef06aac9388394b487d8b71ff4c1de4f"></a><!-- doxytag: member="StaticInst::hasBranchTarget" ref="aef06aac9388394b487d8b71ff4c1de4f" args="(const TheISA::PCState &amp;pc, ThreadContext *tc, TheISA::PCState &amp;tgt) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::hasBranchTarget </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>tgt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the instruction is a control transfer, and if so, return the target address as well. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">48</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8cc_source.html#l00072">branchTarget()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00233">isDirectCtrl()</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00234">isIndirectCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="aae300380376c83a02662db8c45f1a368"></a><!-- doxytag: member="StaticInst::isCall" ref="aae300380376c83a02662db8c45f1a368" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCall </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00231">231</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ad4a9ec0d1bb8bef3127223eee1c34233"></a><!-- doxytag: member="StaticInst::isCondCtrl" ref="ad4a9ec0d1bb8bef3127223eee1c34233" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCondCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00235">235</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aad73dc6224d0466dc0e7bf0b737da12b"></a><!-- doxytag: member="StaticInst::isCondDelaySlot" ref="aad73dc6224d0466dc0e7bf0b737da12b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCondDelaySlot </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00237">237</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a9315e87747ee094167ade8f23fe884cf"></a><!-- doxytag: member="StaticInst::isControl" ref="a9315e87747ee094167ade8f23fe884cf" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isControl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00230">230</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a76ee304d3cfdbde7d7082307664afb2c"></a><!-- doxytag: member="StaticInst::isDataPrefetch" ref="a76ee304d3cfdbde7d7082307664afb2c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDataPrefetch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00223">223</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00224">isPrefetch()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c0fe7bf0c3f238110448130d090601d"></a><!-- doxytag: member="StaticInst::isDelayedCommit" ref="a4c0fe7bf0c3f238110448130d090601d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDelayedCommit </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00255">255</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="abcc9096fb2bd8e90e39547da7281ceb3"></a><!-- doxytag: member="StaticInst::isDirectCtrl" ref="abcc9096fb2bd8e90e39547da7281ceb3" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDirectCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00233">233</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">hasBranchTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0f1abf2d754c27861f41b4643807a45"></a><!-- doxytag: member="StaticInst::isFirstMicroop" ref="ad0f1abf2d754c27861f41b4643807a45" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isFirstMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00257">257</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a870475376f5415322a3096cd36b1c5eb"></a><!-- doxytag: member="StaticInst::isFloating" ref="a870475376f5415322a3096cd36b1c5eb" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isFloating </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00228">228</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a5c570848f31cde4058a075c432fa78b9"></a><!-- doxytag: member="StaticInst::isIndirectCtrl" ref="a5c570848f31cde4058a075c432fa78b9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isIndirectCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00234">234</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">hasBranchTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b089c88cc433a4b430ffd1cd394a649"></a><!-- doxytag: member="StaticInst::isInstPrefetch" ref="a4b089c88cc433a4b430ffd1cd394a649" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isInstPrefetch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00222">222</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00224">isPrefetch()</a>.</p>

</div>
</div>
<a class="anchor" id="ad54cf1c3ef1d98ff5e7253a0a082f8e9"></a><!-- doxytag: member="StaticInst::isInteger" ref="ad54cf1c3ef1d98ff5e7253a0a082f8e9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isInteger </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00227">227</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="abaa7eb97f4db936b177d5de12364c966"></a><!-- doxytag: member="StaticInst::isIprAccess" ref="abaa7eb97f4db936b177d5de12364c966" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isIprAccess </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00250">250</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a7dbb1af3452f798fd0d76a2573e834ba"></a><!-- doxytag: member="StaticInst::isLastMicroop" ref="a7dbb1af3452f798fd0d76a2573e834ba" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isLastMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00256">256</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a368dc2b53755761b31e165adf06653be"></a><!-- doxytag: member="StaticInst::isLoad" ref="a368dc2b53755761b31e165adf06653be" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isLoad </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00219">219</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a28e89372ba1db2fb29762cbf0de4abf9"></a><!-- doxytag: member="StaticInst::isMacroop" ref="a28e89372ba1db2fb29762cbf0de4abf9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMacroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00253">253</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ab47592390d3a3268262c3d5063e1b82d"></a><!-- doxytag: member="StaticInst::isMemBarrier" ref="ab47592390d3a3268262c3d5063e1b82d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMemBarrier </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00246">246</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a8b8f673e522a55fd61463ae4a51317f1"></a><!-- doxytag: member="StaticInst::isMemRef" ref="a8b8f673e522a55fd61463ae4a51317f1" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMemRef </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00218">218</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a4ff5b95bc1d2028a52ccce0fc4ef8516"></a><!-- doxytag: member="StaticInst::isMicroBranch" ref="a4ff5b95bc1d2028a52ccce0fc4ef8516" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMicroBranch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00259">259</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aad969d5dba980614a198dc8231b74563"></a><!-- doxytag: member="StaticInst::isMicroop" ref="aad969d5dba980614a198dc8231b74563" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00254">254</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="acdf4c87ed9b015ed4c48affd884943e1"></a><!-- doxytag: member="StaticInst::isNonSpeculative" ref="acdf4c87ed9b015ed4c48affd884943e1" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isNonSpeculative </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00248">248</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a3ccaaf11f1ae4064c2b32cdc5576adf0"></a><!-- doxytag: member="StaticInst::isNop" ref="a3ccaaf11f1ae4064c2b32cdc5576adf0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isNop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">216</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a44dfc5b06112d8ff5afddc8d0dfc3b3c"></a><!-- doxytag: member="StaticInst::isPrefetch" ref="a44dfc5b06112d8ff5afddc8d0dfc3b3c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isPrefetch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00224">224</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00223">isDataPrefetch()</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00222">isInstPrefetch()</a>.</p>

</div>
</div>
<a class="anchor" id="a37d496999abcf6da9aa777b3bfb342df"></a><!-- doxytag: member="StaticInst::isQuiesce" ref="a37d496999abcf6da9aa777b3bfb342df" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isQuiesce </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00249">249</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a4dbc9c07b4371686a07c2fab9158c135"></a><!-- doxytag: member="StaticInst::isReturn" ref="a4dbc9c07b4371686a07c2fab9158c135" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isReturn </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00232">232</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a2a2d9fb928dc60dd7de2b8fabb337f73"></a><!-- doxytag: member="StaticInst::isSerializeAfter" ref="a2a2d9fb928dc60dd7de2b8fabb337f73" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializeAfter </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">244</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aa7c12130cb1e793e8534879687c56fcf"></a><!-- doxytag: member="StaticInst::isSerializeBefore" ref="aa7c12130cb1e793e8534879687c56fcf" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializeBefore </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00243">243</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ad66558e97dc948f31dd40763805930fa"></a><!-- doxytag: member="StaticInst::isSerializing" ref="ad66558e97dc948f31dd40763805930fa" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializing </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00240">240</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a4f0db705bd5c539a56e02e5761cdde59"></a><!-- doxytag: member="StaticInst::isSquashAfter" ref="a4f0db705bd5c539a56e02e5761cdde59" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSquashAfter </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00245">245</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a515edce1d371137008db42d312098243"></a><!-- doxytag: member="StaticInst::isStore" ref="a515edce1d371137008db42d312098243" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isStore </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">220</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a9247f38ab19b19f392e80ce3b656ed02"></a><!-- doxytag: member="StaticInst::isStoreConditional" ref="a9247f38ab19b19f392e80ce3b656ed02" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isStoreConditional </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00221">221</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a9061ffcaafbc4b5fdf4bd36ae0eb2136"></a><!-- doxytag: member="StaticInst::isSyscall" ref="a9061ffcaafbc4b5fdf4bd36ae0eb2136" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSyscall </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00252">252</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aedd4c364dd929cefc3b9d9327c0c333f"></a><!-- doxytag: member="StaticInst::isThreadSync" ref="aedd4c364dd929cefc3b9d9327c0c333f" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isThreadSync </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00239">239</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a0d0f6e5be4759c5ec78c00ebb1755632"></a><!-- doxytag: member="StaticInst::isUncondCtrl" ref="a0d0f6e5be4759c5ec78c00ebb1755632" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isUncondCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00236">236</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a0f4263a266ea4771bd231a65c1ddcd35"></a><!-- doxytag: member="StaticInst::isUnverifiable" ref="a0f4263a266ea4771bd231a65c1ddcd35" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isUnverifiable </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00251">251</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aff5c5113d2852d48c7dfcb0aac899461"></a><!-- doxytag: member="StaticInst::isWriteBarrier" ref="aff5c5113d2852d48c7dfcb0aac899461" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isWriteBarrier </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00247">247</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a159f0b0ccbc6ac54e2d83fc00a75e3b6"></a><!-- doxytag: member="StaticInst::memAccInst" ref="a159f0b0ccbc6ac54e2d83fc00a75e3b6" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&amp; StaticInst::memAccInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory references only: returns "fake" instruction representing the memory access part of the memory operation. </p>
<p>Used to obtain the dependence info (numSrcRegs and srcRegIdx[]) for just the memory access (not the EA computation). </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00299">299</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00281">nullStaticInstPtr</a>.</p>

</div>
</div>
<a class="anchor" id="aa56148d46743d22fb2e2f76d13aaf2e2"></a><!-- doxytag: member="StaticInst::numDestRegs" ref="aa56148d46743d22fb2e2f76d13aaf2e2" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numDestRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of destination registers. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00203">203</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00183">_numDestRegs</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00074">MsrBase::printMsrBase()</a>.</p>

</div>
</div>
<a class="anchor" id="a28752f976672fffa7ac9655b91e5fd4d"></a><!-- doxytag: member="StaticInst::numFPDestRegs" ref="a28752f976672fffa7ac9655b91e5fd4d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numFPDestRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of floating-point destination regs. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00205">205</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">_numFPDestRegs</a>.</p>

</div>
</div>
<a class="anchor" id="ad3f8e3af2e3cade4176412b36e612c3b"></a><!-- doxytag: member="StaticInst::numIntDestRegs" ref="ad3f8e3af2e3cade4176412b36e612c3b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numIntDestRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of integer destination regs. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00207">207</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00189">_numIntDestRegs</a>.</p>

</div>
</div>
<a class="anchor" id="aa86f1bc6ab4060b361ec0e2d97b19179"></a><!-- doxytag: member="StaticInst::numSrcRegs" ref="aa86f1bc6ab4060b361ec0e2d97b19179" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numSrcRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of source registers. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00201">201</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00180">_numSrcRegs</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00043">MrsOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a07b5fab78aa90e70a66bab9c3619d891"></a><!-- doxytag: member="StaticInst::opClass" ref="a07b5fab78aa90e70a66bab9c3619d891" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OpClass StaticInst::opClass </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Operation class. Used to select appropriate function unit in issue. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00267">267</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00177">_opClass</a>.</p>

</div>
</div>
<a class="anchor" id="a27a61af9ef62cdaff0c1d1cfac8a3d45"></a><!-- doxytag: member="StaticInst::setDelayedCommit" ref="a27a61af9ef62cdaff0c1d1cfac8a3d45" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setDelayedCommit </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00263">263</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l00054">ArmISA::MacroMemOp::MacroMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l00833">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l00176">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l00270">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00537">ArmISA::VstMultOp::VstMultOp()</a>, and <a class="el" href="macromem_8cc_source.html#l00631">ArmISA::VstSingleOp::VstSingleOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a205d6010bb036595158670f63ccfd4a6"></a><!-- doxytag: member="StaticInst::setFlag" ref="a205d6010bb036595158670f63ccfd4a6" args="(Flags f)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2e">Flags</a>&nbsp;</td>
          <td class="paramname"> <em>f</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00264">264</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ab03b4743187b4db857c1ead463c01b50"></a><!-- doxytag: member="StaticInst::setLastMicroop" ref="ab03b4743187b4db857c1ead463c01b50" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setLastMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00262">262</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ae151ec23f46a8c2dba01f533d24abbf5"></a><!-- doxytag: member="StaticInst::srcRegIdx" ref="ae151ec23f46a8c2dba01f533d24abbf5" args="(int i) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> StaticInst::srcRegIdx </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>i</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return logical index (architectural reg num) of i'th source reg. </p>
<p>Only the entries from 0 through <a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179" title="Number of source registers.">numSrcRegs()</a>-1 are valid. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00276">276</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00309">_srcRegIdx</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00043">MrsOp::generateDisassembly()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00214">CheckerCPU::readFloatRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00296">BaseSimpleCPU::readFloatRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00220">CheckerCPU::readFloatRegOperandBits()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00303">BaseSimpleCPU::readFloatRegOperandBits()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00209">CheckerCPU::readIntRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00290">BaseSimpleCPU::readIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00173">BaseO3DynInst&lt; Impl &gt;::readMiscRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00295">CheckerCPU::readMiscRegOperand()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00362">BaseSimpleCPU::readMiscRegOperand()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a53dd22dbdc0168e4637b942c74a39e2f"></a><!-- doxytag: member="StaticInst::_destRegIdx" ref="a53dd22dbdc0168e4637b942c74a39e2f" args="[MaxInstDestRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> <a class="el" href="classStaticInst.html#a53dd22dbdc0168e4637b942c74a39e2f">StaticInst::_destRegIdx</a>[MaxInstDestRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&#39;th destination reg.">destRegIdx()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00307">307</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00272">destRegIdx()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00091">X86ISA::X86StaticInst::merge()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00113">X86ISA::X86StaticInst::printDestReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aad50b63f8c39d57409b16d7d4dd8ff0f"></a><!-- doxytag: member="StaticInst::_numDestRegs" ref="aad50b63f8c39d57409b16d7d4dd8ff0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#aad50b63f8c39d57409b16d7d4dd8ff0f">StaticInst::_numDestRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00183">183</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00203">numDestRegs()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00113">X86ISA::X86StaticInst::printDestReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a9b558bd6990ad99f1e8f86d383304e"></a><!-- doxytag: member="StaticInst::_numFPDestRegs" ref="a7a9b558bd6990ad99f1e8f86d383304e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#a7a9b558bd6990ad99f1e8f86d383304e">StaticInst::_numFPDestRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are used to track physical register usage for machines with separate int &amp; FP reg files. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">188</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00205">numFPDestRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a69dcb83fd0c87a19690cb2c8160493e5"></a><!-- doxytag: member="StaticInst::_numIntDestRegs" ref="a69dcb83fd0c87a19690cb2c8160493e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#a69dcb83fd0c87a19690cb2c8160493e5">StaticInst::_numIntDestRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00189">189</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00207">numIntDestRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a9ecdfbe614b5f39b326d532479763067"></a><!-- doxytag: member="StaticInst::_numSrcRegs" ref="a9ecdfbe614b5f39b326d532479763067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#a9ecdfbe614b5f39b326d532479763067">StaticInst::_numSrcRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179" title="Number of source registers.">numSrcRegs()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00180">180</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="branch_8cc_source.html#l00153">PowerISA::BranchRegCond::branchTarget()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00201">numSrcRegs()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00106">X86ISA::X86StaticInst::printSrcReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b3d218154ac8432e087a02e687578aa"></a><!-- doxytag: member="StaticInst::_opClass" ref="a5b3d218154ac8432e087a02e687578aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OpClass <a class="el" href="classStaticInst.html#a5b3d218154ac8432e087a02e687578aa">StaticInst::_opClass</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#a07b5fab78aa90e70a66bab9c3619d891" title="Operation class. Used to select appropriate function unit in issue.">opClass()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00177">177</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00267">opClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a56c1912f4f5d885251b4f99a6ffbc1cd"></a><!-- doxytag: member="StaticInst::_srcRegIdx" ref="a56c1912f4f5d885251b4f99a6ffbc1cd" args="[MaxInstSrcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> <a class="el" href="classStaticInst.html#a56c1912f4f5d885251b4f99a6ffbc1cd">StaticInst::_srcRegIdx</a>[MaxInstSrcRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&#39;th source reg.">srcRegIdx()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00309">309</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="branch_8cc_source.html#l00153">PowerISA::BranchRegCond::branchTarget()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00121">X86ISA::X86StaticInst::pick()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00106">X86ISA::X86StaticInst::printSrcReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00142">X86ISA::X86StaticInst::signedPick()</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00276">srcRegIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6ab9f9451388a0845d467d21ebf1ff7"></a><!-- doxytag: member="StaticInst::cachedDisassembly" ref="ae6ab9f9451388a0845d467d21ebf1ff7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string* <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7">StaticInst::cachedDisassembly</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>String representation of disassembly (lazily evaluated via <a class="el" href="classStaticInst.html#ac007e12af779b700b2909b6d377a7df7" title="Return string representation of disassembled instruction.">disassemble()</a>). </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00323">323</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="branch_8cc_source.html#l00038">PowerISA::PCDependentDisassembly::disassemble()</a>, <a class="el" href="cpu_2static__inst_8cc_source.html#l00088">disassemble()</a>, and <a class="el" href="cpu_2static__inst_8cc_source.html#l00041">~StaticInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a39947c205664d67c0a2e1756000170cd"></a><!-- doxytag: member="StaticInst::flags" ref="a39947c205664d67c0a2e1756000170cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::bitset&lt;NumFlags&gt; <a class="el" href="classStaticInst.html#a39947c205664d67c0a2e1756000170cd">StaticInst::flags</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flag values for this instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">174</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="microop_8hh_source.html#l00127">X86ISA::X86MicroopBase::advancePC()</a>, <a class="el" href="vfp_8hh_source.html#l00471">ArmISA::FpOp::advancePC()</a>, <a class="el" href="pred__inst_8hh_source.html#l00339">ArmISA::PredMicroop::advancePC()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00074">ArmISA::MightBeMicro::advancePC()</a>, <a class="el" href="macromem_8hh_source.html#l00076">ArmISA::MicroOp::advancePC()</a>, <a class="el" href="vfp_8hh_source.html#l00506">ArmISA::FpRegImmOp::FpRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00524">ArmISA::FpRegRegImmOp::FpRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00489">ArmISA::FpRegRegOp::FpRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l00561">ArmISA::FpRegRegRegImmOp::FpRegRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00542">ArmISA::FpRegRegRegOp::FpRegRegRegOp()</a>, <a class="el" href="microldstop_8cc_source.html#l00044">X86ISA::LdStOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="microregop_8cc_source.html#l00044">X86ISA::RegOpBase::genFlags()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00231">isCall()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00235">isCondCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00237">isCondDelaySlot()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00230">isControl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00223">isDataPrefetch()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00255">isDelayedCommit()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00233">isDirectCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00257">isFirstMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00228">isFloating()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00234">isIndirectCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00222">isInstPrefetch()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00227">isInteger()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00250">isIprAccess()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00256">isLastMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00219">isLoad()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00253">isMacroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00246">isMemBarrier()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00218">isMemRef()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00259">isMicroBranch()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00254">isMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00248">isNonSpeculative()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">isNop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00249">isQuiesce()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00232">isReturn()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">isSerializeAfter()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00243">isSerializeBefore()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00240">isSerializing()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00245">isSquashAfter()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">isStore()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00221">isStoreConditional()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00252">isSyscall()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00239">isThreadSync()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00236">isUncondCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00251">isUnverifiable()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00247">isWriteBarrier()</a>, <a class="el" href="pred__inst_8hh_source.html#l00300">ArmISA::PredMacroOp::PredMacroOp()</a>, <a class="el" href="pred__inst_8hh_source.html#l00332">ArmISA::PredMicroop::PredMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00263">setDelayedCommit()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00264">setFlag()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00262">setLastMicroop()</a>, <a class="el" href="microop_8hh_source.html#l00097">X86ISA::X86MicroopBase::X86MicroopBase()</a>, and <a class="el" href="macroop_8hh_source.html#l00063">X86ISA::MacroopBase::~MacroopBase()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2f509501cc362e01bc189bc49566761"></a><!-- doxytag: member="StaticInst::machInst" ref="ad2f509501cc362e01bc189bc49566761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="el" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The binary machine instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00302">302</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2insts_2branch_8hh_source.html#l00065">ArmISA::BranchImmCond::BranchImmCond()</a>, <a class="el" href="arm_2insts_2branch_8hh_source.html#l00092">ArmISA::BranchRegCond::BranchRegCond()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00297">ArmISA::ArmStaticInst::disabledFault()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00266">UnknownOp::generateDisassembly()</a>, <a class="el" href="macroop_8hh_source.html#l00093">X86ISA::MacroopBase::getEmulEnv()</a>, and <a class="el" href="vfp_8cc_source.html#l01122">ArmISA::VfpMacroOp::nextIdxs()</a>.</p>

</div>
</div>
<a class="anchor" id="ad25adcfdbeb3d5c0686e7bf5445a8113"></a><!-- doxytag: member="StaticInst::mnemonic" ref="ad25adcfdbeb3d5c0686e7bf5445a8113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* <a class="el" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">StaticInst::mnemonic</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base mnemonic (e.g., "add"). </p>
<p>Used by <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce" title="Internal function to generate disassembly string.">generateDisassembly()</a> methods. Also useful to readily identify instructions from within the debugger when <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7" title="String representation of disassembly (lazily evaluated via disassemble()).">cachedDisassembly</a> has not been initialized. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00317">317</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00297">ArmISA::ArmStaticInst::disabledFault()</a>, <a class="el" href="microop_8hh_source.html#l00114">X86ISA::X86MicroopBase::generateDisassembly()</a>, <a class="el" href="micromediaop_8cc_source.html#l00035">X86ISA::MediaOpReg::generateDisassembly()</a>, <a class="el" href="microldstop_8cc_source.html#l00044">X86ISA::LdStOp::generateDisassembly()</a>, <a class="el" href="microfpop_8cc_source.html#l00052">X86ISA::FpOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00049">PowerISA::CondMoveOp::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00036">PowerISA::CondLogicOp::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00160">PowerISA::BranchRegCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00134">PowerISA::BranchNonPCRelCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00108">PowerISA::BranchPCRelCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00086">PowerISA::BranchNonPCRel::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00062">PowerISA::BranchPCRel::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00260">X86ISA::X86StaticInst::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00054">PowerISA::PowerStaticInst::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00106">ArmISA::PredMacroOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00037">PowerISA::MemOp::generateDisassembly()</a>, <a class="el" href="macroop_8hh_source.html#l00087">X86ISA::MacroopBase::getExtMachInst()</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00393">getName()</a>.</p>

</div>
</div>
<a class="anchor" id="a72613b9d07ecd43566ff4fac109ac689"></a><!-- doxytag: member="StaticInst::nullStaticInstPtr" ref="a72613b9d07ecd43566ff4fac109ac689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">StaticInst::nullStaticInstPtr</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to a statically allocated "null" instruction object. </p>
<p>Used to give <a class="el" href="classStaticInst.html#a4477cbc82b18794a265012901d6fba19" title="Memory references only: returns &quot;fake&quot; instruction representing the effective address part ...">eaCompInst()</a> and <a class="el" href="classStaticInst.html#a159f0b0ccbc6ac54e2d83fc00a75e3b6" title="Memory references only: returns &quot;fake&quot; instruction representing the memory access part of t...">memAccInst()</a> something to return when called on non-memory instructions. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00281">281</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="checker_2cpu__impl_8hh_source.html#l00067">Checker&lt; Impl &gt;::advancePC()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00499">BaseSimpleCPU::advancePC()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00290">eaCompInst()</a>, <a class="el" href="checker_2cpu__impl_8hh_source.html#l00088">Checker&lt; Impl &gt;::handlePendingInt()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00299">memAccInst()</a>, and <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/<a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a></li>
<li>cpu/<a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:18:47 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
