<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2086221</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Nov  1 14:31:06 2019</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2017.4 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>8ed11cc77d13493896a4d18766bda07f</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>6</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>0ab69b0a54dd5047b6419652e6f10bed</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211589148_1777498837_210691716_900</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcku115</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintexu</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>flvb2104</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3600 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 8 or later , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>17.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addresstreetablepanel_address_tree_table=49</TD>
   <TD>addsrcwizard_specify_hdl_netlist_block_design=1</TD>
   <TD>addsrcwizard_specify_simulation_specific_hdl_files=1</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_cancel=43</TD>
   <TD>basedialog_ok=58</TD>
   <TD>basedialog_yes=10</TD>
   <TD>boardtreepanel_board_tree_panel=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_ok=24</TD>
   <TD>cmdmsgdialog_open_messages_view=2</TD>
   <TD>coretreetablepanel_core_tree_table=21</TD>
   <TD>filesetpanel_file_set_panel_tree=90</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=62</TD>
   <TD>gettingstartedview_create_new_project=1</TD>
   <TD>gettingstartedview_open_project=7</TD>
   <TD>hardwaretreepanel_hardware_tree_table=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>hfolderchooserhelpers_up_one_level=3</TD>
   <TD>msgtreepanel_message_view_tree=16</TD>
   <TD>openrecenttarget_clear_list=1</TD>
   <TD>opentargetwizard_host_name=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_assign_address=1</TD>
   <TD>pacommandnames_auto_connect_target=2</TD>
   <TD>pacommandnames_create_top_hdl=1</TD>
   <TD>pacommandnames_disconnect_rsb_pin=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_target_wizard=5</TD>
   <TD>pacommandnames_program_fpga=7</TD>
   <TD>pacommandnames_refresh_device=1</TD>
   <TD>pacommandnames_run_bitgen=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_unmap_segment=1</TD>
   <TD>pacommandnames_validate_rsb_design=18</TD>
   <TD>partchooser_board_display_name_chooser=1</TD>
   <TD>partchooser_board_vendor_chooser=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>partchooser_boards=3</TD>
   <TD>paviews_code=3</TD>
   <TD>paviews_mig=48</TD>
   <TD>planaheadtab_refresh_changed_modules=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_open_recently_opened_target=28</TD>
   <TD>programfpgadialog_program=12</TD>
   <TD>progressdialog_background=1</TD>
   <TD>progressdialog_cancel=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectnamechooser_choose_project_location=1</TD>
   <TD>rsbaddmoduledialog_module_list=1</TD>
   <TD>rsbapplyautomationbar_run_block_automation=1</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_cancel=1</TD>
   <TD>saveprojectutils_save=5</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=3</TD>
   <TD>statemonitor_reset_run=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticagettingstartedview_recent_projects=1</TD>
   <TD>syntheticastatemonitor_cancel=3</TD>
   <TD>systembuildermenu_add_ip=1</TD>
   <TD>systembuildermenu_add_module=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_assign_address=2</TD>
   <TD>systembuildermenu_cell_name=1</TD>
   <TD>systembuildermenu_create_hierarchy=1</TD>
   <TD>systembuilderview_add_ip=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_expand_collapse=1</TD>
   <TD>systembuilderview_orientation=1</TD>
   <TD>taskbanner_close=5</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=2</TD>
   <TD>autoassignaddress=1</TD>
   <TD>autoconnecttarget=2</TD>
   <TD>createblockdesign=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>createtophdl=1</TD>
   <TD>customizersbblock=60</TD>
   <TD>disconnectrsbpin=14</TD>
   <TD>editdelete=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>editundo=4</TD>
   <TD>launchopentarget=5</TD>
   <TD>launchprogramfpga=13</TD>
   <TD>newproject=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>openblockdesign=3</TD>
   <TD>openhardwaremanager=22</TD>
   <TD>openproject=7</TD>
   <TD>openrecenttarget=23</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdevice=7</TD>
   <TD>refreshdevice=1</TD>
   <TD>runbitgen=13</TD>
   <TD>runimplementation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>runsynthesis=1</TD>
   <TD>savefileproxyhandler=3</TD>
   <TD>saversbdesign=5</TD>
   <TD>showview=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>unmapaddresssegment=1</TD>
   <TD>validatersbdesign=18</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=19</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=0</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=5</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=14</TD>
   <TD>totalsynthesisruns=14</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=1</TD>
    <TD>bitslice_control=21</TD>
    <TD>bufg_gt=5</TD>
    <TD>bufg_gt_sync=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce=9</TD>
    <TD>carry8=366</TD>
    <TD>diffinbuf=9</TD>
    <TD>dsp_a_b_data=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_alu=3</TD>
    <TD>dsp_c_data=3</TD>
    <TD>dsp_m_data=3</TD>
    <TD>dsp_multiplier=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_output=3</TD>
    <TD>dsp_preadd=3</TD>
    <TD>dsp_preadd_data=3</TD>
    <TD>fdce=323</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=177</TD>
    <TD>fdre=56142</TD>
    <TD>fdse=635</TD>
    <TD>gnd=1337</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe3_channel=8</TD>
    <TD>gthe3_common=2</TD>
    <TD>hpio_vref=8</TD>
    <TD>ibuf_analog=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl=82</TD>
    <TD>ibufds_gte3=1</TD>
    <TD>inbuf=73</TD>
    <TD>inv=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=1177</TD>
    <TD>lut2=3841</TD>
    <TD>lut3=15154</TD>
    <TD>lut4=8337</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=9167</TD>
    <TD>lut6=16907</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=768</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=11</TD>
    <TD>obuf=36</TD>
    <TD>obuft=16</TD>
    <TD>obuft_dcien=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_1=1</TD>
    <TD>plle3_adv=3</TD>
    <TD>ramb18e2=13</TD>
    <TD>ramb36e2=99</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32=6608</TD>
    <TD>rams32=1168</TD>
    <TD>rams64e=9</TD>
    <TD>riu_or=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxtx_bitslice=106</TD>
    <TD>srl16e=139</TD>
    <TD>srlc32e=717</TD>
    <TD>tx_bitslice_tri=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=1066</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=1</TD>
    <TD>bitslice_control=21</TD>
    <TD>bufg_gt=5</TD>
    <TD>bufg_gt_sync=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce=9</TD>
    <TD>carry8=366</TD>
    <TD>dsp48e2=3</TD>
    <TD>fdce=323</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=177</TD>
    <TD>fdre=56142</TD>
    <TD>fdse=635</TD>
    <TD>gnd=1342</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe3_channel=8</TD>
    <TD>gthe3_common=2</TD>
    <TD>hpio_vref=8</TD>
    <TD>ibuf=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=1</TD>
    <TD>ibufds_gte3=1</TD>
    <TD>iobufds=8</TD>
    <TD>iobufe3=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=1177</TD>
    <TD>lut2=3841</TD>
    <TD>lut3=15154</TD>
    <TD>lut4=8337</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=9104</TD>
    <TD>lut6=16844</TD>
    <TD>lut6_2=63</TD>
    <TD>mmcme3_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=768</TD>
    <TD>muxf8=11</TD>
    <TD>obuf=34</TD>
    <TD>obufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_1=1</TD>
    <TD>plle3_adv=3</TD>
    <TD>ram32m=204</TD>
    <TD>ram32m16=380</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32x1d=32</TD>
    <TD>ram64x1s=9</TD>
    <TD>ramb18e2=13</TD>
    <TD>ramb36e2=99</TD>
</TR><TR ALIGN='LEFT'>    <TD>riu_or=11</TD>
    <TD>rxtx_bitslice=106</TD>
    <TD>srl16e=139</TD>
    <TD>srlc32e=717</TD>
</TR><TR ALIGN='LEFT'>    <TD>tx_bitslice_tri=21</TD>
    <TD>vcc=1066</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=8</TD>
    <TD>bram_ports_newly_gated=69</TD>
    <TD>bram_ports_total=176</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=52088</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=774</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B> DDR4_SDRAM/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axi_arbitrationscheme=RD_PRI_REG</TD>
    <TD>axi_data_width=512</TD>
    <TD>axi_narrow_burst=true</TD>
    <TD>axi_selection=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>burst_length=8</TD>
    <TD>cas_latency=16</TD>
    <TD>cas_write_latency=12</TD>
    <TD>chip_select=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>clamshell_cofiguration=true</TD>
    <TD>clkbout_mult=4</TD>
    <TD>clkout0_divide=4</TD>
    <TD>controller_type=DDR4_SDRAM</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>data_mask=DM_NO_DBI</TD>
    <TD>debug_mode=Disable</TD>
    <TD>debug_port=Disable</TD>
</TR><TR ALIGN='LEFT'>    <TD>divclk_divide=1</TD>
    <TD>dq_width=64</TD>
    <TD>ecc=false</TD>
    <TD>example_tg=SIMPLE_TG</TD>
</TR><TR ALIGN='LEFT'>    <TD>input_clock_period=3332</TD>
    <TD>iptotal=1</TD>
    <TD>is_axi_enabled=true</TD>
    <TD>is_custom_part=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>is_faster_speed_ram=No</TD>
    <TD>mem_addr_order=ROW_COLUMN_BANK</TD>
    <TD>memory_part=MT40A512M16HA-083E</TD>
    <TD>memory_type=Components</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_voltage=1.2V</TD>
    <TD>microblaze_ecc=false</TD>
    <TD>phy_only=Complete_Memory_Controller</TD>
    <TD>save_restore=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>self_refresh=false</TD>
    <TD>simulation_mode=BFM</TD>
    <TD>slot_cofiguration=Single</TD>
    <TD>specify_mandd=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>system_clock=Differential</TD>
    <TD>time_period=833</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=DDR4_SDRAM</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2017.2.0</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=11</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=11</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_45eb</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_axi4_cnt=11</TD>
    <TD>da_board_cnt=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>da_bram_cntlr_cnt=2</TD>
    <TD>da_xdma_cnt=1</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=26</TD>
    <TD>numhdlrefblks=1</TD>
    <TD>numhierblks=10</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=16</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=design_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>MicroBlaze/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_tag_bits=17</TD>
    <TD>c_allow_dcache_wr=1</TD>
    <TD>c_allow_icache_wr=1</TD>
    <TD>c_area_optimized=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_async_interrupt=1</TD>
    <TD>c_async_wakeup=3</TD>
    <TD>c_avoid_primitives=0</TD>
    <TD>c_base_vectors=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_branch_target_cache_size=0</TD>
    <TD>c_cache_byte_size=8192</TD>
    <TD>c_d_axi=0</TD>
    <TD>c_d_lmb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_daddr_size=32</TD>
    <TD>c_data_size=32</TD>
    <TD>c_dcache_addr_tag=17</TD>
    <TD>c_dcache_always_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dcache_baseaddr=0x0000000000000000</TD>
    <TD>c_dcache_byte_size=8192</TD>
    <TD>c_dcache_data_width=0</TD>
    <TD>c_dcache_force_tag_lutram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dcache_highaddr=0x000000003FFFFFFF</TD>
    <TD>c_dcache_line_len=4</TD>
    <TD>c_dcache_use_writeback=0</TD>
    <TD>c_dcache_victims=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_counter_width=32</TD>
    <TD>c_debug_enabled=0</TD>
    <TD>c_debug_event_counters=5</TD>
    <TD>c_debug_external_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_interface=0</TD>
    <TD>c_debug_latency_counters=1</TD>
    <TD>c_debug_profile_size=0</TD>
    <TD>c_debug_trace_async_reset=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_trace_size=8192</TD>
    <TD>c_div_zero_exception=0</TD>
    <TD>c_dynamic_bus_sizing=0</TD>
    <TD>c_ecc_use_ce_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_edge_is_positive=1</TD>
    <TD>c_endianness=1</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fault_tolerant=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fpu_exception=0</TD>
    <TD>c_freq=100000000</TD>
    <TD>c_fsl_exception=0</TD>
    <TD>c_fsl_links=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_i_axi=0</TD>
    <TD>c_i_lmb=1</TD>
    <TD>c_iaddr_size=32</TD>
    <TD>c_icache_always_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_icache_baseaddr=0x0000000000000000</TD>
    <TD>c_icache_data_width=0</TD>
    <TD>c_icache_force_tag_lutram=0</TD>
    <TD>c_icache_highaddr=0x000000003FFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_icache_line_len=4</TD>
    <TD>c_icache_streams=0</TD>
    <TD>c_icache_victims=0</TD>
    <TD>c_ill_opcode_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_imprecise_exceptions=0</TD>
    <TD>c_instance=bd_45eb_microblaze_I_0</TD>
    <TD>c_instr_size=32</TD>
    <TD>c_interconnect=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interrupt_is_edge=0</TD>
    <TD>c_lockstep_master=0</TD>
    <TD>c_lockstep_slave=0</TD>
    <TD>c_m0_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m10_axis_data_width=32</TD>
    <TD>c_m11_axis_data_width=32</TD>
    <TD>c_m12_axis_data_width=32</TD>
    <TD>c_m13_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m14_axis_data_width=32</TD>
    <TD>c_m15_axis_data_width=32</TD>
    <TD>c_m1_axis_data_width=32</TD>
    <TD>c_m2_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m3_axis_data_width=32</TD>
    <TD>c_m4_axis_data_width=32</TD>
    <TD>c_m5_axis_data_width=32</TD>
    <TD>c_m6_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m7_axis_data_width=32</TD>
    <TD>c_m8_axis_data_width=32</TD>
    <TD>c_m9_axis_data_width=32</TD>
    <TD>c_m_axi_d_bus_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dc_addr_width=32</TD>
    <TD>c_m_axi_dc_aruser_width=5</TD>
    <TD>c_m_axi_dc_awuser_width=5</TD>
    <TD>c_m_axi_dc_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dc_data_width=32</TD>
    <TD>c_m_axi_dc_exclusive_access=0</TD>
    <TD>c_m_axi_dc_ruser_width=1</TD>
    <TD>c_m_axi_dc_thread_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dc_user_value=31</TD>
    <TD>c_m_axi_dc_wuser_width=1</TD>
    <TD>c_m_axi_dp_addr_width=32</TD>
    <TD>c_m_axi_dp_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dp_exclusive_access=0</TD>
    <TD>c_m_axi_dp_thread_id_width=1</TD>
    <TD>c_m_axi_i_bus_exception=0</TD>
    <TD>c_m_axi_ic_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_aruser_width=5</TD>
    <TD>c_m_axi_ic_awuser_width=5</TD>
    <TD>c_m_axi_ic_buser_width=1</TD>
    <TD>c_m_axi_ic_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_ruser_width=1</TD>
    <TD>c_m_axi_ic_thread_id_width=1</TD>
    <TD>c_m_axi_ic_user_value=31</TD>
    <TD>c_m_axi_ic_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ip_addr_width=32</TD>
    <TD>c_m_axi_ip_data_width=32</TD>
    <TD>c_m_axi_ip_thread_id_width=1</TD>
    <TD>c_mmu_dtlb_size=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mmu_itlb_size=2</TD>
    <TD>c_mmu_privileged_instr=0</TD>
    <TD>c_mmu_tlb_access=3</TD>
    <TD>c_mmu_zones=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_sync_ff_clk=2</TD>
    <TD>c_num_sync_ff_clk_debug=2</TD>
    <TD>c_num_sync_ff_clk_irq=1</TD>
    <TD>c_num_sync_ff_dbg_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_sync_ff_dbg_trace_clk=2</TD>
    <TD>c_number_of_pc_brk=1</TD>
    <TD>c_number_of_rd_addr_brk=0</TD>
    <TD>c_number_of_wr_addr_brk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_opcode_0x0_illegal=0</TD>
    <TD>c_optimization=0</TD>
    <TD>c_pc_width=17</TD>
    <TD>c_piaddr_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pvr=0</TD>
    <TD>c_pvr_user1=0x00</TD>
    <TD>c_pvr_user2=0x00000000</TD>
    <TD>c_reset_msr=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s0_axis_data_width=32</TD>
    <TD>c_s10_axis_data_width=32</TD>
    <TD>c_s11_axis_data_width=32</TD>
    <TD>c_s12_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s13_axis_data_width=32</TD>
    <TD>c_s14_axis_data_width=32</TD>
    <TD>c_s15_axis_data_width=32</TD>
    <TD>c_s1_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s2_axis_data_width=32</TD>
    <TD>c_s3_axis_data_width=32</TD>
    <TD>c_s4_axis_data_width=32</TD>
    <TD>c_s5_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s6_axis_data_width=32</TD>
    <TD>c_s7_axis_data_width=32</TD>
    <TD>c_s8_axis_data_width=32</TD>
    <TD>c_s9_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sco=0</TD>
    <TD>c_unaligned_exceptions=0</TD>
    <TD>c_use_barrel=1</TD>
    <TD>c_use_branch_target_cache=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_config_reset=0</TD>
    <TD>c_use_dcache=0</TD>
    <TD>c_use_div=1</TD>
    <TD>c_use_ext_brk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ext_nm_brk=0</TD>
    <TD>c_use_extended_fsl_instr=0</TD>
    <TD>c_use_fpu=0</TD>
    <TD>c_use_hw_mul=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_icache=0</TD>
    <TD>c_use_interrupt=0</TD>
    <TD>c_use_mmu=0</TD>
    <TD>c_use_msr_instr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_non_secure=0</TD>
    <TD>c_use_pcmp_instr=1</TD>
    <TD>c_use_reorder_instr=0</TD>
    <TD>c_use_stack_protection=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=microblaze</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=10.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_bram_ctrl/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bram_addr_width=10</TD>
    <TD>c_bram_inst_mode=EXTERNAL</TD>
    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc_type=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_memory_depth=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=12</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_id_width=1</TD>
    <TD>c_s_axi_protocol=AXI4</TD>
    <TD>c_s_axi_supports_narrow_burst=0</TD>
    <TD>c_select_xpm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_single_port_bram=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_bram_ctrl</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_bram_ctrl/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bram_addr_width=10</TD>
    <TD>c_bram_inst_mode=EXTERNAL</TD>
    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc_type=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_memory_depth=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=16</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_s_axi_data_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_id_width=18</TD>
    <TD>c_s_axi_protocol=AXI4</TD>
    <TD>c_s_axi_supports_narrow_burst=1</TD>
    <TD>c_select_xpm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_single_port_bram=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_bram_ctrl</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_bram_ctrl/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bram_addr_width=10</TD>
    <TD>c_bram_inst_mode=EXTERNAL</TD>
    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc_type=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_memory_depth=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=16</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_s_axi_data_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_id_width=1</TD>
    <TD>c_s_axi_protocol=AXI4</TD>
    <TD>c_s_axi_supports_narrow_burst=1</TD>
    <TD>c_select_xpm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_single_port_bram=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_bram_ctrl</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_clock_converter_v2_1_14_axi_clock_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_is_aclk_async=1</TD>
    <TD>c_axi_protocol=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=3</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_clock_converter</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_16_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_id_width=18</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x000000100000001c</TD>
    <TD>c_m_axi_base_addr=0x00000000100000000000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x0000000300000003</TD>
    <TD>c_m_axi_read_issuing=0x0000000800000008</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x0000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x0000000300000003</TD>
    <TD>c_m_axi_write_issuing=0x0000000800000008</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=2</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0002000000000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000200000008</TD>
    <TD>c_s_axi_single_thread=0x0000000000000000</TD>
    <TD>c_s_axi_thread_id_width=0x0000001100000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000200000008</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_15_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=32</TD>
    <TD>c_max_split_beats=256</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=256</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_supports_id=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_15_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=512</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=256</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_supports_id=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_gpio/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_all_inputs=0</TD>
    <TD>c_all_inputs_2=0</TD>
    <TD>c_all_outputs=1</TD>
    <TD>c_all_outputs_2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_default=0x00000000</TD>
    <TD>c_dout_default_2=0x00000000</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_gpio2_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpio_width=8</TD>
    <TD>c_interrupt_present=0</TD>
    <TD>c_is_dual=0</TD>
    <TD>c_s_axi_addr_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_tri_default=0xFFFFFFFF</TD>
    <TD>c_tri_default_2=0xFFFFFFFF</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=17</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_gpio</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_45eb/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>avoid_primitives=0</TD>
    <TD>clk_board_interface=Custom</TD>
    <TD>component_name=design_1_ddr4_0_0_microblaze_mcs</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>debug_enabled=0</TD>
    <TD>ecc=0</TD>
    <TD>fit1_interrupt=0</TD>
    <TD>fit1_no_clocks=6216</TD>
</TR><TR ALIGN='LEFT'>    <TD>fit2_interrupt=0</TD>
    <TD>fit2_no_clocks=6216</TD>
    <TD>fit3_interrupt=0</TD>
    <TD>fit3_no_clocks=6216</TD>
</TR><TR ALIGN='LEFT'>    <TD>fit4_interrupt=0</TD>
    <TD>fit4_no_clocks=6216</TD>
    <TD>freq=100.0</TD>
    <TD>gpi1_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpi1_size=32</TD>
    <TD>gpi2_interrupt=0</TD>
    <TD>gpi2_size=32</TD>
    <TD>gpi3_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpi3_size=32</TD>
    <TD>gpi4_interrupt=0</TD>
    <TD>gpi4_size=32</TD>
    <TD>gpio1_board_interface=Custom</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpio2_board_interface=Custom</TD>
    <TD>gpio3_board_interface=Custom</TD>
    <TD>gpio4_board_interface=Custom</TD>
    <TD>gpo1_init=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpo1_size=32</TD>
    <TD>gpo2_init=0x00000000</TD>
    <TD>gpo2_size=32</TD>
    <TD>gpo3_init=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpo3_size=32</TD>
    <TD>gpo4_init=0x00000000</TD>
    <TD>gpo4_size=32</TD>
    <TD>intc_async_intr=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>intc_intr_size=1</TD>
    <TD>intc_level_edge=0x0000</TD>
    <TD>intc_num_sync_ff=2</TD>
    <TD>intc_positive=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>intc_use_ext_intr=0</TD>
    <TD>iptotal=1</TD>
    <TD>jtag_chain=2</TD>
    <TD>memsize=98304</TD>
</TR><TR ALIGN='LEFT'>    <TD>microblaze_instance=microblaze_0</TD>
    <TD>optimization=1</TD>
    <TD>path=mcs_0</TD>
    <TD>pit1_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit1_prescaler=0</TD>
    <TD>pit1_readable=1</TD>
    <TD>pit1_size=32</TD>
    <TD>pit2_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit2_prescaler=0</TD>
    <TD>pit2_readable=1</TD>
    <TD>pit2_size=32</TD>
    <TD>pit3_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit3_prescaler=0</TD>
    <TD>pit3_readable=1</TD>
    <TD>pit3_size=32</TD>
    <TD>pit4_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit4_prescaler=0</TD>
    <TD>pit4_readable=1</TD>
    <TD>pit4_size=32</TD>
    <TD>reset_board_interface=Custom</TD>
</TR><TR ALIGN='LEFT'>    <TD>trace=1</TD>
    <TD>uart_baudrate=9600</TD>
    <TD>uart_board_interface=Custom</TD>
    <TD>uart_data_bits=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>uart_error_interrupt=0</TD>
    <TD>uart_odd_parity=0</TD>
    <TD>uart_prog_baudrate=0</TD>
    <TD>uart_rx_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>uart_tx_interrupt=0</TD>
    <TD>uart_use_parity=0</TD>
    <TD>use_board_flow=false</TD>
    <TD>use_fit1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_fit2=0</TD>
    <TD>use_fit3=0</TD>
    <TD>use_fit4=0</TD>
    <TD>use_gpi1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_gpi2=0</TD>
    <TD>use_gpi3=0</TD>
    <TD>use_gpi4=0</TD>
    <TD>use_gpo1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_gpo2=0</TD>
    <TD>use_gpo3=0</TD>
    <TD>use_gpo4=0</TD>
    <TD>use_io_bus=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_pit1=0</TD>
    <TD>use_pit2=0</TD>
    <TD>use_pit3=0</TD>
    <TD>use_pit4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_uart_rx=0</TD>
    <TD>use_uart_tx=0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=microblaze_mcs</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=16</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     5.015361 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=1</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=bd_45eb_lmb_bram_I_0.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=16384</TD>
    <TD>c_read_depth_b=16384</TD>
    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=4</TD>
    <TD>c_web_width=4</TD>
    <TD>c_write_depth_a=16384</TD>
    <TD>c_write_depth_b=16384</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_1/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=8</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     2.839147 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=1</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=bd_45eb_second_lmb_bram_I_0.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=8192</TD>
    <TD>c_read_depth_b=8192</TD>
    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=4</TD>
    <TD>c_web_width=4</TD>
    <TD>c_write_depth_a=8192</TD>
    <TD>c_write_depth_b=8192</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_1/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     1.0944 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=1</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=1024</TD>
    <TD>c_read_depth_b=1024</TD>
    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=4</TD>
    <TD>c_web_width=4</TD>
    <TD>c_write_depth_a=1024</TD>
    <TD>c_write_depth_b=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_1/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=16</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     17.510402 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=1</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=1024</TD>
    <TD>c_read_depth_b=1024</TD>
    <TD>c_read_width_a=512</TD>
    <TD>c_read_width_b=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=64</TD>
    <TD>c_web_width=64</TD>
    <TD>c_write_depth_a=1024</TD>
    <TD>c_write_depth_b=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
    <TD>c_write_width_a=512</TD>
    <TD>c_write_width_b=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_1/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=9</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     5.248936 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=xdma_v4_0_1_blk_mem_64_noreg_be.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=512</TD>
    <TD>c_read_depth_b=512</TD>
    <TD>c_read_width_a=72</TD>
    <TD>c_read_width_b=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=8</TD>
    <TD>c_web_width=8</TD>
    <TD>c_write_depth_a=512</TD>
    <TD>c_write_depth_b=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_mode_b=READ_FIRST</TD>
    <TD>c_write_width_a=72</TD>
    <TD>c_write_width_b=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=8</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_1/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=9</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     5.248936 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=1</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=xdma_v4_0_1_blk_mem_64_reg_be.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=512</TD>
    <TD>c_read_depth_b=512</TD>
    <TD>c_read_width_a=72</TD>
    <TD>c_read_width_b=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=8</TD>
    <TD>c_web_width=8</TD>
    <TD>c_write_depth_a=512</TD>
    <TD>c_write_depth_b=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_mode_b=READ_FIRST</TD>
    <TD>c_write_width_a=72</TD>
    <TD>c_write_width_b=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=8</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>design_1_xdma_0_0_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>axi_aclk_loopback=FALSE</TD>
    <TD>axi_addr_width=64</TD>
    <TD>axi_data_width=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_vip_in_exdes=FALSE</TD>
    <TD>axilite_master_aperture_size=0x05</TD>
    <TD>axilite_master_control=0x4</TD>
    <TD>axist_bypass_aperture_size=0x16</TD>
</TR><TR ALIGN='LEFT'>    <TD>axist_bypass_control=0x5</TD>
    <TD>axisten_if_enable_msg_route=0x00000</TD>
    <TD>barlite1=1</TD>
    <TD>barlite2=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_ext_pf0=0x01</TD>
    <TD>barlite_ext_pf1=0x00</TD>
    <TD>barlite_ext_pf2=0x00</TD>
    <TD>barlite_ext_pf3=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_int_pf0=0x02</TD>
    <TD>barlite_int_pf1=0x00</TD>
    <TD>barlite_int_pf2=0x00</TD>
    <TD>barlite_int_pf3=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c2h_xdma_chnl=0x0F</TD>
    <TD>c_ats_cap_nextptr=0x000</TD>
    <TD>c_ats_enable=FALSE</TD>
    <TD>c_axibar2pciebar_0=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar2pciebar_1=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_2=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_3=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_4=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar2pciebar_5=0x0000000000000000</TD>
    <TD>c_axibar_0=0x0000000000000000</TD>
    <TD>c_axibar_1=0x0000000000000000</TD>
    <TD>c_axibar_2=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_3=0x0000000000000000</TD>
    <TD>c_axibar_4=0x0000000000000000</TD>
    <TD>c_axibar_5=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_0=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_highaddr_1=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_2=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_3=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_4=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_highaddr_5=0x0000000000000000</TD>
    <TD>c_axibar_num=1</TD>
    <TD>c_baseaddr=0x00001000</TD>
    <TD>c_c2h_num_chnl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_comp_timeout=1</TD>
    <TD>c_enable_resource_reduction=FALSE</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_h2c_num_chnl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_highaddr=0x00001FFF</TD>
    <TD>c_include_baroffset_reg=1</TD>
    <TD>c_m_axi_id_width=4</TD>
    <TD>c_m_axi_num_read=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_num_write=16</TD>
    <TD>c_metering_on=1</TD>
    <TD>c_msix_int_table_en=0</TD>
    <TD>c_num_of_sc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_old_bridge_timeout=0</TD>
    <TD>c_parity_check=0</TD>
    <TD>c_parity_gen=0</TD>
    <TD>c_parity_prop=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_pfs_supported=0</TD>
    <TD>c_pciebar2axibar_0=0x0000000040000000</TD>
    <TD>c_pciebar2axibar_1=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_2=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>c_pr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pri_enable=FALSE</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_s_axi_num_read=8</TD>
    <TD>c_s_axi_num_write=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_supports_narrow_burst=0</TD>
    <TD>c_sriov_en=0</TD>
    <TD>c_timeout0_sel=0xE</TD>
    <TD>c_timeout1_sel=0xF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_timeout_mult=0x3</TD>
    <TD>ccix_enable=FALSE</TD>
    <TD>cfg_ext_if=FALSE</TD>
    <TD>cfg_mgmt_if=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>component_name=xdma_0</TD>
    <TD>core_clk_freq=2</TD>
    <TD>core_container=NA</TD>
    <TD>dedicate_perst=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>dev_port_type=0</TD>
    <TD>disable_bram_pipeline=FALSE</TD>
    <TD>disable_eq_synchronizer=FALSE</TD>
    <TD>dma_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dma_mm=1</TD>
    <TD>dma_reset_source_sel=0</TD>
    <TD>dma_st=0</TD>
    <TD>drp_clk_sel=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsc_bypass_rd=0</TD>
    <TD>dsc_bypass_wr=0</TD>
    <TD>en_axi_master_if=TRUE</TD>
    <TD>en_axi_slave_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_debug_ports=FALSE</TD>
    <TD>en_gt_selection=FALSE</TD>
    <TD>en_pcie_debug_ports=FALSE</TD>
    <TD>en_rchnl_0=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_rchnl_1=FALSE</TD>
    <TD>en_rchnl_2=FALSE</TD>
    <TD>en_rchnl_3=FALSE</TD>
    <TD>en_rchnl_4=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_rchnl_5=FALSE</TD>
    <TD>en_rchnl_6=FALSE</TD>
    <TD>en_rchnl_7=FALSE</TD>
    <TD>en_transceiver_status_ports=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wchnl_0=TRUE</TD>
    <TD>en_wchnl_1=FALSE</TD>
    <TD>en_wchnl_2=FALSE</TD>
    <TD>en_wchnl_3=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wchnl_4=FALSE</TD>
    <TD>en_wchnl_5=FALSE</TD>
    <TD>en_wchnl_6=FALSE</TD>
    <TD>en_wchnl_7=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_ibert=false</TD>
    <TD>enable_jtag_dbg=FALSE</TD>
    <TD>enable_more=FALSE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_startup_primitive=false</TD>
    <TD>ext_sys_clk_bufg=FALSE</TD>
    <TD>ext_xvc_vsec_enable=FALSE</TD>
    <TD>firstvf_offset_pf0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>firstvf_offset_pf1=0</TD>
    <TD>firstvf_offset_pf2=0</TD>
    <TD>firstvf_offset_pf3=0</TD>
    <TD>free_run_freq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>func_mode=1</TD>
    <TD>gen4_eieos_0s7=TRUE</TD>
    <TD>gtcom_in_core=2</TD>
    <TD>gtwiz_in_core=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>h2c_xdma_chnl=0x0F</TD>
    <TD>ins_loss_profile=Add-in_Card</TD>
    <TD>iptotal=1</TD>
    <TD>is_board_project=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>legacy_cfg_ext_if=FALSE</TD>
    <TD>mcap_enablement=NONE</TD>
    <TD>mm_slave_en=0</TD>
    <TD>msi_enabled=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>msix_enabled=FALSE</TD>
    <TD>msix_impl_ext=FALSE</TD>
    <TD>mult_pf_des=FALSE</TD>
    <TD>multq_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>num_vfs_pf0=0</TD>
    <TD>num_vfs_pf1=0</TD>
    <TD>num_vfs_pf2=0</TD>
    <TD>num_vfs_pf3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie3_drp=false</TD>
    <TD>pcie_blk_locn=0</TD>
    <TD>pcie_blk_type=0</TD>
    <TD>pciebar_num=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar0_aperture_size=0x0A</TD>
    <TD>pf0_bar0_control=0x4</TD>
    <TD>pf0_bar1_aperture_size=0x05</TD>
    <TD>pf0_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar2_aperture_size=0x05</TD>
    <TD>pf0_bar2_control=0x0</TD>
    <TD>pf0_bar3_aperture_size=0x05</TD>
    <TD>pf0_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar4_aperture_size=0x05</TD>
    <TD>pf0_bar4_control=0x0</TD>
    <TD>pf0_bar5_aperture_size=0x05</TD>
    <TD>pf0_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_class_code=0x058000</TD>
    <TD>pf0_device_id=0x8038</TD>
    <TD>pf0_interrupt_pin=0x1</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_revision_id=0x00</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar0_control=0x4</TD>
    <TD>pf1_bar1_aperture_size=0x05</TD>
    <TD>pf1_bar1_control=0x0</TD>
    <TD>pf1_bar2_aperture_size=0x05</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar2_control=0x0</TD>
    <TD>pf1_bar3_aperture_size=0x05</TD>
    <TD>pf1_bar3_control=0x0</TD>
    <TD>pf1_bar4_aperture_size=0x05</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar4_control=0x0</TD>
    <TD>pf1_bar5_aperture_size=0x05</TD>
    <TD>pf1_bar5_control=0x0</TD>
    <TD>pf1_class_code=0x070001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_device_id=0x7011</TD>
    <TD>pf1_enabled=0</TD>
    <TD>pf1_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pciebar2axibar_2=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_subsystem_vendor_id=0x10EE</TD>
    <TD>pf1_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pipe_line_stage=2</TD>
    <TD>pipe_sim=false</TD>
    <TD>pl_link_cap_max_link_speed=4</TD>
    <TD>pl_link_cap_max_link_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_upstream_facing=true</TD>
    <TD>pll_type=2</TD>
    <TD>rd_ch0_enabled=FALSE</TD>
    <TD>rd_ch1_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_ch2_enabled=FALSE</TD>
    <TD>rd_ch3_enabled=FALSE</TD>
    <TD>ref_clk_freq=0</TD>
    <TD>rq_seq_num_ignore=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rx_detect=0</TD>
    <TD>select_quad=GTH_Quad_225</TD>
    <TD>shared_logic=1</TD>
    <TD>shared_logic_both=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>shared_logic_clk=false</TD>
    <TD>shared_logic_gtc=false</TD>
    <TD>silicon_rev=Pre-Production</TD>
    <TD>split_dma=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>sys_reset_polarity=0</TD>
    <TD>tl_legacy_mode_enable=false</TD>
    <TD>ultrascale=TRUE</TD>
    <TD>ultrascale_plus=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_clk_freq=3</TD>
    <TD>usr_irq_exdes=FALSE</TD>
    <TD>v7_gen3=FALSE</TD>
    <TD>vcu118_board=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_ext_pf0=0x00</TD>
    <TD>vf_barlite_ext_pf1=0x00</TD>
    <TD>vf_barlite_ext_pf2=0x00</TD>
    <TD>vf_barlite_ext_pf3=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_int_pf0=0x01</TD>
    <TD>vf_barlite_int_pf1=0x01</TD>
    <TD>vf_barlite_int_pf2=0x01</TD>
    <TD>vf_barlite_int_pf3=0x01</TD>
</TR><TR ALIGN='LEFT'>    <TD>vu9p_board=FALSE</TD>
    <TD>vu9p_tul_ex=FALSE</TD>
    <TD>wr_ch0_enabled=FALSE</TD>
    <TD>wr_ch1_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_ch2_enabled=FALSE</TD>
    <TD>wr_ch3_enabled=FALSE</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=xdma</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.0</TD>
    <TD>xdma_aperture_size=0x09</TD>
    <TD>xdma_axi_intf_mm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_axilite_master=TRUE</TD>
    <TD>xdma_axilite_slave=FALSE</TD>
    <TD>xdma_axist_bypass=TRUE</TD>
    <TD>xdma_control=0x4</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_dsc_bypass=FALSE</TD>
    <TD>xdma_non_incremental_exdes=FALSE</TD>
    <TD>xdma_num_pcie_tag=64</TD>
    <TD>xdma_num_usr_irq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_pcie_64bit_en=xdma_pcie_64bit_en</TD>
    <TD>xdma_rnum_chnl=1</TD>
    <TD>xdma_rnum_rids=32</TD>
    <TD>xdma_st_infinite_desc_exdes=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_sts_ports=FALSE</TD>
    <TD>xdma_wnum_chnl=1</TD>
    <TD>xdma_wnum_rids=16</TD>
    <TD>xlnx_ref_board=KCU1500</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>design_1_xdma_0_0_pcie3_ip_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_common_scaling_factor=2</TD>
    <TD>c_cpll_vco_frequency=2000.0</TD>
    <TD>c_force_commons=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_freerun_frequency=100</TD>
    <TD>c_gt_rev=17</TD>
    <TD>c_gt_type=0</TD>
    <TD>c_include_cpll_cal=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=1</TD>
    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=1</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
    <TD>c_locate_user_data_width_sizing=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_coreclk_freq=500</TD>
    <TD>c_pcie_enable=1</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
    <TD>c_reset_sequence_interval=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
    <TD>c_rx_cb_disp=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=4</TD>
    <TD>c_rx_cb_num_seq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=1</TD>
    <TD>c_rx_cc_k=00000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=1</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000011100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_m_enable=1</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
    <TD>c_rx_comma_p_val=0101111100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_data_decoding=1</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=20</TD>
    <TD>c_rx_line_rate=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_master_channel_idx=103</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=400.0000000</TD>
    <TD>c_rx_outclk_source=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_pll_type=1</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=100</TD>
    <TD>c_rx_slide_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=16</TD>
    <TD>c_rx_usrclk2_frequency=400.0000000</TD>
    <TD>c_rx_usrclk_frequency=400.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=0</TD>
    <TD>c_total_num_channels=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_commons=2</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_mode=0</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
    <TD>c_tx_int_data_width=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_line_rate=8</TD>
    <TD>c_tx_master_channel_idx=103</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
    <TD>c_tx_outclk_frequency=400.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=1</TD>
    <TD>c_tx_refclk_frequency=100</TD>
    <TD>c_tx_user_clocking_contents=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_tx_user_clocking_source=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_data_width=16</TD>
    <TD>c_tx_usrclk2_frequency=400.0000000</TD>
    <TD>c_tx_usrclk_frequency=400.0000000</TD>
    <TD>c_txprogdiv_freq_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_source=2</TD>
    <TD>c_txprogdiv_freq_val=400</TD>
    <TD>c_user_gtpowergood_delay_en=0</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>design_1_xdma_0_0_pcie3_ip_pcie3_uscale_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_cap_nextptr=0x000</TD>
    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>ari_cap_enable=FALSE</TD>
    <TD>axisten_if_cc_alignment_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_cc_parity_chk=FALSE</TD>
    <TD>axisten_if_cq_alignment_mode=TRUE</TD>
    <TD>axisten_if_enable_client_tag=TRUE</TD>
    <TD>axisten_if_enable_msg_route=0x20000</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_enable_rx_msg_intfc=FALSE</TD>
    <TD>axisten_if_rc_alignment_mode=FALSE</TD>
    <TD>axisten_if_rc_straddle=TRUE</TD>
    <TD>axisten_if_rq_alignment_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_rq_parity_chk=FALSE</TD>
    <TD>bmd_pio_mode=FALSE</TD>
    <TD>c_data_width=256</TD>
    <TD>cfg_ctl_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_ext_if=FALSE</TD>
    <TD>cfg_fc_if=TRUE</TD>
    <TD>cfg_mgmt_if=FALSE</TD>
    <TD>cfg_status_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_tx_msg_if=TRUE</TD>
    <TD>completion_space=16KB</TD>
    <TD>core_clk_freq=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>dbg_descramble_en=FALSE</TD>
    <TD>dedicate_perst=TRUE</TD>
    <TD>dev_port_type=0</TD>
    <TD>dis_gt_wizard=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_gt_selection=FALSE</TD>
    <TD>en_msi_per_vec_masking=FALSE</TD>
    <TD>enable_auto_rxeq=FALSE</TD>
    <TD>enable_gt_v1_5=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_ibert=FALSE</TD>
    <TD>enable_jtag_dbg=FALSE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_xvc_vsec_enable=FALSE</TD>
    <TD>gen_x0y0_xdc=1</TD>
    <TD>gen_x0y1_xdc=0</TD>
    <TD>gen_x0y2_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y3_xdc=0</TD>
    <TD>gen_x0y4_xdc=0</TD>
    <TD>gen_x0y5_xdc=0</TD>
    <TD>gtwiz_in_core=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ins_loss_profile=Add-in_Card</TD>
    <TD>iptotal=1</TD>
    <TD>keep_width=8</TD>
    <TD>mcap_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mcap_enablement=NONE</TD>
    <TD>msi_en=TRUE</TD>
    <TD>msix_en=FALSE</TD>
    <TD>mult_pf_des=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie3_drp=FALSE</TD>
    <TD>pcie_blk_locn=0</TD>
    <TD>pcie_configuration=FALSE</TD>
    <TD>pcie_fast_config=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_link_speed=3</TD>
    <TD>pcie_use_mode=2.0</TD>
    <TD>per_func_status_if=TRUE</TD>
    <TD>pf0_aer_cap_ecrc_check_capable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf0_aer_cap_nextptr=0x300</TD>
    <TD>pf0_ari_cap_next_func=0x00</TD>
    <TD>pf0_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar0_aperture_size=0x05</TD>
    <TD>pf0_bar0_control=0x4</TD>
    <TD>pf0_bar1_aperture_size=0x09</TD>
    <TD>pf0_bar1_control=0x4</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar2_aperture_size=0x16</TD>
    <TD>pf0_bar2_control=0x7</TD>
    <TD>pf0_bar3_aperture_size=0x00</TD>
    <TD>pf0_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar4_aperture_size=0x00</TD>
    <TD>pf0_bar4_control=0x0</TD>
    <TD>pf0_bar5_aperture_size=0x00</TD>
    <TD>pf0_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_capability_pointer=0x80</TD>
    <TD>pf0_class_code=0x058000</TD>
    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_ltr_support=FALSE</TD>
    <TD>pf0_dev_cap2_obff_support=0x0</TD>
    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap_ext_tag_supported=TRUE</TD>
    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0x2</TD>
    <TD>pf0_device_id=0x8038</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_nextptr=0x300</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation1=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation2=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation5=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation6=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf0_dsn_cap_nextptr=0x300</TD>
    <TD>pf0_expansion_rom_aperture_size=0x00</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_interrupt_pin=0x1</TD>
    <TD>pf0_link_cap_aspm_support=0</TD>
    <TD>pf0_link_status_slot_clock_config=TRUE</TD>
    <TD>pf0_ltr_cap_nextptr=0x300</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msi_cap_multimsgcap=0</TD>
    <TD>pf0_msi_cap_nextptr=0xC0</TD>
    <TD>pf0_msix_cap_nextptr=0x00</TD>
    <TD>pf0_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_bir=0</TD>
    <TD>pf0_msix_cap_table_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pb_cap_nextptr=0x274</TD>
    <TD>pf0_pm_cap_nextptr=0x90</TD>
    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
    <TD>pf0_rbar_cap_enable=FALSE</TD>
    <TD>pf0_rbar_cap_nextptr=0x300</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_size0=0x00000</TD>
    <TD>pf0_rbar_cap_size1=0x00000</TD>
    <TD>pf0_rbar_cap_size2=0x00000</TD>
    <TD>pf0_revision_id=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_secondary_pcie_cap_nextptr=0x000</TD>
    <TD>pf0_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar0_control=0x0</TD>
    <TD>pf0_sriov_bar1_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar1_control=0x0</TD>
    <TD>pf0_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar2_control=0x0</TD>
    <TD>pf0_sriov_bar3_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar3_control=0x0</TD>
    <TD>pf0_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar4_control=0x0</TD>
    <TD>pf0_sriov_bar5_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar5_control=0x0</TD>
    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x300</TD>
    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_ver=0x0</TD>
    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_vf_device_id=0x0000</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_enable=FALSE</TD>
    <TD>pf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf0_tphr_cap_nextptr=0x300</TD>
    <TD>pf0_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
    <TD>pf0_vc_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vendor_id=0x10EE</TD>
    <TD>pf1_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf1_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_ari_cap_nextptr=0x000</TD>
    <TD>pf1_bar0_aperture_size=0x00</TD>
    <TD>pf1_bar0_control=0x0</TD>
    <TD>pf1_bar1_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar1_control=0x0</TD>
    <TD>pf1_bar2_aperture_size=0x00</TD>
    <TD>pf1_bar2_control=0x0</TD>
    <TD>pf1_bar3_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar3_control=0x0</TD>
    <TD>pf1_bar4_aperture_size=0x00</TD>
    <TD>pf1_bar4_control=0x0</TD>
    <TD>pf1_bar5_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar5_control=0x0</TD>
    <TD>pf1_capability_pointer=0x80</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_dev_cap_max_payload_size=0x2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_device_id=0x8011</TD>
    <TD>pf1_dpa_cap_nextptr=0x000</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation2=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation5=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation6=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_expansion_rom_enable=FALSE</TD>
    <TD>pf1_interrupt_pin=0x0</TD>
    <TD>pf1_msi_cap_multimsgcap=0</TD>
    <TD>pf1_msi_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_nextptr=0x00</TD>
    <TD>pf1_msix_cap_pba_bir=0</TD>
    <TD>pf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_table_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_size=0x000</TD>
    <TD>pf1_pb_cap_nextptr=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_enable=FALSE</TD>
    <TD>pf1_rbar_cap_nextptr=0x000</TD>
    <TD>pf1_rbar_cap_size0=0x00000</TD>
    <TD>pf1_rbar_cap_size1=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_size2=0x00000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar0_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar1_control=0x0</TD>
    <TD>pf1_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar2_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar3_control=0x0</TD>
    <TD>pf1_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar5_control=0x0</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf1_sriov_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x0</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
    <TD>pf1_sriov_func_dep_link=0x0001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_enable=FALSE</TD>
    <TD>pf1_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf1_tphr_cap_nextptr=0x000</TD>
    <TD>pf1_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf1_tphr_cap_st_table_size=0x000</TD>
    <TD>pf1_tphr_cap_ver=0x1</TD>
    <TD>phy_lp_txpreset=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>pipe_sim=FALSE</TD>
    <TD>pl_interface=FALSE</TD>
    <TD>pl_link_cap_max_link_speed=4</TD>
    <TD>pl_link_cap_max_link_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_upstream_facing=TRUE</TD>
    <TD>pll_type=2</TD>
    <TD>pm_enable_l23_entry=FALSE</TD>
    <TD>rcv_msg_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ref_clk_freq=0</TD>
    <TD>rx_detect=0</TD>
    <TD>select_quad=GTH_Quad_225</TD>
    <TD>shared_logic=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>silicon_revision=Production</TD>
    <TD>spare_word1=0x00000000</TD>
    <TD>sriov_cap_enable=FALSE</TD>
    <TD>sys_reset_polarity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_cd=0x000</TD>
    <TD>tl_credits_ch=0x00</TD>
    <TD>tl_credits_npd=0x028</TD>
    <TD>tl_credits_nph=0x20</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_pd=0x198</TD>
    <TD>tl_credits_ph=0x20</TD>
    <TD>tl_extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>tl_legacy_mode_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_pf_enable_reg=0x0</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>tx_fc_if=TRUE</TD>
    <TD>user_clk_freq=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_ari_cap_nextptr=0x000</TD>
    <TD>vf0_capability_pointer=0x80</TD>
    <TD>vf0_msi_cap_multimsgcap=0</TD>
    <TD>vf0_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_bir=0</TD>
    <TD>vf0_msix_cap_table_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_pm_cap_nextptr=0x00</TD>
    <TD>vf0_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf0_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf0_tphr_cap_st_table_size=0x000</TD>
    <TD>vf0_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_ari_cap_nextptr=0x000</TD>
    <TD>vf1_msi_cap_multimsgcap=0</TD>
    <TD>vf1_msix_cap_pba_bir=0</TD>
    <TD>vf1_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_msix_cap_table_bir=0</TD>
    <TD>vf1_msix_cap_table_offset=0x00000000</TD>
    <TD>vf1_msix_cap_table_size=0x000</TD>
    <TD>vf1_pm_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf1_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf1_tphr_cap_nextptr=0x000</TD>
    <TD>vf1_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf1_tphr_cap_st_table_size=0x000</TD>
    <TD>vf1_tphr_cap_ver=0x1</TD>
    <TD>vf2_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msi_cap_multimsgcap=0</TD>
    <TD>vf2_msix_cap_pba_bir=0</TD>
    <TD>vf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msix_cap_table_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_size=0x000</TD>
    <TD>vf2_pm_cap_nextptr=0x00</TD>
    <TD>vf2_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf2_tphr_cap_nextptr=0x000</TD>
    <TD>vf2_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf2_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_st_table_size=0x000</TD>
    <TD>vf2_tphr_cap_ver=0x1</TD>
    <TD>vf3_ari_cap_nextptr=0x000</TD>
    <TD>vf3_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msix_cap_pba_bir=0</TD>
    <TD>vf3_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf3_msix_cap_table_bir=0</TD>
    <TD>vf3_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msix_cap_table_size=0x000</TD>
    <TD>vf3_pm_cap_nextptr=0x00</TD>
    <TD>vf3_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf3_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_nextptr=0x000</TD>
    <TD>vf3_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf3_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf3_tphr_cap_st_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_ver=0x1</TD>
    <TD>vf4_ari_cap_nextptr=0x000</TD>
    <TD>vf4_msi_cap_multimsgcap=0</TD>
    <TD>vf4_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_bir=0</TD>
    <TD>vf4_msix_cap_table_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_pm_cap_nextptr=0x00</TD>
    <TD>vf4_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf4_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf4_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf4_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf4_tphr_cap_st_table_size=0x000</TD>
    <TD>vf4_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_ari_cap_nextptr=0x000</TD>
    <TD>vf5_msi_cap_multimsgcap=0</TD>
    <TD>vf5_msix_cap_pba_bir=0</TD>
    <TD>vf5_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_msix_cap_table_bir=0</TD>
    <TD>vf5_msix_cap_table_offset=0x00000000</TD>
    <TD>vf5_msix_cap_table_size=0x000</TD>
    <TD>vf5_pm_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf5_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf5_tphr_cap_nextptr=0x000</TD>
    <TD>vf5_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf5_tphr_cap_st_table_size=0x000</TD>
    <TD>vf5_tphr_cap_ver=0x1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=pcie3_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.4</TD>
    <TD>xlnx_ref_board=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>graph_acc/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>arg_addr_t=0x0480000000</TD>
    <TD>axi_m_addr_width=40</TD>
    <TD>axi_m_data_width=512</TD>
    <TD>axi_read_support=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_write_support=1</TD>
    <TD>core_container=NA</TD>
    <TD>debug_sfr_addr_width=2</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>opcode_bit=32</TD>
    <TD>page_size_width=12</TD>
    <TD>sfr_addr_width=40</TD>
    <TD>sfr_data_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>sfr_state_bit=4</TD>
    <TD>size_width=24</TD>
    <TD>system_addr_width=40</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=graph_acc</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>iomodule/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_avoid_primitives=0</TD>
    <TD>c_baseaddr=0x0000000080000000</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fit1_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fit1_no_clocks=6216</TD>
    <TD>c_fit2_interrupt=0</TD>
    <TD>c_fit2_no_clocks=6216</TD>
    <TD>c_fit3_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fit3_no_clocks=6216</TD>
    <TD>c_fit4_interrupt=0</TD>
    <TD>c_fit4_no_clocks=6216</TD>
    <TD>c_freq=100000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpi1_interrupt=0</TD>
    <TD>c_gpi1_size=32</TD>
    <TD>c_gpi2_interrupt=0</TD>
    <TD>c_gpi2_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpi3_interrupt=0</TD>
    <TD>c_gpi3_size=32</TD>
    <TD>c_gpi4_interrupt=0</TD>
    <TD>c_gpi4_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpo1_init=0x00000000</TD>
    <TD>c_gpo1_size=32</TD>
    <TD>c_gpo2_init=0x00000000</TD>
    <TD>c_gpo2_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpo3_init=0x00000000</TD>
    <TD>c_gpo3_size=32</TD>
    <TD>c_gpo4_init=0x00000000</TD>
    <TD>c_gpo4_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_highaddr=0x000000008000FFFF</TD>
    <TD>c_instance=iomodule</TD>
    <TD>c_intc_addr_width=17</TD>
    <TD>c_intc_async_intr=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_intc_base_vectors=0x00000000</TD>
    <TD>c_intc_has_fast=1</TD>
    <TD>c_intc_intr_size=1</TD>
    <TD>c_intc_level_edge=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_intc_num_sync_ff=2</TD>
    <TD>c_intc_positive=0xFFFF</TD>
    <TD>c_intc_use_ext_intr=0</TD>
    <TD>c_io_baseaddr=0x00000000C0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_io_highaddr=0x00000000FFFFFFFF</TD>
    <TD>c_io_mask=0x00000000C0000000</TD>
    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask=0x00000000C0000000</TD>
    <TD>c_pit1_interrupt=0</TD>
    <TD>c_pit1_prescaler=0</TD>
    <TD>c_pit1_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit1_size=32</TD>
    <TD>c_pit2_interrupt=0</TD>
    <TD>c_pit2_prescaler=0</TD>
    <TD>c_pit2_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit2_size=32</TD>
    <TD>c_pit3_interrupt=0</TD>
    <TD>c_pit3_prescaler=0</TD>
    <TD>c_pit3_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit3_size=32</TD>
    <TD>c_pit4_interrupt=0</TD>
    <TD>c_pit4_prescaler=0</TD>
    <TD>c_pit4_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit4_size=32</TD>
    <TD>c_tmr=0</TD>
    <TD>c_uart_baudrate=9600</TD>
    <TD>c_uart_data_bits=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_uart_error_interrupt=0</TD>
    <TD>c_uart_odd_parity=0</TD>
    <TD>c_uart_prog_baudrate=0</TD>
    <TD>c_uart_rx_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_uart_tx_interrupt=0</TD>
    <TD>c_uart_use_parity=0</TD>
    <TD>c_use_config_reset=0</TD>
    <TD>c_use_fit1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fit2=0</TD>
    <TD>c_use_fit3=0</TD>
    <TD>c_use_fit4=0</TD>
    <TD>c_use_gpi1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_gpi2=0</TD>
    <TD>c_use_gpi3=0</TD>
    <TD>c_use_gpi4=0</TD>
    <TD>c_use_gpo1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_gpo2=0</TD>
    <TD>c_use_gpo3=0</TD>
    <TD>c_use_gpo4=0</TD>
    <TD>c_use_io_bus=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_pit1=0</TD>
    <TD>c_use_pit2=0</TD>
    <TD>c_use_pit3=0</TD>
    <TD>c_use_pit4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tmr_disable=0</TD>
    <TD>c_use_uart_rx=0</TD>
    <TD>c_use_uart_tx=0</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=iomodule</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v3_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bscan_mode=false</TD>
    <TD>c_bscan_mode_with_core=false</TD>
    <TD>c_clk_input_freq_hz=300000000</TD>
    <TD>c_en_bscanid_vec=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_clk_divider=false</TD>
    <TD>c_num_bscan_master_ports=0</TD>
    <TD>c_two_prim_mode=false</TD>
    <TD>c_use_ext_bscan=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_scan_chain=1</TD>
    <TD>c_xsdb_num_slaves=1</TD>
    <TD>component_name=dbg_hub_CV</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000000000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x000000000000FFFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x00000000C0010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=14</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000000000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x000000000000FFFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x0000000080010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=14</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000010000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x0000000000017FFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x00000000C0010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=14</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000010000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x0000000000017FFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x0000000080010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=14</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_v10/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_ext_reset_high=1</TD>
    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_lmb_num_slaves=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=lmb_v10</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_v10/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_ext_reset_high=1</TD>
    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_lmb_num_slaves=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=lmb_v10</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=1</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=1</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2017.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_ds_buf/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_buf_type=ibufdsgte3</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=util_ds_buf</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_vector_logic_v2_0_1_util_vector_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_operation=not</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=util_vector_logic</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2017.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b1</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b0</TD>
    <TD>iptotal=15</TD>
    <TD>rst_active_high=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_gray/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=1</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>sim_lossless_gray_chk=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cfgbvs-1=1</TD>
    <TD>dpip-2=4</TD>
    <TD>dpop-3=1</TD>
    <TD>dpop-4=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>portprop-10=1</TD>
    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>pdrc-190=1</TD>
    <TD>timing-18=2</TD>
    <TD>timing-3=2</TD>
    <TD>xdcb-5=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vid=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-xpe=0.298363</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bidir_output_enable=1.000000</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.552343</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.444048</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>customer_class=TBD</TD>
    <TD>devstatic=1.399515</TD>
    <TD>die=xcku115-flvb2104-2-e</TD>
    <TD>dsp=0.000271</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_output_toggle=12.500000</TD>
    <TD>dynamic=4.980281</TD>
    <TD>effective_thetaja=0.8</TD>
    <TD>enable_probability=0.990000</TD>
</TR><TR ALIGN='LEFT'>    <TD>family=kintexu</TD>
    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>gth=2.214875</TD>
</TR><TR ALIGN='LEFT'>    <TD>heatsink=medium (Medium Profile)</TD>
    <TD>i/o=0.811301</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=30.1 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>logic=0.150390</TD>
    <TD>mgtavcc_dynamic_current=1.080160</TD>
    <TD>mgtavcc_static_current=0.026498</TD>
    <TD>mgtavcc_total_current=1.106658</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavtt_dynamic_current=0.630817</TD>
    <TD>mgtavtt_static_current=0.041307</TD>
    <TD>mgtavtt_total_current=0.672125</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtvccaux_dynamic_current=0.026659</TD>
    <TD>mgtvccaux_static_current=0.000033</TD>
    <TD>mgtvccaux_total_current=0.026691</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>mgtyavcc_dynamic_current=0.000000</TD>
    <TD>mgtyavcc_static_current=0.000000</TD>
    <TD>mgtyavcc_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavcc_voltage=1.000000</TD>
    <TD>mgtyavtt_dynamic_current=0.000000</TD>
    <TD>mgtyavtt_static_current=0.000000</TD>
    <TD>mgtyavtt_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavtt_voltage=1.200000</TD>
    <TD>mgtyvccaux_dynamic_current=0.000000</TD>
    <TD>mgtyvccaux_static_current=0.000000</TD>
    <TD>mgtyvccaux_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyvccaux_voltage=1.800000</TD>
    <TD>mmcm=0.114797</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.147495</TD>
</TR><TR ALIGN='LEFT'>    <TD>on-chip_power=6.379796</TD>
    <TD>output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>package=flvb2104</TD>
    <TD>pct_clock_constrained=149.000000</TD>
    <TD>pct_inputs_defined=1</TD>
    <TD>platform=nt64</TD>
</TR><TR ALIGN='LEFT'>    <TD>pll=0.229527</TD>
    <TD>process=typical</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
    <TD>signals=0.164366</TD>
</TR><TR ALIGN='LEFT'>    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2</TD>
    <TD>static_prob=False</TD>
    <TD>temp_grade=extended</TD>
</TR><TR ALIGN='LEFT'>    <TD>thetajb=1.7 (C/W)</TD>
    <TD>thetasa=1.2 (C/W)</TD>
    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_effective_thetaja=0.8</TD>
    <TD>user_junc_temp=30.1 (C)</TD>
    <TD>user_thetajb=1.7 (C/W)</TD>
    <TD>user_thetasa=1.2 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.027600</TD>
    <TD>vccadc_total_current=0.027600</TD>
    <TD>vccadc_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_dynamic_current=0.186409</TD>
    <TD>vccaux_io_dynamic_current=0.160303</TD>
    <TD>vccaux_io_static_current=0.162321</TD>
    <TD>vccaux_io_total_current=0.322625</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.239001</TD>
    <TD>vccaux_total_current=0.425410</TD>
    <TD>vccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_dynamic_current=0.014177</TD>
    <TD>vccbram_static_current=0.042974</TD>
    <TD>vccbram_total_current=0.057151</TD>
    <TD>vccbram_voltage=0.950000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_dynamic_current=2.036683</TD>
    <TD>vccint_io_dynamic_current=0.397453</TD>
    <TD>vccint_io_static_current=0.042545</TD>
    <TD>vccint_io_total_current=0.439998</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_voltage=0.950000</TD>
    <TD>vccint_static_current=0.494558</TD>
    <TD>vccint_total_current=2.531241</TD>
    <TD>vccint_voltage=0.950000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_dynamic_current=0.243877</TD>
    <TD>vcco12_static_current=0.000085</TD>
    <TD>vcco12_total_current=0.243962</TD>
    <TD>vcco12_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_dynamic_current=0.000009</TD>
    <TD>vcco18_static_current=0.000085</TD>
    <TD>vcco18_total_current=0.000095</TD>
    <TD>vcco18_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_voltage=3.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=2017.4</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12=1</TD>
    <TD>diff_sstl12_dci=1</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=1</TD>
    <TD>ppds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
    <TD>slvs_400_18=0</TD>
    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_dci=1</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>sub_lvds=0</TD>
    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l_functional_category=Others</TD>
    <TD>and2b1l_used=1</TD>
    <TD>bitslice_control_functional_category=I/O</TD>
    <TD>bitslice_control_used=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>bscane2_functional_category=Configuration</TD>
    <TD>bscane2_used=1</TD>
    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_gt_sync_used=2</TD>
    <TD>bufg_gt_used=5</TD>
    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=341</TD>
    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=3</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=483</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=215</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=50786</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=604</TD>
    <TD>gthe3_channel_functional_category=Advanced</TD>
    <TD>gthe3_channel_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe3_common_functional_category=Advanced</TD>
    <TD>gthe3_common_used=2</TD>
    <TD>hpio_vref_functional_category=I/O</TD>
    <TD>hpio_vref_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_analog_functional_category=I/O</TD>
    <TD>ibuf_analog_used=1</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=82</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte3_functional_category=Advanced</TD>
    <TD>ibufds_gte3_used=1</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=73</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_functional_category=CLB</TD>
    <TD>inv_used=9</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=687</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=5610</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=13259</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=7946</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=8332</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=15042</TD>
    <TD>mmcme3_adv_functional_category=Clock</TD>
    <TD>mmcme3_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=752</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=36</TD>
    <TD>obuft_dcien_functional_category=I/O</TD>
    <TD>obuft_dcien_used=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_functional_category=I/O</TD>
    <TD>obuft_used=16</TD>
    <TD>pcie_3_1_functional_category=Advanced</TD>
    <TD>pcie_3_1_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle3_adv_functional_category=Clock</TD>
    <TD>plle3_adv_used=3</TD>
    <TD>ramb18e2_functional_category=Block Ram</TD>
    <TD>ramb18e2_used=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=75</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=6412</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=1140</TD>
    <TD>rams64e_functional_category=CLB</TD>
    <TD>rams64e_used=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>riu_or_functional_category=I/O</TD>
    <TD>riu_or_used=10</TD>
    <TD>rxtx_bitslice_functional_category=I/O</TD>
    <TD>rxtx_bitslice_used=106</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=97</TD>
    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=677</TD>
</TR><TR ALIGN='LEFT'>    <TD>tx_bitslice_tri_functional_category=I/O</TD>
    <TD>tx_bitslice_tri_used=20</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>actual_expansions=105149626</TD>
    <TD>bogomips=0</TD>
    <TD>bram18=13</TD>
    <TD>bram36=75</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg=0</TD>
    <TD>bufr=0</TD>
    <TD>congestion_level=3</TD>
    <TD>ctrls=1716</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp=3</TD>
    <TD>effort=2</TD>
    <TD>estimated_expansions=697751040</TD>
    <TD>ff=52089</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=10</TD>
    <TD>high_fanout_nets=132</TD>
    <TD>iob=128</TD>
    <TD>lut=49711</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=114872</TD>
    <TD>nets=173773</TD>
    <TD>pins=755494</TD>
    <TD>pll=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_runtime=8.000000</TD>
    <TD>router_timing_driven=1</TD>
    <TD>threads=2</TD>
    <TD>timing_constraints_exist=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xcku115-flvb2104-2-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=design_1_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:56s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1161.977MB</TD>
    <TD>memory_peak=1524.941MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
