vendor_name = ModelSim
source_file = 1, C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/half_adder.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/tb_half_adder.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/db/half_adder.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = half_adder
instance = comp, \b~I\, b, half_adder, 1
instance = comp, \a~I\, a, half_adder, 1
instance = comp, \s~0\, s~0, half_adder, 1
instance = comp, \c~0\, c~0, half_adder, 1
instance = comp, \s~I\, s, half_adder, 1
instance = comp, \c~I\, c, half_adder, 1
