// Seed: 3915486706
module module_0 ();
  reg id_1;
  ;
  always @(posedge id_1 or posedge 1)
    if (1 && -1 == 1) assign id_1 = -1;
    else #1 $clog2(36);
  ;
  always @(posedge id_1) begin : LABEL_0
    id_1 <= -1 == -1 * id_1;
  end
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input tri id_4,
    output wor id_5,
    input uwire id_6,
    input wand id_7
    , id_14,
    output wire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wand id_12
);
  initial
    #1 begin : LABEL_0
      id_14 = 1;
      wait (id_7 != "");
      id_0 <= id_6;
      if ((-1'b0)) begin : LABEL_1
        id_0 = id_6;
      end
    end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
