/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [10:0] _02_;
  reg [9:0] _03_;
  reg [4:0] _04_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [18:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [13:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_0z[5] ? celloutsig_0_1z : celloutsig_0_26z[1];
  assign celloutsig_0_43z = celloutsig_0_14z[10] ? celloutsig_0_37z : celloutsig_0_14z[2];
  assign celloutsig_0_5z = celloutsig_0_0z[5] ? celloutsig_0_0z[3] : in_data[24];
  assign celloutsig_0_68z = celloutsig_0_59z[3] ? celloutsig_0_58z : celloutsig_0_10z;
  assign celloutsig_0_10z = celloutsig_0_1z ? celloutsig_0_7z[5] : celloutsig_0_1z;
  assign celloutsig_0_1z = celloutsig_0_0z[5] ? in_data[15] : in_data[13];
  assign celloutsig_0_23z = celloutsig_0_9z ? celloutsig_0_10z : celloutsig_0_1z;
  assign celloutsig_0_24z = celloutsig_0_20z[5] ? celloutsig_0_0z[5] : celloutsig_0_12z;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_30z[0], celloutsig_0_21z, celloutsig_0_29z };
  reg [19:0] _14_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 20'h00000;
    else _14_ <= { celloutsig_0_16z[14:5], celloutsig_0_33z, _01_, celloutsig_0_68z, celloutsig_0_0z[5] };
  assign out_data[51:32] = _14_;
  reg [10:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 11'h000;
    else _15_ <= in_data[133:123];
  assign { _02_[10:1], _00_ } = _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { in_data[152:144], celloutsig_1_8z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_1_4z[1:0], celloutsig_1_4z };
  assign celloutsig_0_31z = celloutsig_0_12z & ~(celloutsig_0_0z[5]);
  assign celloutsig_0_4z = celloutsig_0_0z[2] & ~(in_data[15]);
  assign celloutsig_0_58z = celloutsig_0_53z[0] & ~(celloutsig_0_19z[1]);
  assign celloutsig_0_75z = celloutsig_0_53z[0] & ~(celloutsig_0_10z);
  assign celloutsig_1_8z = _02_[4] & ~(celloutsig_1_4z[2]);
  assign celloutsig_1_19z = _04_[4] & ~(in_data[97]);
  assign celloutsig_0_21z = celloutsig_0_4z & ~(celloutsig_0_8z[2]);
  assign celloutsig_0_27z = celloutsig_0_24z & ~(celloutsig_0_12z);
  assign celloutsig_0_53z = _01_[4:0] % { 1'h1, celloutsig_0_45z[17:14] };
  assign celloutsig_0_6z = in_data[45:43] % { 1'h1, celloutsig_0_0z[0], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[130:109] % { 1'h1, in_data[125:105] };
  assign celloutsig_1_1z = celloutsig_1_0z[5:1] % { 1'h1, in_data[180:177] };
  assign celloutsig_1_3z = { celloutsig_1_0z[17:16], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[7:2] };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:2], celloutsig_0_4z, celloutsig_0_9z } % { 1'h1, celloutsig_0_7z[10:5] };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z } % { 1'h1, celloutsig_0_7z[12:0], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_3z[8:6] % { 1'h1, celloutsig_0_13z[3], celloutsig_0_0z[5] };
  assign celloutsig_0_19z = { celloutsig_0_16z[18:6], celloutsig_0_10z, celloutsig_0_6z } % { 1'h1, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_20z = { celloutsig_0_19z[14:3], celloutsig_0_0z[5] } % { 1'h1, celloutsig_0_7z[10:0], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_13z[2:1], celloutsig_0_20z, celloutsig_0_9z } % { 1'h1, celloutsig_0_7z[12:0], celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_26z = { celloutsig_0_15z[0], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_10z } % { 1'h1, celloutsig_0_7z[8:4], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[70:64] | in_data[78:72];
  assign celloutsig_0_59z = { celloutsig_0_46z[3:2], celloutsig_0_31z, celloutsig_0_5z } | { celloutsig_0_0z[4:2], celloutsig_0_27z };
  assign celloutsig_1_2z = { in_data[174:165], celloutsig_1_1z } | celloutsig_1_0z[15:1];
  assign celloutsig_1_4z = celloutsig_1_2z[4:2] | in_data[185:183];
  assign celloutsig_0_8z = celloutsig_0_7z[13:10] | celloutsig_0_0z[3:0];
  assign celloutsig_0_33z = celloutsig_0_27z & celloutsig_0_10z;
  assign celloutsig_1_10z = _02_[10] & celloutsig_1_5z[4];
  assign celloutsig_0_9z = celloutsig_0_6z[1] & celloutsig_0_0z[5];
  assign celloutsig_0_12z = celloutsig_0_6z[0] & in_data[12];
  assign celloutsig_0_17z = celloutsig_0_9z & celloutsig_0_15z[1];
  assign celloutsig_0_40z = celloutsig_0_20z[12:9] >>> celloutsig_0_29z[4:1];
  assign celloutsig_0_41z = { celloutsig_0_14z[6], celloutsig_0_12z, celloutsig_0_23z } >>> celloutsig_0_40z[2:0];
  assign celloutsig_0_45z = { celloutsig_0_22z[11:4], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_43z } >>> { celloutsig_0_16z[13:7], celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_41z };
  assign celloutsig_0_46z = celloutsig_0_39z[4:0] >>> { celloutsig_0_26z[5:3], celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_1_13z = { _03_[6:1], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z } >>> { celloutsig_1_11z[4:2], celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_14z = { in_data[34:30], celloutsig_0_10z, celloutsig_0_0z[5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z } >>> { in_data[47:42], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z[5], celloutsig_0_0z } ~^ in_data[72:64];
  assign celloutsig_0_39z = { celloutsig_0_3z[6:2], celloutsig_0_10z } ~^ in_data[12:7];
  assign celloutsig_0_7z = in_data[58:45] ~^ { in_data[15:4], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_5z = celloutsig_1_0z[10:3] ~^ celloutsig_1_2z[12:5];
  assign celloutsig_1_11z = celloutsig_1_2z[14:10] ~^ _02_[10:6];
  assign celloutsig_1_18z = celloutsig_1_0z[13:0] ~^ { celloutsig_1_13z[7:1], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_1z } ~^ celloutsig_0_0z[5:3];
  assign celloutsig_0_29z = { celloutsig_0_22z[4:3], celloutsig_0_6z } ~^ { celloutsig_0_16z[10], celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_30z = { celloutsig_0_19z[6:4], celloutsig_0_0z, celloutsig_0_29z } ~^ { celloutsig_0_14z[14:1], celloutsig_0_21z };
  assign _02_[0] = _00_;
  assign { out_data[141:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z };
endmodule
