// Seed: 1344378362
module module_0;
  wire id_1, id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    output logic id_7,
    output uwire id_8,
    output wire id_9,
    input wand id_10,
    input logic id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wand id_15,
    output tri0 id_16,
    output tri1 id_17,
    output wand id_18,
    output wire id_19,
    input uwire id_20,
    output uwire id_21,
    output wand id_22,
    input supply1 id_23,
    input supply1 id_24,
    input tri id_25,
    input uwire id_26
);
  initial begin : LABEL_0
    id_7 <= id_11;
  end
  module_0 modCall_1 ();
endmodule
