<!--
	- I/O mapping
	- Version: 1.2.1364-dev+7c836dea-dirty
	- Date: Fri Aug 25 17:09:00 2023
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[18830:18830]" net="A[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18997:18997]" net="A[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[19012:19012]" net="A[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18907:18907]" net="A[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18843:18843]" net="A[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18842:18842]" net="A[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18949:18949]" net="A[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18992:18992]" net="A[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[19064:19064]" net="B[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18991:18991]" net="B[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[19020:19020]" net="B[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[19051:19051]" net="B[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18680:18680]" net="B[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18650:18650]" net="B[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18741:18741]" net="B[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18883:18883]" net="B[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18823:18823]" net="ALU_Sel[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18845:18845]" net="ALU_Sel[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18915:18915]" net="ALU_Sel[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[18909:18909]" net="ALU_Sel[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18914:18914]" net="CarryOut" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18801:18801]" net="ALU_Out[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18891:18891]" net="ALU_Out[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18901:18901]" net="ALU_Out[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18911:18911]" net="ALU_Out[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18865:18865]" net="ALU_Out[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18928:18928]" net="ALU_Out[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18821:18821]" net="ALU_Out[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[18770:18770]" net="ALU_Out[0]" dir="output"/>
</io_mapping>
