# ELEC241_C1_2020X
C1 coursework by Brandon Normington (10614655) and Thomas Bazley (10615428)

All tasks have been attempted.

To generate waveforms use `restart` and `run -All`.


## Task 1 - Latching a 7-segment display decoder with a testbench.

[VHDL Design File](https://github.com/stormy99/ELEC241_C1_2020X/blob/main/A_SevenSeg/seven_seg_decode.vhd)

[VHDL Test Bench File](https://github.com/stormy99/ELEC241_C1_2020X/blob/main/A_SevenSeg/simulation/modelsim/seven_seg_decode.vht)


## Task 2 - Cascaded Flip-Flops with structural VHDL.

[VHDL Design File](https://github.com/stormy99/ELEC241_C1_2020X/blob/main/B_CascadedDFF/elec241_shift_register.vhd)

[VHDL Test Bench File](https://github.com/stormy99/ELEC241_C1_2020X/blob/main/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht)


## Task 3 - Testbench for a data-path sub-system.

[VHDL Test Bench File](https://github.com/stormy99/ELEC241_C1_2020X/blob/main/C_ControllerDatapath/simulation/modelsim/ControllerDatapath_vhd.vht)