Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 15:15:40 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tws pong_impl_1_syn.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
paused_menu/i1_3_lut/C	->	paused_menu/i1_3_lut/Z

++++ Loop2
paused_menu/i14_3_lut/B	->	paused_menu/i14_3_lut/Z

++++ Loop3
paused_menu/i1_3_lut_adj_142/B	->	paused_menu/i1_3_lut_adj_142/Z

++++ Loop4
paused_menu/i1_3_lut_adj_143/B	->	paused_menu/i1_3_lut_adj_143/Z

++++ Loop5
menu/i7331_4_lut_3_lut/C	->	menu/i7331_4_lut_3_lut/Z

++++ Loop6
menu/i1_2_lut_3_lut_adj_67/C	->	menu/i1_2_lut_3_lut_adj_67/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          21.765 ns |         45.945 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          12.076 ns |         82.809 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 3.78859%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   27.724 ns |   12   |   12.076 ns |  82.809 MHz |       40       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   61.568 ns |   19   |   21.765 ns |  45.945 MHz |       49       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |   27.725 ns 
vga_driver/v_count__i8/D                 |   28.283 ns 
vga_driver/v_count__i7/D                 |   28.841 ns 
vga_driver/v_count__i6/D                 |   29.399 ns 
vga_driver/v_count__i5/D                 |   29.957 ns 
vga_driver/h_count_514__i0/SR            |   29.971 ns 
vga_driver/h_count_514__i9/SR            |   29.971 ns 
vga_driver/h_count_514__i8/SR            |   29.971 ns 
vga_driver/h_count_514__i7/SR            |   29.971 ns 
vga_driver/h_count_514__i6/SR            |   29.971 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       40       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       49       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |    4.196 ns 
vga_driver/v_count__i8/D                 |    4.196 ns 
vga_driver/v_count__i7/D                 |    4.196 ns 
vga_driver/v_count__i6/D                 |    4.196 ns 
vga_driver/v_count__i5/D                 |    4.196 ns 
vga_driver/v_count__i4/D                 |    4.196 ns 
vga_driver/v_count__i3/D                 |    4.196 ns 
vga_driver/v_count__i2/D                 |    4.196 ns 
vga_driver/v_count__i1/D                 |    4.196 ns 
vga_driver/v_count__i0/D                 |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
menu/flag_c_c/Q                         |    No arrival or required
paddle_one/accelerator_timer_516__i7/Q  |    No arrival or required
paddle_one/accelerator_timer_516__i6/Q  |    No arrival or required
paddle_one/accelerator_timer_516__i5/Q  |    No arrival or required
paddle_one/accelerator_timer_516__i4/Q  |    No arrival or required
paddle_one/accelerator_timer_516__i3/Q  |    No arrival or required
paddle_one/accelerator_timer_516__i2/Q  |    No arrival or required
paddle_one/accelerator_timer_516__i1/Q  |    No arrival or required
paddle_one/accelerator_timer_516__i0/Q  |    No arrival or required
paddle_one/speed_i2/Q                   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       116
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
menu/flag_c_c/D                         |    No arrival or required
menu/reset_c/D                          |    No arrival or required
menu/reset_c/SR                         |    No arrival or required
menu/current_state_i0_i0/D              |    No arrival or required
menu/current_state_i0_i0/SP             |    No arrival or required
game/bounce_i0/D                        |    No arrival or required
game/bounce_i0/SR                       |    No arrival or required
game/bounce_i1/SR                       |    No arrival or required
game/bounce_i1/D                        |    No arrival or required
paddle_one/accelerator_timer_516__i7/D  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       265
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
button_enter                            |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 9 Instance(s)          |           Type           
-------------------------------------------------------------------
bounce_clock_512__i1                    |                  No Clock
bounce_clock_512__i2                    |                  No Clock
bounce_clock_512__i6                    |                  No Clock
enter_c                                 |                  No Clock
bounce_clock_512__i4                    |                  No Clock
bounce_clock_512__i7                    |                  No Clock
bounce_clock_512__i8                    |                  No Clock
bounce_clock_512__i5                    |                  No Clock
bounce_clock_512__i3                    |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         9
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 12
Delay Ratio      : 58.5% (route), 41.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.724 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.877
-------------------------------------------   ------
End-of-path arrival time( ns )                16.177

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  16      
pixel_row[0]                                              NET DELAY         0.280         5.971  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.329  2       
vga_driver/n117245                                        NET DELAY         0.280         6.609  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.887  2       
vga_driver/n130771                                        NET DELAY         0.280         7.167  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.445  2       
vga_driver/n117247                                        NET DELAY         0.280         7.725  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.003  2       
vga_driver/n130774                                        NET DELAY         0.280         8.283  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.561  2       
vga_driver/n117249                                        NET DELAY         0.280         8.841  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.119  2       
vga_driver/n130777                                        NET DELAY         0.280         9.399  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.677  2       
vga_driver/n117251                                        NET DELAY         0.280         9.957  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.235  2       
vga_driver/n130780                                        NET DELAY         0.280        10.515  1       
vga_driver/add_28_add_5_9/CI1->vga_driver/add_28_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.793  2       
vga_driver/n117253                                        NET DELAY         0.280        11.073  1       
vga_driver/add_28_add_5_11/D0->vga_driver/add_28_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        11.550  1       
vga_driver/n57[9]                                         NET DELAY         2.075        13.625  1       
vga_driver/i11148_2_lut_4_lut/D->vga_driver/i11148_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        14.102  1       
vga_driver/n38[9]                                         NET DELAY         2.075        16.177  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 11
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.282 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.319
-------------------------------------------   ------
End-of-path arrival time( ns )                15.619

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  16      
pixel_row[0]                                              NET DELAY         0.280         5.971  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.329  2       
vga_driver/n117245                                        NET DELAY         0.280         6.609  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.887  2       
vga_driver/n130771                                        NET DELAY         0.280         7.167  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.445  2       
vga_driver/n117247                                        NET DELAY         0.280         7.725  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.003  2       
vga_driver/n130774                                        NET DELAY         0.280         8.283  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.561  2       
vga_driver/n117249                                        NET DELAY         0.280         8.841  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.119  2       
vga_driver/n130777                                        NET DELAY         0.280         9.399  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.677  2       
vga_driver/n117251                                        NET DELAY         0.280         9.957  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.235  2       
vga_driver/n130780                                        NET DELAY         0.280        10.515  1       
vga_driver/add_28_add_5_9/D1->vga_driver/add_28_add_5_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        10.992  1       
vga_driver/n57[8]                                         NET DELAY         2.075        13.067  1       
vga_driver/i11149_2_lut_4_lut/D->vga_driver/i11149_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        13.544  1       
vga_driver/n38[8]                                         NET DELAY         2.075        15.619  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.840 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             10.761
-------------------------------------------   ------
End-of-path arrival time( ns )                15.061

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  16      
pixel_row[0]                                              NET DELAY         0.280         5.971  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.329  2       
vga_driver/n117245                                        NET DELAY         0.280         6.609  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.887  2       
vga_driver/n130771                                        NET DELAY         0.280         7.167  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.445  2       
vga_driver/n117247                                        NET DELAY         0.280         7.725  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.003  2       
vga_driver/n130774                                        NET DELAY         0.280         8.283  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.561  2       
vga_driver/n117249                                        NET DELAY         0.280         8.841  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.119  2       
vga_driver/n130777                                        NET DELAY         0.280         9.399  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.677  2       
vga_driver/n117251                                        NET DELAY         0.280         9.957  1       
vga_driver/add_28_add_5_9/D0->vga_driver/add_28_add_5_9/S0
                                          FA2             D0_TO_S0_DELAY    0.477        10.434  1       
vga_driver/n57[7]                                         NET DELAY         2.075        12.509  1       
vga_driver/i11150_2_lut_4_lut/D->vga_driver/i11150_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.986  1       
vga_driver/n38[7]                                         NET DELAY         2.075        15.061  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 9
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.398 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             10.203
-------------------------------------------   ------
End-of-path arrival time( ns )                14.503

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  16      
pixel_row[0]                                              NET DELAY         0.280         5.971  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.329  2       
vga_driver/n117245                                        NET DELAY         0.280         6.609  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.887  2       
vga_driver/n130771                                        NET DELAY         0.280         7.167  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.445  2       
vga_driver/n117247                                        NET DELAY         0.280         7.725  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.003  2       
vga_driver/n130774                                        NET DELAY         0.280         8.283  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.561  2       
vga_driver/n117249                                        NET DELAY         0.280         8.841  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.119  2       
vga_driver/n130777                                        NET DELAY         0.280         9.399  1       
vga_driver/add_28_add_5_7/D1->vga_driver/add_28_add_5_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477         9.876  1       
vga_driver/n57[6]                                         NET DELAY         2.075        11.951  1       
vga_driver/i11151_2_lut_4_lut/D->vga_driver/i11151_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.428  1       
vga_driver/n38[6]                                         NET DELAY         2.075        14.503  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 8
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.956 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                              9.645
-------------------------------------------   ------
End-of-path arrival time( ns )                13.945

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  16      
pixel_row[0]                                              NET DELAY         0.280         5.971  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.329  2       
vga_driver/n117245                                        NET DELAY         0.280         6.609  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.887  2       
vga_driver/n130771                                        NET DELAY         0.280         7.167  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.445  2       
vga_driver/n117247                                        NET DELAY         0.280         7.725  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.003  2       
vga_driver/n130774                                        NET DELAY         0.280         8.283  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.561  2       
vga_driver/n117249                                        NET DELAY         0.280         8.841  1       
vga_driver/add_28_add_5_7/D0->vga_driver/add_28_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477         9.318  1       
vga_driver/n57[5]                                         NET DELAY         2.075        11.393  1       
vga_driver/i11157_2_lut_4_lut/D->vga_driver/i11157_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.870  1       
vga_driver/n38[5]                                         NET DELAY         2.075        13.945  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i1/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.970 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     43.570

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                              9.300
-------------------------------------------   ------
End-of-path arrival time( ns )                13.600

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/h_count_514__i1/CK->vga_driver/h_count_514__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  16      
pixel_col[1]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n128                                           NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
n12_adj_1163                                              NET DELAY      2.075        11.075  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          LUT4            C_TO_Z_DELAY   0.450        11.525  20      
n99090                                                    NET DELAY      2.075        13.600  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i2/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.970 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     43.570

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                              9.300
-------------------------------------------   ------
End-of-path arrival time( ns )                13.600

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/h_count_514__i1/CK->vga_driver/h_count_514__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  16      
pixel_col[1]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n128                                           NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
n12_adj_1163                                              NET DELAY      2.075        11.075  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          LUT4            C_TO_Z_DELAY   0.450        11.525  20      
n99090                                                    NET DELAY      2.075        13.600  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i3/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.970 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     43.570

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                              9.300
-------------------------------------------   ------
End-of-path arrival time( ns )                13.600

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/h_count_514__i1/CK->vga_driver/h_count_514__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  16      
pixel_col[1]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n128                                           NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
n12_adj_1163                                              NET DELAY      2.075        11.075  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          LUT4            C_TO_Z_DELAY   0.450        11.525  20      
n99090                                                    NET DELAY      2.075        13.600  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i4/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.970 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     43.570

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                              9.300
-------------------------------------------   ------
End-of-path arrival time( ns )                13.600

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/h_count_514__i1/CK->vga_driver/h_count_514__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  16      
pixel_col[1]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n128                                           NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
n12_adj_1163                                              NET DELAY      2.075        11.075  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          LUT4            C_TO_Z_DELAY   0.450        11.525  20      
n99090                                                    NET DELAY      2.075        13.600  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i5/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.970 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     43.570

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                              9.300
-------------------------------------------   ------
End-of-path arrival time( ns )                13.600

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/h_count_514__i1/CK->vga_driver/h_count_514__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  16      
pixel_col[1]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n128                                           NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
n12_adj_1163                                              NET DELAY      2.075        11.075  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          LUT4            C_TO_Z_DELAY   0.450        11.525  20      
n99090                                                    NET DELAY      2.075        13.600  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
49 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7214_2_lut/A->i7214_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107327                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i12/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7237_2_lut/A->i7237_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107350                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i11/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7238_2_lut/A->i7238_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107351                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7239_2_lut/A->i7239_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107352                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7240_2_lut/A->i7240_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107353                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7241_2_lut/A->i7241_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107354                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7242_2_lut/A->i7242_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107355                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7243_2_lut/A->i7243_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107356                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i7244_2_lut/A->i7244_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n107357                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n117294                                                   NET DELAY         0.280         6.179  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n130273                                                   NET DELAY         0.280         6.737  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n117296                                                   NET DELAY         0.280         7.295  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n130276                                                   NET DELAY         0.280         7.853  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n117298                                                   NET DELAY         0.280         8.411  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n130279                                                   NET DELAY         0.280         8.969  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n117300                                                   NET DELAY         0.280         9.527  1       
add_66_add_5_9/CI0->add_66_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n130282                                                   NET DELAY         0.280        10.085  1       
add_66_add_5_9/CI1->add_66_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n117302                                                   NET DELAY         0.280        10.643  1       
add_66_add_5_11/CI0->add_66_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n130285                                                   NET DELAY         0.280        11.201  1       
add_66_add_5_11/CI1->add_66_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n117304                                                   NET DELAY         0.280        11.759  1       
add_66_add_5_13/CI0->add_66_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n130288                                                   NET DELAY         0.280        12.317  1       
add_66_add_5_13/CI1->add_66_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n117306                                                   NET DELAY         0.280        12.875  1       
add_66_add_5_15/CI0->add_66_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n130291                                                   NET DELAY         0.280        13.433  1       
add_66_add_5_15/D1->add_66_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_40[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1124                                               NET DELAY         2.075        18.537  1       
i2_4_lut/B->i2_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_55                                      NET DELAY         2.075        21.089  1       
i64_2_lut/B->i64_2_lut/Z                  LUT4            B_TO_Z_DELAY      0.477        21.566  1       
n55                                                       NET DELAY         2.075        23.641  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i0/Q
Path End         : vga_driver/h_count_514__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i0/CK->vga_driver/h_count_514__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  15      
pixel_col[0]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_1/C1->vga_driver/h_count_514_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[0]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i1/CK->vga_driver/h_count_514__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  16      
pixel_col[1]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_3/C0->vga_driver/h_count_514_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[1]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i2/Q
Path End         : vga_driver/h_count_514__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i2/CK->vga_driver/h_count_514__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  22      
pixel_col[2]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_3/C1->vga_driver/h_count_514_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[2]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i3/Q
Path End         : vga_driver/h_count_514__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i3/CK->vga_driver/h_count_514__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  22      
pixel_col[3]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_5/C0->vga_driver/h_count_514_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[3]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i4/Q
Path End         : vga_driver/h_count_514__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i4/CK->vga_driver/h_count_514__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  24      
pixel_col[4]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_5/C1->vga_driver/h_count_514_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[4]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i5/Q
Path End         : vga_driver/h_count_514__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i5/CK->vga_driver/h_count_514__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  17      
pixel_col[5]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_7/C0->vga_driver/h_count_514_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[5]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i6/Q
Path End         : vga_driver/h_count_514__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i6/CK->vga_driver/h_count_514__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  17      
pixel_col[6]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_7/C1->vga_driver/h_count_514_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[6]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i7/Q
Path End         : vga_driver/h_count_514__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i7/CK->vga_driver/h_count_514__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  18      
pixel_col[7]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_9/C0->vga_driver/h_count_514_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[7]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i8/Q
Path End         : vga_driver/h_count_514__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i8/CK->vga_driver/h_count_514__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  17      
pixel_col[8]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_9/C1->vga_driver/h_count_514_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[8]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i9/Q
Path End         : vga_driver/h_count_514__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_514__i9/CK->vga_driver/h_count_514__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  17      
pixel_col[9]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_514_add_4_11/C0->vga_driver/h_count_514_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[9]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
49 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i0/Q
Path End         : buzzer_clock_513__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i0/CK->buzzer_clock_513__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[0]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_1/C1->buzzer_clock_513_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n55_adj_1126                                              NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i1/Q
Path End         : buzzer_clock_513__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i1/CK->buzzer_clock_513__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[1]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_3/C0->buzzer_clock_513_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n54                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i2/Q
Path End         : buzzer_clock_513__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i2/CK->buzzer_clock_513__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[2]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_3/C1->buzzer_clock_513_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n53                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i3/Q
Path End         : buzzer_clock_513__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i3/CK->buzzer_clock_513__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[3]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_5/C0->buzzer_clock_513_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n52                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i4/Q
Path End         : buzzer_clock_513__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i4/CK->buzzer_clock_513__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[4]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_5/C1->buzzer_clock_513_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n51                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i4/Q
Path End         : buzzer_i0/DO0
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
buzzer_clock_513__i4/CK->buzzer_clock_513__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
buzzer_clock[4]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450         4.196  3       
buzzer_clock_9__N_93                                      NET DELAY      2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i5/Q
Path End         : buzzer_clock_513__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i5/CK->buzzer_clock_513__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[5]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_7/C0->buzzer_clock_513_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n50                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i6/Q
Path End         : buzzer_clock_513__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i6/CK->buzzer_clock_513__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[6]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_7/C1->buzzer_clock_513_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n49                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i7/Q
Path End         : buzzer_clock_513__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i7/CK->buzzer_clock_513__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[7]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_9/C0->buzzer_clock_513_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n48                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i8/Q
Path End         : buzzer_clock_513__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_513__i8/CK->buzzer_clock_513__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[8]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_513_add_4_9/C1->buzzer_clock_513_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n47_2                                                     NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

