
// Generated by Cadence Genus(TM) Synthesis Solution 18.13-s027_1
// Generated on: Apr 20 2022 15:10:25 PDT (Apr 20 2022 22:10:25 UTC)

// Verification Directory fv/Adder4 

module FullAdder(io_a, io_b, io_cin, io_sum, io_cout);
  input io_a, io_b, io_cin;
  output io_sum, io_cout;
  wire io_a, io_b, io_cin;
  wire io_sum, io_cout;
  wire n_1, n_2, n_3, n_4;
  sky130_fd_sc_hd__maj3_1 g85__8780(.A (io_b), .B (io_a), .C (io_cin),
       .X (io_cout));
  sky130_fd_sc_hd__nand2_1 g86__4296(.A (n_3), .B (n_2), .Y (n_4));
  sky130_fd_sc_hd__nand2b_1 g87__3772(.A_N (n_1), .B (io_cin), .Y
       (n_3));
  sky130_fd_sc_hd__nand2b_1 g88__1474(.A_N (io_cin), .B (n_1), .Y
       (n_2));
  sky130_fd_sc_hd__xor2_1 g89__4547(.A (io_b), .B (io_a), .X (n_1));
  sky130_fd_sc_hd__buf_8 drc_bufs(.A (n_4), .X (io_sum));
endmodule

module FullAdder_1(io_a, io_b, io_cin, io_sum, io_cout);
  input io_a, io_b, io_cin;
  output io_sum, io_cout;
  wire io_a, io_b, io_cin;
  wire io_sum, io_cout;
  wire n_1, n_2, n_3, n_4;
  sky130_fd_sc_hd__maj3_1 g85__9682(.A (io_a), .B (io_cin), .C (io_b),
       .X (io_cout));
  sky130_fd_sc_hd__nand2_1 g86__2683(.A (n_2), .B (n_3), .Y (n_4));
  sky130_fd_sc_hd__nand2b_1 g87__1309(.A_N (n_1), .B (io_cin), .Y
       (n_3));
  sky130_fd_sc_hd__nand2b_1 g88__6877(.A_N (io_cin), .B (n_1), .Y
       (n_2));
  sky130_fd_sc_hd__xor2_1 g89__2900(.A (io_b), .B (io_a), .X (n_1));
  sky130_fd_sc_hd__buf_8 drc_bufs(.A (n_4), .X (io_sum));
endmodule

module FullAdder_2(io_a, io_b, io_cin, io_sum, io_cout);
  input io_a, io_b, io_cin;
  output io_sum, io_cout;
  wire io_a, io_b, io_cin;
  wire io_sum, io_cout;
  wire n_1, n_2, n_3, n_4;
  sky130_fd_sc_hd__maj3_1 g85__2391(.A (io_a), .B (io_cin), .C (io_b),
       .X (io_cout));
  sky130_fd_sc_hd__nand2_1 g86__7675(.A (n_2), .B (n_3), .Y (n_4));
  sky130_fd_sc_hd__nand2b_1 g87__7118(.A_N (n_1), .B (io_cin), .Y
       (n_3));
  sky130_fd_sc_hd__nand2b_1 g88__8757(.A_N (io_cin), .B (n_1), .Y
       (n_2));
  sky130_fd_sc_hd__xor2_1 g89__1786(.A (io_b), .B (io_a), .X (n_1));
  sky130_fd_sc_hd__buf_8 drc_bufs(.A (n_4), .X (io_sum));
endmodule

module FullAdder_3(io_a, io_b, io_cin, io_sum, io_cout);
  input io_a, io_b, io_cin;
  output io_sum, io_cout;
  wire io_a, io_b, io_cin;
  wire io_sum, io_cout;
  wire n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  sky130_fd_sc_hd__nand2_1 g85__5953(.A (n_4), .B (n_2), .Y (n_8));
  sky130_fd_sc_hd__nand2_1 g86__5703(.A (n_5), .B (n_6), .Y (n_7));
  sky130_fd_sc_hd__nand2b_1 g87__7114(.A_N (n_3), .B (io_cin), .Y
       (n_6));
  sky130_fd_sc_hd__nand2b_1 g88__5266(.A_N (io_cin), .B (n_3), .Y
       (n_5));
  sky130_fd_sc_hd__o21ai_0 g89__2250(.A1 (io_b), .A2 (io_a), .B1
       (io_cin), .Y (n_4));
  sky130_fd_sc_hd__xor2_1 g90__6083(.A (io_b), .B (io_a), .X (n_3));
  sky130_fd_sc_hd__nand2_1 g91__2703(.A (io_a), .B (io_b), .Y (n_2));
  sky130_fd_sc_hd__buf_8 drc_bufs(.A (n_8), .X (io_cout));
  sky130_fd_sc_hd__buf_8 drc_bufs92(.A (n_7), .X (io_sum));
endmodule

module Adder4(clock, reset, io_A, io_B, io_Cin, io_Sum, io_Cout);
  input clock, reset, io_Cin;
  input [3:0] io_A, io_B;
  output [3:0] io_Sum;
  output io_Cout;
  wire clock, reset, io_Cin;
  wire [3:0] io_A, io_B;
  wire [3:0] io_Sum;
  wire io_Cout;
  wire Adder0_io_cout, Adder1_io_cout, Adder2_io_cout;
  FullAdder Adder0(.io_a (io_A[0]), .io_b (io_B[0]), .io_cin (io_Cin),
       .io_sum (io_Sum[0]), .io_cout (Adder0_io_cout));
  FullAdder_1 Adder1(.io_a (io_A[1]), .io_b (io_B[1]), .io_cin
       (Adder0_io_cout), .io_sum (io_Sum[1]), .io_cout
       (Adder1_io_cout));
  FullAdder_2 Adder2(.io_a (io_A[2]), .io_b (io_B[2]), .io_cin
       (Adder1_io_cout), .io_sum (io_Sum[2]), .io_cout
       (Adder2_io_cout));
  FullAdder_3 Adder3(.io_a (io_A[3]), .io_b (io_B[3]), .io_cin
       (Adder2_io_cout), .io_sum (io_Sum[3]), .io_cout (io_Cout));
endmodule

