// Seed: 3244204249
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wire id_6
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2
    , id_12,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    input tri0 id_10
);
  assign id_12 = -1;
  logic id_13;
  ;
  always @(posedge id_13)
    if (-1) id_12 = -1;
    else id_12 <= -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_7,
      id_2,
      id_8,
      id_7
  );
endmodule
