// Seed: 710150692
module module_0 ();
  wire id_1;
  supply1 id_2;
  wire id_3;
  tri0 id_4 = id_2 == 1;
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1
);
  always repeat (1 & id_3) @(posedge 1);
  module_0();
endmodule
module module_2 (
    input  wire  id_0,
    input  logic id_1,
    output tri   id_2,
    output tri   id_3,
    output tri0  id_4
);
  assign id_2 = 1 ~^ id_0;
  module_0();
  always @(1 or id_0 or id_0) begin
    force id_3 = id_1;
  end
endmodule
