
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004096    0.117343    0.040703    4.040703 ^ ena (in)
                                                         ena (net)
                      0.117343    0.000000    4.040703 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016254    0.307524    0.316120    4.356823 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.307524    0.000149    4.356973 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.031472    0.294211    0.235548    4.592521 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.294211    0.000057    4.592578 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003720    0.383829    0.265955    4.858533 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.383829    0.000010    4.858543 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.858543   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000046   20.545792 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295792   clock uncertainty
                                  0.000000   20.295792   clock reconvergence pessimism
                                 -0.350843   19.944950   library setup time
                                             19.944950   data required time
---------------------------------------------------------------------------------------------
                                             19.944950   data required time
                                             -4.858543   data arrival time
---------------------------------------------------------------------------------------------
                                             15.086408   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004096    0.117343    0.040703    4.040703 ^ ena (in)
                                                         ena (net)
                      0.117343    0.000000    4.040703 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016254    0.307524    0.316120    4.356823 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.307524    0.000149    4.356973 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.031472    0.294211    0.235548    4.592521 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.294211    0.000082    4.592602 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003570    0.376585    0.262473    4.855075 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.376585    0.000008    4.855083 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.855083   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000105   20.545851 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295851   clock uncertainty
                                  0.000000   20.295851   clock reconvergence pessimism
                                 -0.349724   19.946127   library setup time
                                             19.946127   data required time
---------------------------------------------------------------------------------------------
                                             19.946127   data required time
                                             -4.855083   data arrival time
---------------------------------------------------------------------------------------------
                                             15.091043   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004096    0.117343    0.040703    4.040703 ^ ena (in)
                                                         ena (net)
                      0.117343    0.000000    4.040703 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016254    0.307524    0.316120    4.356823 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.307524    0.000154    4.356977 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004545    0.236392    0.178042    4.535019 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.236392    0.000010    4.535029 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003728    0.316616    0.263354    4.798384 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.316616    0.000011    4.798394 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.798394   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000039   20.545784 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295786   clock uncertainty
                                  0.000000   20.295786   clock reconvergence pessimism
                                 -0.340066   19.955719   library setup time
                                             19.955719   data required time
---------------------------------------------------------------------------------------------
                                             19.955719   data required time
                                             -4.798394   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157325   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004096    0.117343    0.040703    4.040703 ^ ena (in)
                                                         ena (net)
                      0.117343    0.000000    4.040703 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016254    0.307524    0.316120    4.356823 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.307524    0.000149    4.356973 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.031472    0.294211    0.235548    4.592521 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.294211    0.000183    4.592703 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003582    0.241491    0.206501    4.799205 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.241491    0.000008    4.799213 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.799213   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000243   20.545988 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295990   clock uncertainty
                                  0.000000   20.295990   clock reconvergence pessimism
                                 -0.325889   19.970100   library setup time
                                             19.970100   data required time
---------------------------------------------------------------------------------------------
                                             19.970100   data required time
                                             -4.799213   data arrival time
---------------------------------------------------------------------------------------------
                                             15.170887   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004096    0.117343    0.040703    4.040703 ^ ena (in)
                                                         ena (net)
                      0.117343    0.000000    4.040703 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016254    0.307524    0.316120    4.356823 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.307524    0.000149    4.356973 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.031472    0.294211    0.235548    4.592521 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.294211    0.000233    4.592754 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003386    0.236286    0.203113    4.795866 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.236286    0.000005    4.795871 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.795871   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000226   20.545971 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295971   clock uncertainty
                                  0.000000   20.295971   clock reconvergence pessimism
                                 -0.324906   19.971066   library setup time
                                             19.971066   data required time
---------------------------------------------------------------------------------------------
                                             19.971066   data required time
                                             -4.795871   data arrival time
---------------------------------------------------------------------------------------------
                                             15.175193   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004096    0.117343    0.040703    4.040703 ^ ena (in)
                                                         ena (net)
                      0.117343    0.000000    4.040703 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016254    0.307524    0.316120    4.356823 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.307524    0.000149    4.356973 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.031472    0.294211    0.235548    4.592521 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.294211    0.000222    4.592743 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003395    0.239379    0.201480    4.794222 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.239379    0.000005    4.794228 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.794228   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000190   20.545935 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295937   clock uncertainty
                                  0.000000   20.295937   clock reconvergence pessimism
                                 -0.325490   19.970446   library setup time
                                             19.970446   data required time
---------------------------------------------------------------------------------------------
                                             19.970446   data required time
                                             -4.794228   data arrival time
---------------------------------------------------------------------------------------------
                                             15.176218   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004096    0.117343    0.040703    4.040703 ^ ena (in)
                                                         ena (net)
                      0.117343    0.000000    4.040703 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016254    0.307524    0.316120    4.356823 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.307524    0.000149    4.356973 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.031472    0.294211    0.235548    4.592521 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.294211    0.000186    4.592707 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003333    0.234861    0.202185    4.794892 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.234861    0.000004    4.794896 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.794896   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000252   20.545998 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295998   clock uncertainty
                                  0.000000   20.295998   clock reconvergence pessimism
                                 -0.324638   19.971361   library setup time
                                             19.971361   data required time
---------------------------------------------------------------------------------------------
                                             19.971361   data required time
                                             -4.794896   data arrival time
---------------------------------------------------------------------------------------------
                                             15.176465   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516768    0.000678    5.090622 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090622   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275   20.311853 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983   20.544838 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000073   20.544910 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294910   clock uncertainty
                                  0.000000   20.294910   clock reconvergence pessimism
                                  0.180839   20.475750   library recovery time
                                             20.475750   data required time
---------------------------------------------------------------------------------------------
                                             20.475750   data required time
                                             -5.090622   data arrival time
---------------------------------------------------------------------------------------------
                                             15.385126   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516768    0.000672    5.090616 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090616   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000039   20.545784 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295786   clock uncertainty
                                  0.000000   20.295786   clock reconvergence pessimism
                                  0.180985   20.476770   library recovery time
                                             20.476770   data required time
---------------------------------------------------------------------------------------------
                                             20.476770   data required time
                                             -5.090616   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386155   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516765    0.000488    5.090432 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090432   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000046   20.545792 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295792   clock uncertainty
                                  0.000000   20.295792   clock reconvergence pessimism
                                  0.180986   20.476778   library recovery time
                                             20.476778   data required time
---------------------------------------------------------------------------------------------
                                             20.476778   data required time
                                             -5.090432   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386347   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516765    0.000513    5.090457 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090457   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000105   20.545851 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295851   clock uncertainty
                                  0.000000   20.295851   clock reconvergence pessimism
                                  0.180986   20.476837   library recovery time
                                             20.476837   data required time
---------------------------------------------------------------------------------------------
                                             20.476837   data required time
                                             -5.090457   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386380   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000402    5.097381 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097381   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275   20.311853 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983   20.544838 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000258   20.545095 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295095   clock uncertainty
                                  0.000000   20.295095   clock reconvergence pessimism
                                  0.205183   20.500278   library recovery time
                                             20.500278   data required time
---------------------------------------------------------------------------------------------
                                             20.500278   data required time
                                             -5.097381   data arrival time
---------------------------------------------------------------------------------------------
                                             15.402897   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000421    5.097400 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097400   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275   20.311853 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983   20.544838 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000266   20.545103 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295105   clock uncertainty
                                  0.000000   20.295105   clock reconvergence pessimism
                                  0.205183   20.500288   library recovery time
                                             20.500288   data required time
---------------------------------------------------------------------------------------------
                                             20.500288   data required time
                                             -5.097400   data arrival time
---------------------------------------------------------------------------------------------
                                             15.402888   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000304    5.097283 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097283   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275   20.311853 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983   20.544838 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000192   20.545029 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295031   clock uncertainty
                                  0.000000   20.295031   clock reconvergence pessimism
                                  0.205183   20.500214   library recovery time
                                             20.500214   data required time
---------------------------------------------------------------------------------------------
                                             20.500214   data required time
                                             -5.097283   data arrival time
---------------------------------------------------------------------------------------------
                                             15.402931   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000278    5.097258 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097258   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275   20.311853 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983   20.544838 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000169   20.545006 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295008   clock uncertainty
                                  0.000000   20.295008   clock reconvergence pessimism
                                  0.205183   20.500191   library recovery time
                                             20.500191   data required time
---------------------------------------------------------------------------------------------
                                             20.500191   data required time
                                             -5.097258   data arrival time
---------------------------------------------------------------------------------------------
                                             15.402933   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000246    5.097226 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097226   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275   20.311853 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983   20.544838 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000178   20.545015 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295015   clock uncertainty
                                  0.000000   20.295015   clock reconvergence pessimism
                                  0.205183   20.500200   library recovery time
                                             20.500200   data required time
---------------------------------------------------------------------------------------------
                                             20.500200   data required time
                                             -5.097226   data arrival time
---------------------------------------------------------------------------------------------
                                             15.402973   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000271    5.097250 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097250   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000252   20.545998 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295998   clock uncertainty
                                  0.000000   20.295998   clock reconvergence pessimism
                                  0.205349   20.501347   library recovery time
                                             20.501347   data required time
---------------------------------------------------------------------------------------------
                                             20.501347   data required time
                                             -5.097250   data arrival time
---------------------------------------------------------------------------------------------
                                             15.404098   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000207    5.097187 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097187   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000243   20.545988 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295990   clock uncertainty
                                  0.000000   20.295990   clock reconvergence pessimism
                                  0.205349   20.501339   library recovery time
                                             20.501339   data required time
---------------------------------------------------------------------------------------------
                                             20.501339   data required time
                                             -5.097187   data arrival time
---------------------------------------------------------------------------------------------
                                             15.404151   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000130    5.097109 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097109   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000226   20.545971 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295971   clock uncertainty
                                  0.000000   20.295971   clock reconvergence pessimism
                                  0.205349   20.501320   library recovery time
                                             20.501320   data required time
---------------------------------------------------------------------------------------------
                                             20.501320   data required time
                                             -5.097109   data arrival time
---------------------------------------------------------------------------------------------
                                             15.404212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000054    5.097033 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097033   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024595    0.134084    0.061492   20.061493 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000   20.061493 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086   20.311579 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277   20.311855 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233889   20.545746 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000190   20.545935 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295937   clock uncertainty
                                  0.000000   20.295937   clock reconvergence pessimism
                                  0.205349   20.501286   library recovery time
                                             20.501286   data required time
---------------------------------------------------------------------------------------------
                                             20.501286   data required time
                                             -5.097033   data arrival time
---------------------------------------------------------------------------------------------
                                             15.404253   slack (MET)



