<stg><name>jacobi_rotation_2x2<double, 16></name>


<trans_list>

<trans id="669" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %matrix_0_2_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %matrix_0_2_val

]]></Node>
<StgValue><ssdm name="matrix_0_2_val_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %matrix_0_1_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %matrix_0_1_val

]]></Node>
<StgValue><ssdm name="matrix_0_1_val_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %matrix_0_0_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %matrix_0_0_val

]]></Node>
<StgValue><ssdm name="matrix_0_0_val_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %tmp_3 = fcmp_oeq  i64 %matrix_0_0_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %tmp_5 = fcmp_oeq  i64 %matrix_0_2_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %tmp_7 = fcmp_oeq  i64 %matrix_0_1_val_read, i64 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %bitcast_ln50 = bitcast i64 %matrix_0_0_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="52" op_0_bw="64">
<![CDATA[
entry:5 %trunc_ln50 = trunc i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:6 %icmp_ln50 = icmp_ne  i11 %tmp_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:7 %icmp_ln50_1 = icmp_eq  i52 %trunc_ln50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %or_ln50 = or i1 %icmp_ln50_1, i1 %icmp_ln50

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %tmp_3 = fcmp_oeq  i64 %matrix_0_0_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %and_ln50 = and i1 %or_ln50, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %bitcast_ln50_1 = bitcast i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln50_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="52" op_0_bw="64">
<![CDATA[
entry:13 %trunc_ln50_1 = trunc i64 %bitcast_ln50_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:14 %icmp_ln50_2 = icmp_ne  i11 %tmp_4, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:15 %icmp_ln50_3 = icmp_eq  i52 %trunc_ln50_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_3"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:16 %or_ln50_1 = or i1 %icmp_ln50_3, i1 %icmp_ln50_2

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %tmp_5 = fcmp_oeq  i64 %matrix_0_2_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %and_ln50_2 = and i1 %or_ln50_1, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln50_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
entry:19 %data = bitcast i64 %matrix_0_1_val_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %exp1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="52" op_0_bw="64">
<![CDATA[
entry:21 %trunc_ln50_2 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln50_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:22 %icmp_ln50_4 = icmp_ne  i11 %exp1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50_4"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:23 %icmp_ln50_5 = icmp_eq  i52 %trunc_ln50_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_5"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %or_ln50_2 = or i1 %icmp_ln50_5, i1 %icmp_ln50_4

]]></Node>
<StgValue><ssdm name="or_ln50_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %tmp_7 = fcmp_oeq  i64 %matrix_0_1_val_read, i64 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:26 %and_ln50_3 = and i1 %or_ln50_2, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln50_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:27 %and_ln50_4 = and i1 %and_ln50_2, i1 %and_ln50_3

]]></Node>
<StgValue><ssdm name="and_ln50_4"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:28 %and_ln50_1 = and i1 %and_ln50_4, i1 %and_ln50

]]></Node>
<StgValue><ssdm name="and_ln50_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:4 %exp1_1 = add i11 %exp1, i11 1

]]></Node>
<StgValue><ssdm name="exp1_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:5 %data_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i11.i32.i32, i64 %data, i11 %exp1_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:52 %icmp_ln111_2 = icmp_ne  i11 %exp1_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln111_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:53 %or_ln111_2 = or i1 %icmp_ln50_5, i1 %icmp_ln111_2

]]></Node>
<StgValue><ssdm name="or_ln111_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:29 %br_ln50 = br i1 %and_ln50_1, void %fpga_resource_hint.if.else.6, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="173" st_id="4" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="175" st_id="6" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="176" st_id="7" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:2 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i64 %d, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:6 %deno = bitcast i64 %data_1

]]></Node>
<StgValue><ssdm name="deno"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:50 %tmp_9 = fcmp_ogt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:54 %tmp_6 = fcmp_ogt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:57 %tmp_8 = fcmp_olt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:59 %tmp_10 = fcmp_olt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:7 %data_2 = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:8 %exp1_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp1_2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:9 %exp1_3 = add i11 %exp1_2, i11 1

]]></Node>
<StgValue><ssdm name="exp1_3"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:10 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %exp1_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:11 %data_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %data_2, i12 %tmp, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:46 %trunc_ln111 = trunc i64 %data_2

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:47 %icmp_ln111 = icmp_ne  i11 %exp1_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.if.else.6:48 %icmp_ln111_1 = icmp_eq  i52 %trunc_ln111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln111_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:49 %or_ln111_1 = or i1 %icmp_ln111_1, i1 %icmp_ln111

]]></Node>
<StgValue><ssdm name="or_ln111_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:50 %tmp_9 = fcmp_ogt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:51 %and_ln111_2 = and i1 %or_ln111_1, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln111_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:54 %tmp_6 = fcmp_ogt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:55 %and_ln111_3 = and i1 %or_ln111_2, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln111_3"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:56 %and_ln111 = and i1 %and_ln111_2, i1 %and_ln111_3

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:57 %tmp_8 = fcmp_olt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:58 %and_ln111_4 = and i1 %or_ln111_1, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln111_4"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:59 %tmp_10 = fcmp_olt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:60 %and_ln111_5 = and i1 %or_ln111_2, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln111_5"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:61 %and_ln111_1 = and i1 %and_ln111_4, i1 %and_ln111_5

]]></Node>
<StgValue><ssdm name="and_ln111_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:62 %or_ln111 = or i1 %and_ln111, i1 %and_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="211" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:15 %specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i64 %d2, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln83"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:19 %specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i64 %deno2, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln84"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="224" st_id="19" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:23 %specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i64 %m, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln88"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="228" st_id="22" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="229" st_id="23" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="230" st_id="24" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="231" st_id="25" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="232" st_id="26" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="233" st_id="27" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="234" st_id="28" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="235" st_id="29" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="236" st_id="30" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="237" st_id="31" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="238" st_id="32" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="239" st_id="33" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="240" st_id="34" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="241" st_id="35" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="242" st_id="36" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="243" st_id="37" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="244" st_id="38" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="245" st_id="39" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="246" st_id="40" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="247" st_id="41" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="248" st_id="42" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="249" st_id="43" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="250" st_id="44" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="251" st_id="45" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="252" st_id="46" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="253" st_id="47" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="254" st_id="48" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="255" st_id="49" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="256" st_id="50" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="257" st_id="51" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="258" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:12 %KK = bitcast i64 %data_3

]]></Node>
<StgValue><ssdm name="KK"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="260" st_id="53" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="261" st_id="54" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="262" st_id="55" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="263" st_id="56" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="264" st_id="57" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="265" st_id="58" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="266" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:26 %data_4 = bitcast i64 %m

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="267" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:27 %exp1_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp1_4"/></StgValue>
</operation>

<operation id="268" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:28 %exp1_5 = add i11 %exp1_4, i11 1

]]></Node>
<StgValue><ssdm name="exp1_5"/></StgValue>
</operation>

<operation id="269" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:29 %data_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i11.i32.i32, i64 %data_4, i11 %exp1_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="270" st_id="59" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>

<operation id="271" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:33 %specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln102"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="272" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:30 %M2 = bitcast i64 %data_5

]]></Node>
<StgValue><ssdm name="M2"/></StgValue>
</operation>

<operation id="273" st_id="60" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="274" st_id="61" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="275" st_id="62" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="276" st_id="63" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="277" st_id="64" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="278" st_id="65" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>

<operation id="279" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:37 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpSum, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="280" st_id="66" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="281" st_id="67" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="282" st_id="68" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="283" st_id="69" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="284" st_id="70" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="285" st_id="71" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="286" st_id="72" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="287" st_id="73" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="288" st_id="74" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="289" st_id="75" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="290" st_id="76" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="291" st_id="77" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="292" st_id="78" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="293" st_id="79" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="294" st_id="80" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="295" st_id="81" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="296" st_id="82" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="297" st_id="83" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="298" st_id="84" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="299" st_id="85" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="300" st_id="86" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="301" st_id="87" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="302" st_id="88" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="303" st_id="89" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="304" st_id="90" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="305" st_id="91" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="306" st_id="92" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="307" st_id="93" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="308" st_id="94" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="309" st_id="95" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="310" st_id="96" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="311" st_id="97" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="312" st_id="97" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="313" st_id="98" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="314" st_id="98" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="315" st_id="99" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="316" st_id="99" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="317" st_id="100" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="318" st_id="100" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="319" st_id="101" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="320" st_id="101" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="321" st_id="102" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="322" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:42 %specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpSub, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln107"/></StgValue>
</operation>

<operation id="323" st_id="102" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="324" st_id="103" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="325" st_id="103" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="326" st_id="104" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="327" st_id="104" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="328" st_id="105" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="329" st_id="105" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="330" st_id="106" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="331" st_id="106" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="332" st_id="107" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="333" st_id="107" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="334" st_id="108" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="335" st_id="108" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="336" st_id="109" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="337" st_id="109" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="338" st_id="110" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="339" st_id="110" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="340" st_id="111" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="341" st_id="111" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="342" st_id="112" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="343" st_id="112" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="344" st_id="113" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="345" st_id="113" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="346" st_id="114" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="347" st_id="114" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="348" st_id="115" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="349" st_id="115" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="350" st_id="116" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="351" st_id="116" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="352" st_id="117" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="353" st_id="117" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="354" st_id="118" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="355" st_id="118" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="356" st_id="119" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="357" st_id="119" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="358" st_id="120" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="359" st_id="120" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="360" st_id="121" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="361" st_id="121" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="362" st_id="122" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="363" st_id="122" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="364" st_id="123" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="365" st_id="123" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="366" st_id="124" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="367" st_id="124" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="368" st_id="125" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="369" st_id="125" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="370" st_id="126" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="371" st_id="126" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="372" st_id="127" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="373" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
<literal name="or_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:63 %bitcast_ln111 = bitcast i64 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln111"/></StgValue>
</operation>

<operation id="374" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
<literal name="or_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:64 %xor_ln111 = xor i64 %bitcast_ln111, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="375" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
<literal name="or_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:65 %bitcast_ln111_1 = bitcast i64 %xor_ln111

]]></Node>
<StgValue><ssdm name="bitcast_ln111_1"/></StgValue>
</operation>

<operation id="376" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:66 %select_ln111 = select i1 %or_ln111, i64 %tmp_1, i64 %bitcast_ln111_1

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="377" st_id="128" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="378" st_id="129" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="379" st_id="130" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="380" st_id="131" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="381" st_id="132" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="382" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:0 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="383" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:3 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="384" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:13 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="385" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:16 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="386" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:17 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="387" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:20 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="388" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:21 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="389" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:24 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="390" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:31 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="391" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:34 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="392" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:35 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="393" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:38 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="394" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:40 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="395" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:43 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="396" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:67 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="397" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end:0 %m_s_left_0 = phi i64 %select_ln111, void %fpga_resource_hint.if.else.6, i64 0, void %entry

]]></Node>
<StgValue><ssdm name="m_s_left_0"/></StgValue>
</operation>

<operation id="398" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end:1 %m_c_left_0 = phi i64 %tmp_s, void %fpga_resource_hint.if.else.6, i64 1, void %entry

]]></Node>
<StgValue><ssdm name="m_c_left_0"/></StgValue>
</operation>

<operation id="399" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.end:2 %newret = insertvalue i128 <undef>, i64 %m_c_left_0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="400" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.end:3 %newret2 = insertvalue i128 %newret, i64 %m_s_left_0

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="401" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="128">
<![CDATA[
if.end:4 %ret_ln8 = ret i128 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="801" name="matrix_0_0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="matrix_0_0_val"/></StgValue>
</port>
<port id="802" name="matrix_0_1_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="matrix_0_1_val"/></StgValue>
</port>
<port id="803" name="matrix_0_2_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="matrix_0_2_val"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="805" from="_ssdm_op_Read.ap_auto.double" to="matrix_0_2_val_read" fromId="804" toId="134">
</dataflow>
<dataflow id="806" from="matrix_0_2_val" to="matrix_0_2_val_read" fromId="803" toId="134">
</dataflow>
<dataflow id="807" from="_ssdm_op_Read.ap_auto.double" to="matrix_0_1_val_read" fromId="804" toId="135">
</dataflow>
<dataflow id="808" from="matrix_0_1_val" to="matrix_0_1_val_read" fromId="802" toId="135">
</dataflow>
<dataflow id="809" from="_ssdm_op_Read.ap_auto.double" to="matrix_0_0_val_read" fromId="804" toId="136">
</dataflow>
<dataflow id="810" from="matrix_0_0_val" to="matrix_0_0_val_read" fromId="801" toId="136">
</dataflow>
<dataflow id="811" from="matrix_0_0_val_read" to="tmp_3" fromId="136" toId="137">
</dataflow>
<dataflow id="813" from="StgValue_812" to="tmp_3" fromId="812" toId="137">
</dataflow>
<dataflow id="814" from="matrix_0_2_val_read" to="tmp_5" fromId="134" toId="138">
</dataflow>
<dataflow id="815" from="StgValue_812" to="tmp_5" fromId="812" toId="138">
</dataflow>
<dataflow id="816" from="matrix_0_1_val_read" to="tmp_7" fromId="135" toId="139">
</dataflow>
<dataflow id="818" from="StgValue_817" to="tmp_7" fromId="817" toId="139">
</dataflow>
<dataflow id="819" from="matrix_0_0_val_read" to="bitcast_ln50" fromId="136" toId="140">
</dataflow>
<dataflow id="821" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_2" fromId="820" toId="141">
</dataflow>
<dataflow id="822" from="bitcast_ln50" to="tmp_2" fromId="140" toId="141">
</dataflow>
<dataflow id="824" from="StgValue_823" to="tmp_2" fromId="823" toId="141">
</dataflow>
<dataflow id="826" from="StgValue_825" to="tmp_2" fromId="825" toId="141">
</dataflow>
<dataflow id="827" from="bitcast_ln50" to="trunc_ln50" fromId="140" toId="142">
</dataflow>
<dataflow id="828" from="tmp_2" to="icmp_ln50" fromId="141" toId="143">
</dataflow>
<dataflow id="830" from="StgValue_829" to="icmp_ln50" fromId="829" toId="143">
</dataflow>
<dataflow id="831" from="trunc_ln50" to="icmp_ln50_1" fromId="142" toId="144">
</dataflow>
<dataflow id="833" from="StgValue_832" to="icmp_ln50_1" fromId="832" toId="144">
</dataflow>
<dataflow id="834" from="icmp_ln50_1" to="or_ln50" fromId="144" toId="145">
</dataflow>
<dataflow id="835" from="icmp_ln50" to="or_ln50" fromId="143" toId="145">
</dataflow>
<dataflow id="836" from="matrix_0_0_val_read" to="tmp_3" fromId="136" toId="146">
</dataflow>
<dataflow id="837" from="StgValue_812" to="tmp_3" fromId="812" toId="146">
</dataflow>
<dataflow id="838" from="or_ln50" to="and_ln50" fromId="145" toId="147">
</dataflow>
<dataflow id="839" from="tmp_3" to="and_ln50" fromId="146" toId="147">
</dataflow>
<dataflow id="840" from="matrix_0_2_val_read" to="bitcast_ln50_1" fromId="134" toId="148">
</dataflow>
<dataflow id="841" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_4" fromId="820" toId="149">
</dataflow>
<dataflow id="842" from="bitcast_ln50_1" to="tmp_4" fromId="148" toId="149">
</dataflow>
<dataflow id="843" from="StgValue_823" to="tmp_4" fromId="823" toId="149">
</dataflow>
<dataflow id="844" from="StgValue_825" to="tmp_4" fromId="825" toId="149">
</dataflow>
<dataflow id="845" from="bitcast_ln50_1" to="trunc_ln50_1" fromId="148" toId="150">
</dataflow>
<dataflow id="846" from="tmp_4" to="icmp_ln50_2" fromId="149" toId="151">
</dataflow>
<dataflow id="847" from="StgValue_829" to="icmp_ln50_2" fromId="829" toId="151">
</dataflow>
<dataflow id="848" from="trunc_ln50_1" to="icmp_ln50_3" fromId="150" toId="152">
</dataflow>
<dataflow id="849" from="StgValue_832" to="icmp_ln50_3" fromId="832" toId="152">
</dataflow>
<dataflow id="850" from="icmp_ln50_3" to="or_ln50_1" fromId="152" toId="153">
</dataflow>
<dataflow id="851" from="icmp_ln50_2" to="or_ln50_1" fromId="151" toId="153">
</dataflow>
<dataflow id="852" from="matrix_0_2_val_read" to="tmp_5" fromId="134" toId="154">
</dataflow>
<dataflow id="853" from="StgValue_812" to="tmp_5" fromId="812" toId="154">
</dataflow>
<dataflow id="854" from="or_ln50_1" to="and_ln50_2" fromId="153" toId="155">
</dataflow>
<dataflow id="855" from="tmp_5" to="and_ln50_2" fromId="154" toId="155">
</dataflow>
<dataflow id="856" from="matrix_0_1_val_read" to="data" fromId="135" toId="156">
</dataflow>
<dataflow id="857" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="exp1" fromId="820" toId="157">
</dataflow>
<dataflow id="858" from="data" to="exp1" fromId="156" toId="157">
</dataflow>
<dataflow id="859" from="StgValue_823" to="exp1" fromId="823" toId="157">
</dataflow>
<dataflow id="860" from="StgValue_825" to="exp1" fromId="825" toId="157">
</dataflow>
<dataflow id="861" from="data" to="trunc_ln50_2" fromId="156" toId="158">
</dataflow>
<dataflow id="862" from="exp1" to="icmp_ln50_4" fromId="157" toId="159">
</dataflow>
<dataflow id="863" from="StgValue_829" to="icmp_ln50_4" fromId="829" toId="159">
</dataflow>
<dataflow id="864" from="trunc_ln50_2" to="icmp_ln50_5" fromId="158" toId="160">
</dataflow>
<dataflow id="865" from="StgValue_832" to="icmp_ln50_5" fromId="832" toId="160">
</dataflow>
<dataflow id="866" from="icmp_ln50_5" to="or_ln50_2" fromId="160" toId="161">
</dataflow>
<dataflow id="867" from="icmp_ln50_4" to="or_ln50_2" fromId="159" toId="161">
</dataflow>
<dataflow id="868" from="matrix_0_1_val_read" to="tmp_7" fromId="135" toId="162">
</dataflow>
<dataflow id="869" from="StgValue_817" to="tmp_7" fromId="817" toId="162">
</dataflow>
<dataflow id="870" from="or_ln50_2" to="and_ln50_3" fromId="161" toId="163">
</dataflow>
<dataflow id="871" from="tmp_7" to="and_ln50_3" fromId="162" toId="163">
</dataflow>
<dataflow id="872" from="and_ln50_2" to="and_ln50_4" fromId="155" toId="164">
</dataflow>
<dataflow id="873" from="and_ln50_3" to="and_ln50_4" fromId="163" toId="164">
</dataflow>
<dataflow id="874" from="and_ln50_4" to="and_ln50_1" fromId="164" toId="165">
</dataflow>
<dataflow id="875" from="and_ln50" to="and_ln50_1" fromId="147" toId="165">
</dataflow>
<dataflow id="876" from="matrix_0_0_val_read" to="d" fromId="136" toId="166">
</dataflow>
<dataflow id="877" from="matrix_0_2_val_read" to="d" fromId="134" toId="166">
</dataflow>
<dataflow id="878" from="exp1" to="exp1_1" fromId="157" toId="167">
</dataflow>
<dataflow id="880" from="StgValue_879" to="exp1_1" fromId="879" toId="167">
</dataflow>
<dataflow id="882" from="_ssdm_op_PartSet.i64.i64.i11.i32.i32" to="data_1" fromId="881" toId="168">
</dataflow>
<dataflow id="883" from="data" to="data_1" fromId="156" toId="168">
</dataflow>
<dataflow id="884" from="exp1_1" to="data_1" fromId="167" toId="168">
</dataflow>
<dataflow id="885" from="StgValue_823" to="data_1" fromId="823" toId="168">
</dataflow>
<dataflow id="886" from="StgValue_825" to="data_1" fromId="825" toId="168">
</dataflow>
<dataflow id="887" from="exp1_1" to="icmp_ln111_2" fromId="167" toId="169">
</dataflow>
<dataflow id="888" from="StgValue_829" to="icmp_ln111_2" fromId="829" toId="169">
</dataflow>
<dataflow id="889" from="icmp_ln50_5" to="or_ln111_2" fromId="160" toId="170">
</dataflow>
<dataflow id="890" from="icmp_ln111_2" to="or_ln111_2" fromId="169" toId="170">
</dataflow>
<dataflow id="891" from="and_ln50_1" to="br_ln50" fromId="165" toId="171">
</dataflow>
<dataflow id="892" from="matrix_0_0_val_read" to="d" fromId="136" toId="172">
</dataflow>
<dataflow id="893" from="matrix_0_2_val_read" to="d" fromId="134" toId="172">
</dataflow>
<dataflow id="894" from="matrix_0_0_val_read" to="d" fromId="136" toId="173">
</dataflow>
<dataflow id="895" from="matrix_0_2_val_read" to="d" fromId="134" toId="173">
</dataflow>
<dataflow id="896" from="matrix_0_0_val_read" to="d" fromId="136" toId="174">
</dataflow>
<dataflow id="897" from="matrix_0_2_val_read" to="d" fromId="134" toId="174">
</dataflow>
<dataflow id="898" from="matrix_0_0_val_read" to="d" fromId="136" toId="175">
</dataflow>
<dataflow id="899" from="matrix_0_2_val_read" to="d" fromId="134" toId="175">
</dataflow>
<dataflow id="900" from="matrix_0_0_val_read" to="d" fromId="136" toId="176">
</dataflow>
<dataflow id="901" from="matrix_0_2_val_read" to="d" fromId="134" toId="176">
</dataflow>
<dataflow id="903" from="_ssdm_op_SpecFUCore" to="specfucore_ln57" fromId="902" toId="177">
</dataflow>
<dataflow id="904" from="d" to="specfucore_ln57" fromId="176" toId="177">
</dataflow>
<dataflow id="906" from="StgValue_905" to="specfucore_ln57" fromId="905" toId="177">
</dataflow>
<dataflow id="908" from="StgValue_907" to="specfucore_ln57" fromId="907" toId="177">
</dataflow>
<dataflow id="910" from="StgValue_909" to="specfucore_ln57" fromId="909" toId="177">
</dataflow>
<dataflow id="911" from="data_1" to="deno" fromId="168" toId="178">
</dataflow>
<dataflow id="912" from="d" to="d2" fromId="176" toId="179">
</dataflow>
<dataflow id="913" from="d" to="d2" fromId="176" toId="179">
</dataflow>
<dataflow id="914" from="deno" to="deno2" fromId="178" toId="180">
</dataflow>
<dataflow id="915" from="deno" to="deno2" fromId="178" toId="180">
</dataflow>
<dataflow id="916" from="d" to="tmp_9" fromId="176" toId="181">
</dataflow>
<dataflow id="917" from="StgValue_817" to="tmp_9" fromId="817" toId="181">
</dataflow>
<dataflow id="918" from="deno" to="tmp_6" fromId="178" toId="182">
</dataflow>
<dataflow id="919" from="StgValue_817" to="tmp_6" fromId="817" toId="182">
</dataflow>
<dataflow id="920" from="d" to="tmp_8" fromId="176" toId="183">
</dataflow>
<dataflow id="921" from="StgValue_817" to="tmp_8" fromId="817" toId="183">
</dataflow>
<dataflow id="922" from="deno" to="tmp_10" fromId="178" toId="184">
</dataflow>
<dataflow id="923" from="StgValue_817" to="tmp_10" fromId="817" toId="184">
</dataflow>
<dataflow id="924" from="d" to="data_2" fromId="176" toId="185">
</dataflow>
<dataflow id="925" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="exp1_2" fromId="820" toId="186">
</dataflow>
<dataflow id="926" from="data_2" to="exp1_2" fromId="185" toId="186">
</dataflow>
<dataflow id="927" from="StgValue_823" to="exp1_2" fromId="823" toId="186">
</dataflow>
<dataflow id="928" from="StgValue_825" to="exp1_2" fromId="825" toId="186">
</dataflow>
<dataflow id="929" from="exp1_2" to="exp1_3" fromId="186" toId="187">
</dataflow>
<dataflow id="930" from="StgValue_879" to="exp1_3" fromId="879" toId="187">
</dataflow>
<dataflow id="932" from="_ssdm_op_BitConcatenate.i12.i1.i11" to="tmp" fromId="931" toId="188">
</dataflow>
<dataflow id="934" from="StgValue_933" to="tmp" fromId="933" toId="188">
</dataflow>
<dataflow id="935" from="exp1_3" to="tmp" fromId="187" toId="188">
</dataflow>
<dataflow id="937" from="_ssdm_op_PartSet.i64.i64.i12.i32.i32" to="data_3" fromId="936" toId="189">
</dataflow>
<dataflow id="938" from="data_2" to="data_3" fromId="185" toId="189">
</dataflow>
<dataflow id="939" from="tmp" to="data_3" fromId="188" toId="189">
</dataflow>
<dataflow id="940" from="StgValue_823" to="data_3" fromId="823" toId="189">
</dataflow>
<dataflow id="942" from="StgValue_941" to="data_3" fromId="941" toId="189">
</dataflow>
<dataflow id="943" from="d" to="d2" fromId="176" toId="190">
</dataflow>
<dataflow id="944" from="d" to="d2" fromId="176" toId="190">
</dataflow>
<dataflow id="945" from="deno" to="deno2" fromId="178" toId="191">
</dataflow>
<dataflow id="946" from="deno" to="deno2" fromId="178" toId="191">
</dataflow>
<dataflow id="947" from="data_2" to="trunc_ln111" fromId="185" toId="192">
</dataflow>
<dataflow id="948" from="exp1_2" to="icmp_ln111" fromId="186" toId="193">
</dataflow>
<dataflow id="949" from="StgValue_829" to="icmp_ln111" fromId="829" toId="193">
</dataflow>
<dataflow id="950" from="trunc_ln111" to="icmp_ln111_1" fromId="192" toId="194">
</dataflow>
<dataflow id="951" from="StgValue_832" to="icmp_ln111_1" fromId="832" toId="194">
</dataflow>
<dataflow id="952" from="icmp_ln111_1" to="or_ln111_1" fromId="194" toId="195">
</dataflow>
<dataflow id="953" from="icmp_ln111" to="or_ln111_1" fromId="193" toId="195">
</dataflow>
<dataflow id="954" from="d" to="tmp_9" fromId="176" toId="196">
</dataflow>
<dataflow id="955" from="StgValue_817" to="tmp_9" fromId="817" toId="196">
</dataflow>
<dataflow id="956" from="or_ln111_1" to="and_ln111_2" fromId="195" toId="197">
</dataflow>
<dataflow id="957" from="tmp_9" to="and_ln111_2" fromId="196" toId="197">
</dataflow>
<dataflow id="958" from="deno" to="tmp_6" fromId="178" toId="198">
</dataflow>
<dataflow id="959" from="StgValue_817" to="tmp_6" fromId="817" toId="198">
</dataflow>
<dataflow id="960" from="or_ln111_2" to="and_ln111_3" fromId="170" toId="199">
</dataflow>
<dataflow id="961" from="tmp_6" to="and_ln111_3" fromId="198" toId="199">
</dataflow>
<dataflow id="962" from="and_ln111_2" to="and_ln111" fromId="197" toId="200">
</dataflow>
<dataflow id="963" from="and_ln111_3" to="and_ln111" fromId="199" toId="200">
</dataflow>
<dataflow id="964" from="d" to="tmp_8" fromId="176" toId="201">
</dataflow>
<dataflow id="965" from="StgValue_817" to="tmp_8" fromId="817" toId="201">
</dataflow>
<dataflow id="966" from="or_ln111_1" to="and_ln111_4" fromId="195" toId="202">
</dataflow>
<dataflow id="967" from="tmp_8" to="and_ln111_4" fromId="201" toId="202">
</dataflow>
<dataflow id="968" from="deno" to="tmp_10" fromId="178" toId="203">
</dataflow>
<dataflow id="969" from="StgValue_817" to="tmp_10" fromId="817" toId="203">
</dataflow>
<dataflow id="970" from="or_ln111_2" to="and_ln111_5" fromId="170" toId="204">
</dataflow>
<dataflow id="971" from="tmp_10" to="and_ln111_5" fromId="203" toId="204">
</dataflow>
<dataflow id="972" from="and_ln111_4" to="and_ln111_1" fromId="202" toId="205">
</dataflow>
<dataflow id="973" from="and_ln111_5" to="and_ln111_1" fromId="204" toId="205">
</dataflow>
<dataflow id="974" from="and_ln111" to="or_ln111" fromId="200" toId="206">
</dataflow>
<dataflow id="975" from="and_ln111_1" to="or_ln111" fromId="205" toId="206">
</dataflow>
<dataflow id="976" from="d" to="d2" fromId="176" toId="207">
</dataflow>
<dataflow id="977" from="d" to="d2" fromId="176" toId="207">
</dataflow>
<dataflow id="978" from="deno" to="deno2" fromId="178" toId="208">
</dataflow>
<dataflow id="979" from="deno" to="deno2" fromId="178" toId="208">
</dataflow>
<dataflow id="980" from="d" to="d2" fromId="176" toId="209">
</dataflow>
<dataflow id="981" from="d" to="d2" fromId="176" toId="209">
</dataflow>
<dataflow id="982" from="deno" to="deno2" fromId="178" toId="210">
</dataflow>
<dataflow id="983" from="deno" to="deno2" fromId="178" toId="210">
</dataflow>
<dataflow id="984" from="d" to="d2" fromId="176" toId="211">
</dataflow>
<dataflow id="985" from="d" to="d2" fromId="176" toId="211">
</dataflow>
<dataflow id="986" from="deno" to="deno2" fromId="178" toId="212">
</dataflow>
<dataflow id="987" from="deno" to="deno2" fromId="178" toId="212">
</dataflow>
<dataflow id="988" from="d" to="d2" fromId="176" toId="213">
</dataflow>
<dataflow id="989" from="d" to="d2" fromId="176" toId="213">
</dataflow>
<dataflow id="990" from="deno" to="deno2" fromId="178" toId="214">
</dataflow>
<dataflow id="991" from="deno" to="deno2" fromId="178" toId="214">
</dataflow>
<dataflow id="992" from="d" to="d2" fromId="176" toId="215">
</dataflow>
<dataflow id="993" from="d" to="d2" fromId="176" toId="215">
</dataflow>
<dataflow id="994" from="deno" to="deno2" fromId="178" toId="216">
</dataflow>
<dataflow id="995" from="deno" to="deno2" fromId="178" toId="216">
</dataflow>
<dataflow id="996" from="d" to="d2" fromId="176" toId="217">
</dataflow>
<dataflow id="997" from="d" to="d2" fromId="176" toId="217">
</dataflow>
<dataflow id="998" from="_ssdm_op_SpecFUCore" to="specfucore_ln83" fromId="902" toId="218">
</dataflow>
<dataflow id="999" from="d2" to="specfucore_ln83" fromId="217" toId="218">
</dataflow>
<dataflow id="1001" from="StgValue_1000" to="specfucore_ln83" fromId="1000" toId="218">
</dataflow>
<dataflow id="1003" from="StgValue_1002" to="specfucore_ln83" fromId="1002" toId="218">
</dataflow>
<dataflow id="1004" from="StgValue_909" to="specfucore_ln83" fromId="909" toId="218">
</dataflow>
<dataflow id="1005" from="deno" to="deno2" fromId="178" toId="219">
</dataflow>
<dataflow id="1006" from="deno" to="deno2" fromId="178" toId="219">
</dataflow>
<dataflow id="1007" from="_ssdm_op_SpecFUCore" to="specfucore_ln84" fromId="902" toId="220">
</dataflow>
<dataflow id="1008" from="deno2" to="specfucore_ln84" fromId="219" toId="220">
</dataflow>
<dataflow id="1009" from="StgValue_1000" to="specfucore_ln84" fromId="1000" toId="220">
</dataflow>
<dataflow id="1010" from="StgValue_1002" to="specfucore_ln84" fromId="1002" toId="220">
</dataflow>
<dataflow id="1011" from="StgValue_909" to="specfucore_ln84" fromId="909" toId="220">
</dataflow>
<dataflow id="1012" from="deno2" to="m" fromId="219" toId="221">
</dataflow>
<dataflow id="1013" from="d2" to="m" fromId="217" toId="221">
</dataflow>
<dataflow id="1014" from="deno2" to="m" fromId="219" toId="222">
</dataflow>
<dataflow id="1015" from="d2" to="m" fromId="217" toId="222">
</dataflow>
<dataflow id="1016" from="deno2" to="m" fromId="219" toId="223">
</dataflow>
<dataflow id="1017" from="d2" to="m" fromId="217" toId="223">
</dataflow>
<dataflow id="1018" from="deno2" to="m" fromId="219" toId="224">
</dataflow>
<dataflow id="1019" from="d2" to="m" fromId="217" toId="224">
</dataflow>
<dataflow id="1020" from="deno2" to="m" fromId="219" toId="225">
</dataflow>
<dataflow id="1021" from="d2" to="m" fromId="217" toId="225">
</dataflow>
<dataflow id="1022" from="deno2" to="m" fromId="219" toId="226">
</dataflow>
<dataflow id="1023" from="d2" to="m" fromId="217" toId="226">
</dataflow>
<dataflow id="1024" from="_ssdm_op_SpecFUCore" to="specfucore_ln88" fromId="902" toId="227">
</dataflow>
<dataflow id="1025" from="m" to="specfucore_ln88" fromId="226" toId="227">
</dataflow>
<dataflow id="1027" from="StgValue_1026" to="specfucore_ln88" fromId="1026" toId="227">
</dataflow>
<dataflow id="1028" from="StgValue_907" to="specfucore_ln88" fromId="907" toId="227">
</dataflow>
<dataflow id="1029" from="StgValue_909" to="specfucore_ln88" fromId="909" toId="227">
</dataflow>
<dataflow id="1031" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="228">
</dataflow>
<dataflow id="1032" from="m" to="sqrtM" fromId="226" toId="228">
</dataflow>
<dataflow id="1033" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="229">
</dataflow>
<dataflow id="1034" from="m" to="sqrtM" fromId="226" toId="229">
</dataflow>
<dataflow id="1035" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="230">
</dataflow>
<dataflow id="1036" from="m" to="sqrtM" fromId="226" toId="230">
</dataflow>
<dataflow id="1037" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="231">
</dataflow>
<dataflow id="1038" from="m" to="sqrtM" fromId="226" toId="231">
</dataflow>
<dataflow id="1039" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="232">
</dataflow>
<dataflow id="1040" from="m" to="sqrtM" fromId="226" toId="232">
</dataflow>
<dataflow id="1041" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="233">
</dataflow>
<dataflow id="1042" from="m" to="sqrtM" fromId="226" toId="233">
</dataflow>
<dataflow id="1043" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="234">
</dataflow>
<dataflow id="1044" from="m" to="sqrtM" fromId="226" toId="234">
</dataflow>
<dataflow id="1045" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="235">
</dataflow>
<dataflow id="1046" from="m" to="sqrtM" fromId="226" toId="235">
</dataflow>
<dataflow id="1047" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="236">
</dataflow>
<dataflow id="1048" from="m" to="sqrtM" fromId="226" toId="236">
</dataflow>
<dataflow id="1049" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="237">
</dataflow>
<dataflow id="1050" from="m" to="sqrtM" fromId="226" toId="237">
</dataflow>
<dataflow id="1051" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="238">
</dataflow>
<dataflow id="1052" from="m" to="sqrtM" fromId="226" toId="238">
</dataflow>
<dataflow id="1053" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="239">
</dataflow>
<dataflow id="1054" from="m" to="sqrtM" fromId="226" toId="239">
</dataflow>
<dataflow id="1055" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="240">
</dataflow>
<dataflow id="1056" from="m" to="sqrtM" fromId="226" toId="240">
</dataflow>
<dataflow id="1057" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="241">
</dataflow>
<dataflow id="1058" from="m" to="sqrtM" fromId="226" toId="241">
</dataflow>
<dataflow id="1059" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="242">
</dataflow>
<dataflow id="1060" from="m" to="sqrtM" fromId="226" toId="242">
</dataflow>
<dataflow id="1061" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="243">
</dataflow>
<dataflow id="1062" from="m" to="sqrtM" fromId="226" toId="243">
</dataflow>
<dataflow id="1063" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="244">
</dataflow>
<dataflow id="1064" from="m" to="sqrtM" fromId="226" toId="244">
</dataflow>
<dataflow id="1065" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="245">
</dataflow>
<dataflow id="1066" from="m" to="sqrtM" fromId="226" toId="245">
</dataflow>
<dataflow id="1067" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="246">
</dataflow>
<dataflow id="1068" from="m" to="sqrtM" fromId="226" toId="246">
</dataflow>
<dataflow id="1069" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="247">
</dataflow>
<dataflow id="1070" from="m" to="sqrtM" fromId="226" toId="247">
</dataflow>
<dataflow id="1071" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="248">
</dataflow>
<dataflow id="1072" from="m" to="sqrtM" fromId="226" toId="248">
</dataflow>
<dataflow id="1073" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="249">
</dataflow>
<dataflow id="1074" from="m" to="sqrtM" fromId="226" toId="249">
</dataflow>
<dataflow id="1075" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="250">
</dataflow>
<dataflow id="1076" from="m" to="sqrtM" fromId="226" toId="250">
</dataflow>
<dataflow id="1077" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="251">
</dataflow>
<dataflow id="1078" from="m" to="sqrtM" fromId="226" toId="251">
</dataflow>
<dataflow id="1079" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="252">
</dataflow>
<dataflow id="1080" from="m" to="sqrtM" fromId="226" toId="252">
</dataflow>
<dataflow id="1081" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="253">
</dataflow>
<dataflow id="1082" from="m" to="sqrtM" fromId="226" toId="253">
</dataflow>
<dataflow id="1083" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="254">
</dataflow>
<dataflow id="1084" from="m" to="sqrtM" fromId="226" toId="254">
</dataflow>
<dataflow id="1085" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="255">
</dataflow>
<dataflow id="1086" from="m" to="sqrtM" fromId="226" toId="255">
</dataflow>
<dataflow id="1087" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="256">
</dataflow>
<dataflow id="1088" from="m" to="sqrtM" fromId="226" toId="256">
</dataflow>
<dataflow id="1089" from="llvm.sqrt.f64" to="sqrtM" fromId="1030" toId="257">
</dataflow>
<dataflow id="1090" from="m" to="sqrtM" fromId="226" toId="257">
</dataflow>
<dataflow id="1091" from="data_3" to="KK" fromId="189" toId="258">
</dataflow>
<dataflow id="1092" from="KK" to="tmpMul" fromId="258" toId="259">
</dataflow>
<dataflow id="1093" from="sqrtM" to="tmpMul" fromId="257" toId="259">
</dataflow>
<dataflow id="1094" from="KK" to="tmpMul" fromId="258" toId="260">
</dataflow>
<dataflow id="1095" from="sqrtM" to="tmpMul" fromId="257" toId="260">
</dataflow>
<dataflow id="1096" from="KK" to="tmpMul" fromId="258" toId="261">
</dataflow>
<dataflow id="1097" from="sqrtM" to="tmpMul" fromId="257" toId="261">
</dataflow>
<dataflow id="1098" from="KK" to="tmpMul" fromId="258" toId="262">
</dataflow>
<dataflow id="1099" from="sqrtM" to="tmpMul" fromId="257" toId="262">
</dataflow>
<dataflow id="1100" from="KK" to="tmpMul" fromId="258" toId="263">
</dataflow>
<dataflow id="1101" from="sqrtM" to="tmpMul" fromId="257" toId="263">
</dataflow>
<dataflow id="1102" from="KK" to="tmpMul" fromId="258" toId="264">
</dataflow>
<dataflow id="1103" from="sqrtM" to="tmpMul" fromId="257" toId="264">
</dataflow>
<dataflow id="1104" from="KK" to="tmpMul" fromId="258" toId="265">
</dataflow>
<dataflow id="1105" from="sqrtM" to="tmpMul" fromId="257" toId="265">
</dataflow>
<dataflow id="1106" from="m" to="data_4" fromId="226" toId="266">
</dataflow>
<dataflow id="1107" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="exp1_4" fromId="820" toId="267">
</dataflow>
<dataflow id="1108" from="data_4" to="exp1_4" fromId="266" toId="267">
</dataflow>
<dataflow id="1109" from="StgValue_823" to="exp1_4" fromId="823" toId="267">
</dataflow>
<dataflow id="1110" from="StgValue_825" to="exp1_4" fromId="825" toId="267">
</dataflow>
<dataflow id="1111" from="exp1_4" to="exp1_5" fromId="267" toId="268">
</dataflow>
<dataflow id="1112" from="StgValue_879" to="exp1_5" fromId="879" toId="268">
</dataflow>
<dataflow id="1113" from="_ssdm_op_PartSet.i64.i64.i11.i32.i32" to="data_5" fromId="881" toId="269">
</dataflow>
<dataflow id="1114" from="data_4" to="data_5" fromId="266" toId="269">
</dataflow>
<dataflow id="1115" from="exp1_5" to="data_5" fromId="268" toId="269">
</dataflow>
<dataflow id="1116" from="StgValue_823" to="data_5" fromId="823" toId="269">
</dataflow>
<dataflow id="1117" from="StgValue_825" to="data_5" fromId="825" toId="269">
</dataflow>
<dataflow id="1118" from="KK" to="tmpMul" fromId="258" toId="270">
</dataflow>
<dataflow id="1119" from="sqrtM" to="tmpMul" fromId="257" toId="270">
</dataflow>
<dataflow id="1120" from="_ssdm_op_SpecFUCore" to="specfucore_ln102" fromId="902" toId="271">
</dataflow>
<dataflow id="1121" from="tmpMul" to="specfucore_ln102" fromId="270" toId="271">
</dataflow>
<dataflow id="1122" from="StgValue_1000" to="specfucore_ln102" fromId="1000" toId="271">
</dataflow>
<dataflow id="1123" from="StgValue_1002" to="specfucore_ln102" fromId="1002" toId="271">
</dataflow>
<dataflow id="1124" from="StgValue_909" to="specfucore_ln102" fromId="909" toId="271">
</dataflow>
<dataflow id="1125" from="data_5" to="M2" fromId="269" toId="272">
</dataflow>
<dataflow id="1126" from="tmpMul" to="tmpSum" fromId="270" toId="273">
</dataflow>
<dataflow id="1127" from="M2" to="tmpSum" fromId="272" toId="273">
</dataflow>
<dataflow id="1128" from="tmpMul" to="tmpSum" fromId="270" toId="274">
</dataflow>
<dataflow id="1129" from="M2" to="tmpSum" fromId="272" toId="274">
</dataflow>
<dataflow id="1130" from="tmpMul" to="tmpSum" fromId="270" toId="275">
</dataflow>
<dataflow id="1131" from="M2" to="tmpSum" fromId="272" toId="275">
</dataflow>
<dataflow id="1132" from="tmpMul" to="tmpSum" fromId="270" toId="276">
</dataflow>
<dataflow id="1133" from="M2" to="tmpSum" fromId="272" toId="276">
</dataflow>
<dataflow id="1134" from="tmpMul" to="tmpSum" fromId="270" toId="277">
</dataflow>
<dataflow id="1135" from="M2" to="tmpSum" fromId="272" toId="277">
</dataflow>
<dataflow id="1136" from="tmpMul" to="tmpSum" fromId="270" toId="278">
</dataflow>
<dataflow id="1137" from="M2" to="tmpSum" fromId="272" toId="278">
</dataflow>
<dataflow id="1138" from="_ssdm_op_SpecFUCore" to="specfucore_ln104" fromId="902" toId="279">
</dataflow>
<dataflow id="1139" from="tmpSum" to="specfucore_ln104" fromId="278" toId="279">
</dataflow>
<dataflow id="1140" from="StgValue_1026" to="specfucore_ln104" fromId="1026" toId="279">
</dataflow>
<dataflow id="1141" from="StgValue_907" to="specfucore_ln104" fromId="907" toId="279">
</dataflow>
<dataflow id="1142" from="StgValue_909" to="specfucore_ln104" fromId="909" toId="279">
</dataflow>
<dataflow id="1143" from="deno2" to="tmpDivider" fromId="219" toId="280">
</dataflow>
<dataflow id="1144" from="tmpSum" to="tmpDivider" fromId="278" toId="280">
</dataflow>
<dataflow id="1145" from="deno2" to="tmpDivider" fromId="219" toId="281">
</dataflow>
<dataflow id="1146" from="tmpSum" to="tmpDivider" fromId="278" toId="281">
</dataflow>
<dataflow id="1147" from="deno2" to="tmpDivider" fromId="219" toId="282">
</dataflow>
<dataflow id="1148" from="tmpSum" to="tmpDivider" fromId="278" toId="282">
</dataflow>
<dataflow id="1149" from="deno2" to="tmpDivider" fromId="219" toId="283">
</dataflow>
<dataflow id="1150" from="tmpSum" to="tmpDivider" fromId="278" toId="283">
</dataflow>
<dataflow id="1151" from="deno2" to="tmpDivider" fromId="219" toId="284">
</dataflow>
<dataflow id="1152" from="tmpSum" to="tmpDivider" fromId="278" toId="284">
</dataflow>
<dataflow id="1153" from="deno2" to="tmpDivider" fromId="219" toId="285">
</dataflow>
<dataflow id="1154" from="tmpSum" to="tmpDivider" fromId="278" toId="285">
</dataflow>
<dataflow id="1155" from="deno2" to="tmpDivider" fromId="219" toId="286">
</dataflow>
<dataflow id="1156" from="tmpSum" to="tmpDivider" fromId="278" toId="286">
</dataflow>
<dataflow id="1157" from="deno2" to="tmpDivider" fromId="219" toId="287">
</dataflow>
<dataflow id="1158" from="tmpSum" to="tmpDivider" fromId="278" toId="287">
</dataflow>
<dataflow id="1159" from="deno2" to="tmpDivider" fromId="219" toId="288">
</dataflow>
<dataflow id="1160" from="tmpSum" to="tmpDivider" fromId="278" toId="288">
</dataflow>
<dataflow id="1161" from="deno2" to="tmpDivider" fromId="219" toId="289">
</dataflow>
<dataflow id="1162" from="tmpSum" to="tmpDivider" fromId="278" toId="289">
</dataflow>
<dataflow id="1163" from="deno2" to="tmpDivider" fromId="219" toId="290">
</dataflow>
<dataflow id="1164" from="tmpSum" to="tmpDivider" fromId="278" toId="290">
</dataflow>
<dataflow id="1165" from="deno2" to="tmpDivider" fromId="219" toId="291">
</dataflow>
<dataflow id="1166" from="tmpSum" to="tmpDivider" fromId="278" toId="291">
</dataflow>
<dataflow id="1167" from="deno2" to="tmpDivider" fromId="219" toId="292">
</dataflow>
<dataflow id="1168" from="tmpSum" to="tmpDivider" fromId="278" toId="292">
</dataflow>
<dataflow id="1169" from="deno2" to="tmpDivider" fromId="219" toId="293">
</dataflow>
<dataflow id="1170" from="tmpSum" to="tmpDivider" fromId="278" toId="293">
</dataflow>
<dataflow id="1171" from="deno2" to="tmpDivider" fromId="219" toId="294">
</dataflow>
<dataflow id="1172" from="tmpSum" to="tmpDivider" fromId="278" toId="294">
</dataflow>
<dataflow id="1173" from="deno2" to="tmpDivider" fromId="219" toId="295">
</dataflow>
<dataflow id="1174" from="tmpSum" to="tmpDivider" fromId="278" toId="295">
</dataflow>
<dataflow id="1175" from="deno2" to="tmpDivider" fromId="219" toId="296">
</dataflow>
<dataflow id="1176" from="tmpSum" to="tmpDivider" fromId="278" toId="296">
</dataflow>
<dataflow id="1177" from="deno2" to="tmpDivider" fromId="219" toId="297">
</dataflow>
<dataflow id="1178" from="tmpSum" to="tmpDivider" fromId="278" toId="297">
</dataflow>
<dataflow id="1179" from="deno2" to="tmpDivider" fromId="219" toId="298">
</dataflow>
<dataflow id="1180" from="tmpSum" to="tmpDivider" fromId="278" toId="298">
</dataflow>
<dataflow id="1181" from="deno2" to="tmpDivider" fromId="219" toId="299">
</dataflow>
<dataflow id="1182" from="tmpSum" to="tmpDivider" fromId="278" toId="299">
</dataflow>
<dataflow id="1183" from="deno2" to="tmpDivider" fromId="219" toId="300">
</dataflow>
<dataflow id="1184" from="tmpSum" to="tmpDivider" fromId="278" toId="300">
</dataflow>
<dataflow id="1185" from="deno2" to="tmpDivider" fromId="219" toId="301">
</dataflow>
<dataflow id="1186" from="tmpSum" to="tmpDivider" fromId="278" toId="301">
</dataflow>
<dataflow id="1187" from="deno2" to="tmpDivider" fromId="219" toId="302">
</dataflow>
<dataflow id="1188" from="tmpSum" to="tmpDivider" fromId="278" toId="302">
</dataflow>
<dataflow id="1189" from="deno2" to="tmpDivider" fromId="219" toId="303">
</dataflow>
<dataflow id="1190" from="tmpSum" to="tmpDivider" fromId="278" toId="303">
</dataflow>
<dataflow id="1191" from="deno2" to="tmpDivider" fromId="219" toId="304">
</dataflow>
<dataflow id="1192" from="tmpSum" to="tmpDivider" fromId="278" toId="304">
</dataflow>
<dataflow id="1193" from="deno2" to="tmpDivider" fromId="219" toId="305">
</dataflow>
<dataflow id="1194" from="tmpSum" to="tmpDivider" fromId="278" toId="305">
</dataflow>
<dataflow id="1195" from="deno2" to="tmpDivider" fromId="219" toId="306">
</dataflow>
<dataflow id="1196" from="tmpSum" to="tmpDivider" fromId="278" toId="306">
</dataflow>
<dataflow id="1197" from="deno2" to="tmpDivider" fromId="219" toId="307">
</dataflow>
<dataflow id="1198" from="tmpSum" to="tmpDivider" fromId="278" toId="307">
</dataflow>
<dataflow id="1199" from="deno2" to="tmpDivider" fromId="219" toId="308">
</dataflow>
<dataflow id="1200" from="tmpSum" to="tmpDivider" fromId="278" toId="308">
</dataflow>
<dataflow id="1201" from="deno2" to="tmpDivider" fromId="219" toId="309">
</dataflow>
<dataflow id="1202" from="tmpSum" to="tmpDivider" fromId="278" toId="309">
</dataflow>
<dataflow id="1203" from="deno2" to="tmpDivider" fromId="219" toId="310">
</dataflow>
<dataflow id="1204" from="tmpSum" to="tmpDivider" fromId="278" toId="310">
</dataflow>
<dataflow id="1205" from="StgValue_812" to="tmpSub" fromId="812" toId="311">
</dataflow>
<dataflow id="1206" from="tmpDivider" to="tmpSub" fromId="310" toId="311">
</dataflow>
<dataflow id="1207" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="312">
</dataflow>
<dataflow id="1208" from="tmpDivider" to="tmp_1" fromId="310" toId="312">
</dataflow>
<dataflow id="1209" from="StgValue_812" to="tmpSub" fromId="812" toId="313">
</dataflow>
<dataflow id="1210" from="tmpDivider" to="tmpSub" fromId="310" toId="313">
</dataflow>
<dataflow id="1211" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="314">
</dataflow>
<dataflow id="1212" from="tmpDivider" to="tmp_1" fromId="310" toId="314">
</dataflow>
<dataflow id="1213" from="StgValue_812" to="tmpSub" fromId="812" toId="315">
</dataflow>
<dataflow id="1214" from="tmpDivider" to="tmpSub" fromId="310" toId="315">
</dataflow>
<dataflow id="1215" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="316">
</dataflow>
<dataflow id="1216" from="tmpDivider" to="tmp_1" fromId="310" toId="316">
</dataflow>
<dataflow id="1217" from="StgValue_812" to="tmpSub" fromId="812" toId="317">
</dataflow>
<dataflow id="1218" from="tmpDivider" to="tmpSub" fromId="310" toId="317">
</dataflow>
<dataflow id="1219" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="318">
</dataflow>
<dataflow id="1220" from="tmpDivider" to="tmp_1" fromId="310" toId="318">
</dataflow>
<dataflow id="1221" from="StgValue_812" to="tmpSub" fromId="812" toId="319">
</dataflow>
<dataflow id="1222" from="tmpDivider" to="tmpSub" fromId="310" toId="319">
</dataflow>
<dataflow id="1223" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="320">
</dataflow>
<dataflow id="1224" from="tmpDivider" to="tmp_1" fromId="310" toId="320">
</dataflow>
<dataflow id="1225" from="StgValue_812" to="tmpSub" fromId="812" toId="321">
</dataflow>
<dataflow id="1226" from="tmpDivider" to="tmpSub" fromId="310" toId="321">
</dataflow>
<dataflow id="1227" from="_ssdm_op_SpecFUCore" to="specfucore_ln107" fromId="902" toId="322">
</dataflow>
<dataflow id="1228" from="tmpSub" to="specfucore_ln107" fromId="321" toId="322">
</dataflow>
<dataflow id="1229" from="StgValue_905" to="specfucore_ln107" fromId="905" toId="322">
</dataflow>
<dataflow id="1230" from="StgValue_907" to="specfucore_ln107" fromId="907" toId="322">
</dataflow>
<dataflow id="1231" from="StgValue_909" to="specfucore_ln107" fromId="909" toId="322">
</dataflow>
<dataflow id="1232" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="323">
</dataflow>
<dataflow id="1233" from="tmpDivider" to="tmp_1" fromId="310" toId="323">
</dataflow>
<dataflow id="1234" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="324">
</dataflow>
<dataflow id="1235" from="tmpSub" to="tmp_s" fromId="321" toId="324">
</dataflow>
<dataflow id="1236" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="325">
</dataflow>
<dataflow id="1237" from="tmpDivider" to="tmp_1" fromId="310" toId="325">
</dataflow>
<dataflow id="1238" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="326">
</dataflow>
<dataflow id="1239" from="tmpSub" to="tmp_s" fromId="321" toId="326">
</dataflow>
<dataflow id="1240" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="327">
</dataflow>
<dataflow id="1241" from="tmpDivider" to="tmp_1" fromId="310" toId="327">
</dataflow>
<dataflow id="1242" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="328">
</dataflow>
<dataflow id="1243" from="tmpSub" to="tmp_s" fromId="321" toId="328">
</dataflow>
<dataflow id="1244" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="329">
</dataflow>
<dataflow id="1245" from="tmpDivider" to="tmp_1" fromId="310" toId="329">
</dataflow>
<dataflow id="1246" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="330">
</dataflow>
<dataflow id="1247" from="tmpSub" to="tmp_s" fromId="321" toId="330">
</dataflow>
<dataflow id="1248" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="331">
</dataflow>
<dataflow id="1249" from="tmpDivider" to="tmp_1" fromId="310" toId="331">
</dataflow>
<dataflow id="1250" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="332">
</dataflow>
<dataflow id="1251" from="tmpSub" to="tmp_s" fromId="321" toId="332">
</dataflow>
<dataflow id="1252" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="333">
</dataflow>
<dataflow id="1253" from="tmpDivider" to="tmp_1" fromId="310" toId="333">
</dataflow>
<dataflow id="1254" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="334">
</dataflow>
<dataflow id="1255" from="tmpSub" to="tmp_s" fromId="321" toId="334">
</dataflow>
<dataflow id="1256" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="335">
</dataflow>
<dataflow id="1257" from="tmpDivider" to="tmp_1" fromId="310" toId="335">
</dataflow>
<dataflow id="1258" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="336">
</dataflow>
<dataflow id="1259" from="tmpSub" to="tmp_s" fromId="321" toId="336">
</dataflow>
<dataflow id="1260" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="337">
</dataflow>
<dataflow id="1261" from="tmpDivider" to="tmp_1" fromId="310" toId="337">
</dataflow>
<dataflow id="1262" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="338">
</dataflow>
<dataflow id="1263" from="tmpSub" to="tmp_s" fromId="321" toId="338">
</dataflow>
<dataflow id="1264" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="339">
</dataflow>
<dataflow id="1265" from="tmpDivider" to="tmp_1" fromId="310" toId="339">
</dataflow>
<dataflow id="1266" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="340">
</dataflow>
<dataflow id="1267" from="tmpSub" to="tmp_s" fromId="321" toId="340">
</dataflow>
<dataflow id="1268" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="341">
</dataflow>
<dataflow id="1269" from="tmpDivider" to="tmp_1" fromId="310" toId="341">
</dataflow>
<dataflow id="1270" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="342">
</dataflow>
<dataflow id="1271" from="tmpSub" to="tmp_s" fromId="321" toId="342">
</dataflow>
<dataflow id="1272" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="343">
</dataflow>
<dataflow id="1273" from="tmpDivider" to="tmp_1" fromId="310" toId="343">
</dataflow>
<dataflow id="1274" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="344">
</dataflow>
<dataflow id="1275" from="tmpSub" to="tmp_s" fromId="321" toId="344">
</dataflow>
<dataflow id="1276" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="345">
</dataflow>
<dataflow id="1277" from="tmpDivider" to="tmp_1" fromId="310" toId="345">
</dataflow>
<dataflow id="1278" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="346">
</dataflow>
<dataflow id="1279" from="tmpSub" to="tmp_s" fromId="321" toId="346">
</dataflow>
<dataflow id="1280" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="347">
</dataflow>
<dataflow id="1281" from="tmpDivider" to="tmp_1" fromId="310" toId="347">
</dataflow>
<dataflow id="1282" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="348">
</dataflow>
<dataflow id="1283" from="tmpSub" to="tmp_s" fromId="321" toId="348">
</dataflow>
<dataflow id="1284" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="349">
</dataflow>
<dataflow id="1285" from="tmpDivider" to="tmp_1" fromId="310" toId="349">
</dataflow>
<dataflow id="1286" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="350">
</dataflow>
<dataflow id="1287" from="tmpSub" to="tmp_s" fromId="321" toId="350">
</dataflow>
<dataflow id="1288" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="351">
</dataflow>
<dataflow id="1289" from="tmpDivider" to="tmp_1" fromId="310" toId="351">
</dataflow>
<dataflow id="1290" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="352">
</dataflow>
<dataflow id="1291" from="tmpSub" to="tmp_s" fromId="321" toId="352">
</dataflow>
<dataflow id="1292" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="353">
</dataflow>
<dataflow id="1293" from="tmpDivider" to="tmp_1" fromId="310" toId="353">
</dataflow>
<dataflow id="1294" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="354">
</dataflow>
<dataflow id="1295" from="tmpSub" to="tmp_s" fromId="321" toId="354">
</dataflow>
<dataflow id="1296" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="355">
</dataflow>
<dataflow id="1297" from="tmpDivider" to="tmp_1" fromId="310" toId="355">
</dataflow>
<dataflow id="1298" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="356">
</dataflow>
<dataflow id="1299" from="tmpSub" to="tmp_s" fromId="321" toId="356">
</dataflow>
<dataflow id="1300" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="357">
</dataflow>
<dataflow id="1301" from="tmpDivider" to="tmp_1" fromId="310" toId="357">
</dataflow>
<dataflow id="1302" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="358">
</dataflow>
<dataflow id="1303" from="tmpSub" to="tmp_s" fromId="321" toId="358">
</dataflow>
<dataflow id="1304" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="359">
</dataflow>
<dataflow id="1305" from="tmpDivider" to="tmp_1" fromId="310" toId="359">
</dataflow>
<dataflow id="1306" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="360">
</dataflow>
<dataflow id="1307" from="tmpSub" to="tmp_s" fromId="321" toId="360">
</dataflow>
<dataflow id="1308" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="361">
</dataflow>
<dataflow id="1309" from="tmpDivider" to="tmp_1" fromId="310" toId="361">
</dataflow>
<dataflow id="1310" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="362">
</dataflow>
<dataflow id="1311" from="tmpSub" to="tmp_s" fromId="321" toId="362">
</dataflow>
<dataflow id="1312" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="363">
</dataflow>
<dataflow id="1313" from="tmpDivider" to="tmp_1" fromId="310" toId="363">
</dataflow>
<dataflow id="1314" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="364">
</dataflow>
<dataflow id="1315" from="tmpSub" to="tmp_s" fromId="321" toId="364">
</dataflow>
<dataflow id="1316" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="365">
</dataflow>
<dataflow id="1317" from="tmpDivider" to="tmp_1" fromId="310" toId="365">
</dataflow>
<dataflow id="1318" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="366">
</dataflow>
<dataflow id="1319" from="tmpSub" to="tmp_s" fromId="321" toId="366">
</dataflow>
<dataflow id="1320" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="367">
</dataflow>
<dataflow id="1321" from="tmpDivider" to="tmp_1" fromId="310" toId="367">
</dataflow>
<dataflow id="1322" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="368">
</dataflow>
<dataflow id="1323" from="tmpSub" to="tmp_s" fromId="321" toId="368">
</dataflow>
<dataflow id="1324" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="369">
</dataflow>
<dataflow id="1325" from="tmpDivider" to="tmp_1" fromId="310" toId="369">
</dataflow>
<dataflow id="1326" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="370">
</dataflow>
<dataflow id="1327" from="tmpSub" to="tmp_s" fromId="321" toId="370">
</dataflow>
<dataflow id="1328" from="llvm.sqrt.f64" to="tmp_1" fromId="1030" toId="371">
</dataflow>
<dataflow id="1329" from="tmpDivider" to="tmp_1" fromId="310" toId="371">
</dataflow>
<dataflow id="1330" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="372">
</dataflow>
<dataflow id="1331" from="tmpSub" to="tmp_s" fromId="321" toId="372">
</dataflow>
<dataflow id="1332" from="tmp_1" to="bitcast_ln111" fromId="371" toId="373">
</dataflow>
<dataflow id="1333" from="bitcast_ln111" to="xor_ln111" fromId="373" toId="374">
</dataflow>
<dataflow id="1335" from="StgValue_1334" to="xor_ln111" fromId="1334" toId="374">
</dataflow>
<dataflow id="1336" from="xor_ln111" to="bitcast_ln111_1" fromId="374" toId="375">
</dataflow>
<dataflow id="1337" from="or_ln111" to="select_ln111" fromId="206" toId="376">
</dataflow>
<dataflow id="1338" from="tmp_1" to="select_ln111" fromId="371" toId="376">
</dataflow>
<dataflow id="1339" from="bitcast_ln111_1" to="select_ln111" fromId="375" toId="376">
</dataflow>
<dataflow id="1340" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="377">
</dataflow>
<dataflow id="1341" from="tmpSub" to="tmp_s" fromId="321" toId="377">
</dataflow>
<dataflow id="1342" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="378">
</dataflow>
<dataflow id="1343" from="tmpSub" to="tmp_s" fromId="321" toId="378">
</dataflow>
<dataflow id="1344" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="379">
</dataflow>
<dataflow id="1345" from="tmpSub" to="tmp_s" fromId="321" toId="379">
</dataflow>
<dataflow id="1346" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="380">
</dataflow>
<dataflow id="1347" from="tmpSub" to="tmp_s" fromId="321" toId="380">
</dataflow>
<dataflow id="1348" from="llvm.sqrt.f64" to="tmp_s" fromId="1030" toId="381">
</dataflow>
<dataflow id="1349" from="tmpSub" to="tmp_s" fromId="321" toId="381">
</dataflow>
<dataflow id="1351" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="1350" toId="382">
</dataflow>
<dataflow id="1353" from="empty_44" to="rbegin11" fromId="1352" toId="382">
</dataflow>
<dataflow id="1355" from="_ssdm_op_SpecRegionEnd" to="rend12" fromId="1354" toId="383">
</dataflow>
<dataflow id="1356" from="empty_44" to="rend12" fromId="1352" toId="383">
</dataflow>
<dataflow id="1357" from="rbegin11" to="rend12" fromId="382" toId="383">
</dataflow>
<dataflow id="1358" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="1350" toId="384">
</dataflow>
<dataflow id="1360" from="empty_43" to="rbegin9" fromId="1359" toId="384">
</dataflow>
<dataflow id="1361" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="1354" toId="385">
</dataflow>
<dataflow id="1362" from="empty_43" to="rend10" fromId="1359" toId="385">
</dataflow>
<dataflow id="1363" from="rbegin9" to="rend10" fromId="384" toId="385">
</dataflow>
<dataflow id="1364" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="1350" toId="386">
</dataflow>
<dataflow id="1366" from="empty_42" to="rbegin7" fromId="1365" toId="386">
</dataflow>
<dataflow id="1367" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="1354" toId="387">
</dataflow>
<dataflow id="1368" from="empty_42" to="rend8" fromId="1365" toId="387">
</dataflow>
<dataflow id="1369" from="rbegin7" to="rend8" fromId="386" toId="387">
</dataflow>
<dataflow id="1370" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="1350" toId="388">
</dataflow>
<dataflow id="1372" from="empty_41" to="rbegin5" fromId="1371" toId="388">
</dataflow>
<dataflow id="1373" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="1354" toId="389">
</dataflow>
<dataflow id="1374" from="empty_41" to="rend6" fromId="1371" toId="389">
</dataflow>
<dataflow id="1375" from="rbegin5" to="rend6" fromId="388" toId="389">
</dataflow>
<dataflow id="1376" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="1350" toId="390">
</dataflow>
<dataflow id="1378" from="empty_40" to="rbegin3" fromId="1377" toId="390">
</dataflow>
<dataflow id="1379" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="1354" toId="391">
</dataflow>
<dataflow id="1380" from="empty_40" to="rend4" fromId="1377" toId="391">
</dataflow>
<dataflow id="1381" from="rbegin3" to="rend4" fromId="390" toId="391">
</dataflow>
<dataflow id="1382" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="1350" toId="392">
</dataflow>
<dataflow id="1384" from="empty_0" to="rbegin1" fromId="1383" toId="392">
</dataflow>
<dataflow id="1385" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="1354" toId="393">
</dataflow>
<dataflow id="1386" from="empty_0" to="rend2" fromId="1383" toId="393">
</dataflow>
<dataflow id="1387" from="rbegin1" to="rend2" fromId="392" toId="393">
</dataflow>
<dataflow id="1388" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="1350" toId="394">
</dataflow>
<dataflow id="1390" from="empty_29" to="rbegin" fromId="1389" toId="394">
</dataflow>
<dataflow id="1391" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="1354" toId="395">
</dataflow>
<dataflow id="1392" from="empty_29" to="rend" fromId="1389" toId="395">
</dataflow>
<dataflow id="1393" from="rbegin" to="rend" fromId="394" toId="395">
</dataflow>
<dataflow id="1394" from="select_ln111" to="m_s_left_0" fromId="376" toId="397">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1395" from="br_ln0" to="m_s_left_0" fromId="396" toId="397">
</dataflow>
<dataflow id="1396" from="StgValue_817" to="m_s_left_0" fromId="817" toId="397">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1397" from="br_ln50" to="m_s_left_0" fromId="171" toId="397">
</dataflow>
<dataflow id="1398" from="tmp_s" to="m_c_left_0" fromId="381" toId="398">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1399" from="br_ln0" to="m_c_left_0" fromId="396" toId="398">
</dataflow>
<dataflow id="1400" from="StgValue_812" to="m_c_left_0" fromId="812" toId="398">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1401" from="br_ln50" to="m_c_left_0" fromId="171" toId="398">
</dataflow>
<dataflow id="1403" from="StgValue_1402" to="newret" fromId="1402" toId="399">
</dataflow>
<dataflow id="1404" from="m_c_left_0" to="newret" fromId="398" toId="399">
</dataflow>
<dataflow id="1405" from="newret" to="newret2" fromId="399" toId="400">
</dataflow>
<dataflow id="1406" from="m_s_left_0" to="newret2" fromId="397" toId="400">
</dataflow>
<dataflow id="1407" from="newret2" to="ret_ln8" fromId="400" toId="401">
</dataflow>
<dataflow id="1408" from="and_ln50_1" to="StgValue_2" fromId="165" toId="2">
</dataflow>
<dataflow id="1409" from="and_ln50_1" to="StgValue_3" fromId="165" toId="3">
</dataflow>
<dataflow id="1410" from="and_ln50_1" to="StgValue_4" fromId="165" toId="4">
</dataflow>
<dataflow id="1411" from="and_ln50_1" to="StgValue_5" fromId="165" toId="5">
</dataflow>
<dataflow id="1412" from="and_ln50_1" to="StgValue_6" fromId="165" toId="6">
</dataflow>
<dataflow id="1413" from="and_ln50_1" to="StgValue_7" fromId="165" toId="7">
</dataflow>
<dataflow id="1414" from="and_ln50_1" to="StgValue_8" fromId="165" toId="8">
</dataflow>
<dataflow id="1415" from="and_ln50_1" to="StgValue_9" fromId="165" toId="9">
</dataflow>
<dataflow id="1416" from="and_ln50_1" to="StgValue_10" fromId="165" toId="10">
</dataflow>
<dataflow id="1417" from="and_ln50_1" to="StgValue_11" fromId="165" toId="11">
</dataflow>
<dataflow id="1418" from="and_ln50_1" to="StgValue_12" fromId="165" toId="12">
</dataflow>
<dataflow id="1419" from="and_ln50_1" to="StgValue_13" fromId="165" toId="13">
</dataflow>
<dataflow id="1420" from="and_ln50_1" to="StgValue_14" fromId="165" toId="14">
</dataflow>
<dataflow id="1421" from="and_ln50_1" to="StgValue_15" fromId="165" toId="15">
</dataflow>
<dataflow id="1422" from="and_ln50_1" to="StgValue_16" fromId="165" toId="16">
</dataflow>
<dataflow id="1423" from="and_ln50_1" to="StgValue_17" fromId="165" toId="17">
</dataflow>
<dataflow id="1424" from="and_ln50_1" to="StgValue_18" fromId="165" toId="18">
</dataflow>
<dataflow id="1425" from="and_ln50_1" to="StgValue_19" fromId="165" toId="19">
</dataflow>
<dataflow id="1426" from="and_ln50_1" to="StgValue_20" fromId="165" toId="20">
</dataflow>
<dataflow id="1427" from="and_ln50_1" to="StgValue_21" fromId="165" toId="21">
</dataflow>
<dataflow id="1428" from="and_ln50_1" to="StgValue_22" fromId="165" toId="22">
</dataflow>
<dataflow id="1429" from="and_ln50_1" to="StgValue_23" fromId="165" toId="23">
</dataflow>
<dataflow id="1430" from="and_ln50_1" to="StgValue_24" fromId="165" toId="24">
</dataflow>
<dataflow id="1431" from="and_ln50_1" to="StgValue_25" fromId="165" toId="25">
</dataflow>
<dataflow id="1432" from="and_ln50_1" to="StgValue_26" fromId="165" toId="26">
</dataflow>
<dataflow id="1433" from="and_ln50_1" to="StgValue_27" fromId="165" toId="27">
</dataflow>
<dataflow id="1434" from="and_ln50_1" to="StgValue_28" fromId="165" toId="28">
</dataflow>
<dataflow id="1435" from="and_ln50_1" to="StgValue_29" fromId="165" toId="29">
</dataflow>
<dataflow id="1436" from="and_ln50_1" to="StgValue_30" fromId="165" toId="30">
</dataflow>
<dataflow id="1437" from="and_ln50_1" to="StgValue_31" fromId="165" toId="31">
</dataflow>
<dataflow id="1438" from="and_ln50_1" to="StgValue_32" fromId="165" toId="32">
</dataflow>
<dataflow id="1439" from="and_ln50_1" to="StgValue_33" fromId="165" toId="33">
</dataflow>
<dataflow id="1440" from="and_ln50_1" to="StgValue_34" fromId="165" toId="34">
</dataflow>
<dataflow id="1441" from="and_ln50_1" to="StgValue_35" fromId="165" toId="35">
</dataflow>
<dataflow id="1442" from="and_ln50_1" to="StgValue_36" fromId="165" toId="36">
</dataflow>
<dataflow id="1443" from="and_ln50_1" to="StgValue_37" fromId="165" toId="37">
</dataflow>
<dataflow id="1444" from="and_ln50_1" to="StgValue_38" fromId="165" toId="38">
</dataflow>
<dataflow id="1445" from="and_ln50_1" to="StgValue_39" fromId="165" toId="39">
</dataflow>
<dataflow id="1446" from="and_ln50_1" to="StgValue_40" fromId="165" toId="40">
</dataflow>
<dataflow id="1447" from="and_ln50_1" to="StgValue_41" fromId="165" toId="41">
</dataflow>
<dataflow id="1448" from="and_ln50_1" to="StgValue_42" fromId="165" toId="42">
</dataflow>
<dataflow id="1449" from="and_ln50_1" to="StgValue_43" fromId="165" toId="43">
</dataflow>
<dataflow id="1450" from="and_ln50_1" to="StgValue_44" fromId="165" toId="44">
</dataflow>
<dataflow id="1451" from="and_ln50_1" to="StgValue_45" fromId="165" toId="45">
</dataflow>
<dataflow id="1452" from="and_ln50_1" to="StgValue_46" fromId="165" toId="46">
</dataflow>
<dataflow id="1453" from="and_ln50_1" to="StgValue_47" fromId="165" toId="47">
</dataflow>
<dataflow id="1454" from="and_ln50_1" to="StgValue_48" fromId="165" toId="48">
</dataflow>
<dataflow id="1455" from="and_ln50_1" to="StgValue_49" fromId="165" toId="49">
</dataflow>
<dataflow id="1456" from="and_ln50_1" to="StgValue_50" fromId="165" toId="50">
</dataflow>
<dataflow id="1457" from="and_ln50_1" to="StgValue_51" fromId="165" toId="51">
</dataflow>
<dataflow id="1458" from="and_ln50_1" to="StgValue_52" fromId="165" toId="52">
</dataflow>
<dataflow id="1459" from="and_ln50_1" to="StgValue_53" fromId="165" toId="53">
</dataflow>
<dataflow id="1460" from="and_ln50_1" to="StgValue_54" fromId="165" toId="54">
</dataflow>
<dataflow id="1461" from="and_ln50_1" to="StgValue_55" fromId="165" toId="55">
</dataflow>
<dataflow id="1462" from="and_ln50_1" to="StgValue_56" fromId="165" toId="56">
</dataflow>
<dataflow id="1463" from="and_ln50_1" to="StgValue_57" fromId="165" toId="57">
</dataflow>
<dataflow id="1464" from="and_ln50_1" to="StgValue_58" fromId="165" toId="58">
</dataflow>
<dataflow id="1465" from="and_ln50_1" to="StgValue_59" fromId="165" toId="59">
</dataflow>
<dataflow id="1466" from="and_ln50_1" to="StgValue_60" fromId="165" toId="60">
</dataflow>
<dataflow id="1467" from="and_ln50_1" to="StgValue_61" fromId="165" toId="61">
</dataflow>
<dataflow id="1468" from="and_ln50_1" to="StgValue_62" fromId="165" toId="62">
</dataflow>
<dataflow id="1469" from="and_ln50_1" to="StgValue_63" fromId="165" toId="63">
</dataflow>
<dataflow id="1470" from="and_ln50_1" to="StgValue_64" fromId="165" toId="64">
</dataflow>
<dataflow id="1471" from="and_ln50_1" to="StgValue_65" fromId="165" toId="65">
</dataflow>
<dataflow id="1472" from="and_ln50_1" to="StgValue_66" fromId="165" toId="66">
</dataflow>
<dataflow id="1473" from="and_ln50_1" to="StgValue_67" fromId="165" toId="67">
</dataflow>
<dataflow id="1474" from="and_ln50_1" to="StgValue_68" fromId="165" toId="68">
</dataflow>
<dataflow id="1475" from="and_ln50_1" to="StgValue_69" fromId="165" toId="69">
</dataflow>
<dataflow id="1476" from="and_ln50_1" to="StgValue_70" fromId="165" toId="70">
</dataflow>
<dataflow id="1477" from="and_ln50_1" to="StgValue_71" fromId="165" toId="71">
</dataflow>
<dataflow id="1478" from="and_ln50_1" to="StgValue_72" fromId="165" toId="72">
</dataflow>
<dataflow id="1479" from="and_ln50_1" to="StgValue_73" fromId="165" toId="73">
</dataflow>
<dataflow id="1480" from="and_ln50_1" to="StgValue_74" fromId="165" toId="74">
</dataflow>
<dataflow id="1481" from="and_ln50_1" to="StgValue_75" fromId="165" toId="75">
</dataflow>
<dataflow id="1482" from="and_ln50_1" to="StgValue_76" fromId="165" toId="76">
</dataflow>
<dataflow id="1483" from="and_ln50_1" to="StgValue_77" fromId="165" toId="77">
</dataflow>
<dataflow id="1484" from="and_ln50_1" to="StgValue_78" fromId="165" toId="78">
</dataflow>
<dataflow id="1485" from="and_ln50_1" to="StgValue_79" fromId="165" toId="79">
</dataflow>
<dataflow id="1486" from="and_ln50_1" to="StgValue_80" fromId="165" toId="80">
</dataflow>
<dataflow id="1487" from="and_ln50_1" to="StgValue_81" fromId="165" toId="81">
</dataflow>
<dataflow id="1488" from="and_ln50_1" to="StgValue_82" fromId="165" toId="82">
</dataflow>
<dataflow id="1489" from="and_ln50_1" to="StgValue_83" fromId="165" toId="83">
</dataflow>
<dataflow id="1490" from="and_ln50_1" to="StgValue_84" fromId="165" toId="84">
</dataflow>
<dataflow id="1491" from="and_ln50_1" to="StgValue_85" fromId="165" toId="85">
</dataflow>
<dataflow id="1492" from="and_ln50_1" to="StgValue_86" fromId="165" toId="86">
</dataflow>
<dataflow id="1493" from="and_ln50_1" to="StgValue_87" fromId="165" toId="87">
</dataflow>
<dataflow id="1494" from="and_ln50_1" to="StgValue_88" fromId="165" toId="88">
</dataflow>
<dataflow id="1495" from="and_ln50_1" to="StgValue_89" fromId="165" toId="89">
</dataflow>
<dataflow id="1496" from="and_ln50_1" to="StgValue_90" fromId="165" toId="90">
</dataflow>
<dataflow id="1497" from="and_ln50_1" to="StgValue_91" fromId="165" toId="91">
</dataflow>
<dataflow id="1498" from="and_ln50_1" to="StgValue_92" fromId="165" toId="92">
</dataflow>
<dataflow id="1499" from="and_ln50_1" to="StgValue_93" fromId="165" toId="93">
</dataflow>
<dataflow id="1500" from="and_ln50_1" to="StgValue_94" fromId="165" toId="94">
</dataflow>
<dataflow id="1501" from="and_ln50_1" to="StgValue_95" fromId="165" toId="95">
</dataflow>
<dataflow id="1502" from="and_ln50_1" to="StgValue_96" fromId="165" toId="96">
</dataflow>
<dataflow id="1503" from="and_ln50_1" to="StgValue_97" fromId="165" toId="97">
</dataflow>
<dataflow id="1504" from="and_ln50_1" to="StgValue_98" fromId="165" toId="98">
</dataflow>
<dataflow id="1505" from="and_ln50_1" to="StgValue_99" fromId="165" toId="99">
</dataflow>
<dataflow id="1506" from="and_ln50_1" to="StgValue_100" fromId="165" toId="100">
</dataflow>
<dataflow id="1507" from="and_ln50_1" to="StgValue_101" fromId="165" toId="101">
</dataflow>
<dataflow id="1508" from="and_ln50_1" to="StgValue_102" fromId="165" toId="102">
</dataflow>
<dataflow id="1509" from="and_ln50_1" to="StgValue_103" fromId="165" toId="103">
</dataflow>
<dataflow id="1510" from="and_ln50_1" to="StgValue_104" fromId="165" toId="104">
</dataflow>
<dataflow id="1511" from="and_ln50_1" to="StgValue_105" fromId="165" toId="105">
</dataflow>
<dataflow id="1512" from="and_ln50_1" to="StgValue_106" fromId="165" toId="106">
</dataflow>
<dataflow id="1513" from="and_ln50_1" to="StgValue_107" fromId="165" toId="107">
</dataflow>
<dataflow id="1514" from="and_ln50_1" to="StgValue_108" fromId="165" toId="108">
</dataflow>
<dataflow id="1515" from="and_ln50_1" to="StgValue_109" fromId="165" toId="109">
</dataflow>
<dataflow id="1516" from="and_ln50_1" to="StgValue_110" fromId="165" toId="110">
</dataflow>
<dataflow id="1517" from="and_ln50_1" to="StgValue_111" fromId="165" toId="111">
</dataflow>
<dataflow id="1518" from="and_ln50_1" to="StgValue_112" fromId="165" toId="112">
</dataflow>
<dataflow id="1519" from="and_ln50_1" to="StgValue_113" fromId="165" toId="113">
</dataflow>
<dataflow id="1520" from="and_ln50_1" to="StgValue_114" fromId="165" toId="114">
</dataflow>
<dataflow id="1521" from="and_ln50_1" to="StgValue_115" fromId="165" toId="115">
</dataflow>
<dataflow id="1522" from="and_ln50_1" to="StgValue_116" fromId="165" toId="116">
</dataflow>
<dataflow id="1523" from="and_ln50_1" to="StgValue_117" fromId="165" toId="117">
</dataflow>
<dataflow id="1524" from="and_ln50_1" to="StgValue_118" fromId="165" toId="118">
</dataflow>
<dataflow id="1525" from="and_ln50_1" to="StgValue_119" fromId="165" toId="119">
</dataflow>
<dataflow id="1526" from="and_ln50_1" to="StgValue_120" fromId="165" toId="120">
</dataflow>
<dataflow id="1527" from="and_ln50_1" to="StgValue_121" fromId="165" toId="121">
</dataflow>
<dataflow id="1528" from="and_ln50_1" to="StgValue_122" fromId="165" toId="122">
</dataflow>
<dataflow id="1529" from="and_ln50_1" to="StgValue_123" fromId="165" toId="123">
</dataflow>
<dataflow id="1530" from="and_ln50_1" to="StgValue_124" fromId="165" toId="124">
</dataflow>
<dataflow id="1531" from="and_ln50_1" to="StgValue_125" fromId="165" toId="125">
</dataflow>
<dataflow id="1532" from="and_ln50_1" to="StgValue_126" fromId="165" toId="126">
</dataflow>
<dataflow id="1533" from="and_ln50_1" to="StgValue_127" fromId="165" toId="127">
</dataflow>
<dataflow id="1534" from="or_ln111" to="StgValue_127" fromId="206" toId="127">
</dataflow>
<dataflow id="1535" from="and_ln50_1" to="StgValue_128" fromId="165" toId="128">
</dataflow>
<dataflow id="1536" from="and_ln50_1" to="StgValue_129" fromId="165" toId="129">
</dataflow>
<dataflow id="1537" from="and_ln50_1" to="StgValue_130" fromId="165" toId="130">
</dataflow>
<dataflow id="1538" from="and_ln50_1" to="StgValue_131" fromId="165" toId="131">
</dataflow>
<dataflow id="1539" from="and_ln50_1" to="StgValue_132" fromId="165" toId="132">
</dataflow>
<dataflow id="1540" from="and_ln50_1" to="StgValue_133" fromId="165" toId="133">
</dataflow>
</dataflows>


</stg>
