// Seed: 4015507974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  tri   id_4,
    output tri0  id_5,
    output wire  id_6
);
  logic [7:0] id_8;
  supply1 id_9;
  assign id_5 = 1;
  assign id_9 = 1 ? id_4 : 1'h0;
  wire id_10;
  wand id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_10,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_8[1] = 1;
  wire id_13;
  wire id_14;
  assign id_11 = id_0;
  wire id_15, id_16, id_17, id_18, id_19;
  and primCall (id_6, id_9, id_2, id_8, id_12, id_10, id_0, id_3, id_4, id_11);
  wire id_20 = (id_18);
endmodule
