#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20ebab0 .scope module, "manualTestALUSlice" "manualTestALUSlice" 2 6;
 .timescale -9 -12;
v0x21acd80_0 .net "carryout", 0 0, L_0x22335b0;  1 drivers
v0x21ace70_0 .var "command", 2 0;
v0x21acf10_0 .var "operandA", 31 0;
v0x21ad010_0 .var "operandB", 31 0;
v0x21ad0e0_0 .net "overflow", 0 0, L_0x225c950;  1 drivers
v0x21ad180_0 .net "result", 31 0, L_0x22ace00;  1 drivers
S_0x1ecd640 .scope module, "alu" "ALU" 2 14, 3 8 0, S_0x20ebab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x22598c0/d .functor NOT 1, L_0x2257270, C4<0>, C4<0>, C4<0>;
L_0x22598c0 .delay 1 (10000,10000,10000) L_0x22598c0/d;
L_0x2259c10/d .functor NOT 1, L_0x2259cd0, C4<0>, C4<0>, C4<0>;
L_0x2259c10 .delay 1 (10000,10000,10000) L_0x2259c10/d;
L_0x2259a20/d .functor AND 1, L_0x225a030, L_0x22598c0, L_0x2259c10, C4<1>;
L_0x2259a20 .delay 1 (30000,30000,30000) L_0x2259a20/d;
RS_0x7feee6773798 .resolv tri, L_0x2210cf0, L_0x2215d40, L_0x221ae40, L_0x221ffd0, L_0x2225080, L_0x222a0d0, L_0x222f160, L_0x2234300, L_0x2239300, L_0x223e3c0, L_0x2243bb0, L_0x2249040, L_0x224e0c0, L_0x2252fd0, L_0x2258050, L_0x225b010;
o0x7feee6784b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x225c950/d .functor XOR 1, RS_0x7feee6773798, o0x7feee6784b68, C4<0>, C4<0>;
L_0x225c950 .delay 1 (20000,20000,20000) L_0x225c950/d;
L_0x22335b0/d .functor AND 1, RS_0x7feee6773798, C4<1>, C4<1>, C4<1>;
L_0x22335b0 .delay 1 (10000,10000,10000) L_0x22335b0/d;
v0x21abf40_0 .net *"_s121", 0 0, L_0x2257270;  1 drivers
v0x21abfe0_0 .net *"_s123", 0 0, L_0x2259cd0;  1 drivers
v0x21ac0e0_0 .net *"_s125", 0 0, L_0x225a030;  1 drivers
o0x7feee6784b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x21ac1a0_0 name=_s134
v0x21ac280_0 .net "carryout", 0 0, L_0x22335b0;  alias, 1 drivers
v0x21ac390_0 .net8 "carryout1", 0 0, RS_0x7feee6773798;  16 drivers
v0x21ac430_0 .net "carryout2", 0 0, o0x7feee6784b68;  0 drivers
v0x21ac4f0_0 .net "command", 2 0, v0x21ace70_0;  1 drivers
v0x21ac5b0_0 .net "notCommand1", 0 0, L_0x22598c0;  1 drivers
v0x21ac700_0 .net "notCommand2", 0 0, L_0x2259c10;  1 drivers
v0x21ac7c0_0 .net "operandA", 31 0, v0x21acf10_0;  1 drivers
v0x21ac8a0_0 .net "operandB", 31 0, v0x21ad010_0;  1 drivers
v0x21ac980_0 .net "overflow", 0 0, L_0x225c950;  alias, 1 drivers
v0x21aca40_0 .net "result", 31 0, L_0x22ace00;  alias, 1 drivers
v0x21acb20_0 .net "subtract", 0 0, L_0x2259a20;  1 drivers
o0x7feee6784cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x21acbc0_0 .net "zero", 0 0, o0x7feee6784cb8;  0 drivers
L_0x220fbe0 .part v0x21acf10_0, 1, 1;
L_0x220fd40 .part v0x21ad010_0, 1, 1;
L_0x2212540 .part v0x21acf10_0, 2, 1;
L_0x22126a0 .part v0x21ad010_0, 2, 1;
L_0x2214ce0 .part v0x21acf10_0, 3, 1;
L_0x2214ed0 .part v0x21ad010_0, 3, 1;
L_0x2217550 .part v0x21acf10_0, 4, 1;
L_0x22176b0 .part v0x21ad010_0, 4, 1;
L_0x2219e20 .part v0x21acf10_0, 5, 1;
L_0x2219f80 .part v0x21ad010_0, 5, 1;
L_0x221c610 .part v0x21acf10_0, 6, 1;
L_0x221c770 .part v0x21ad010_0, 6, 1;
L_0x221ee70 .part v0x21acf10_0, 7, 1;
L_0x221f0e0 .part v0x21ad010_0, 7, 1;
L_0x22217d0 .part v0x21acf10_0, 8, 1;
L_0x2221930 .part v0x21ad010_0, 8, 1;
L_0x2223fe0 .part v0x21acf10_0, 9, 1;
L_0x2224140 .part v0x21ad010_0, 9, 1;
L_0x2226880 .part v0x21acf10_0, 10, 1;
L_0x22269e0 .part v0x21ad010_0, 10, 1;
L_0x2229080 .part v0x21acf10_0, 11, 1;
L_0x22291e0 .part v0x21ad010_0, 11, 1;
L_0x222b8d0 .part v0x21acf10_0, 12, 1;
L_0x222ba30 .part v0x21ad010_0, 12, 1;
L_0x222e0f0 .part v0x21acf10_0, 13, 1;
L_0x222e250 .part v0x21ad010_0, 13, 1;
L_0x2230850 .part v0x21acf10_0, 14, 1;
L_0x22309b0 .part v0x21ad010_0, 14, 1;
L_0x22330e0 .part v0x21acf10_0, 15, 1;
L_0x221efd0 .part v0x21ad010_0, 15, 1;
L_0x2235b10 .part v0x21acf10_0, 16, 1;
L_0x2235c70 .part v0x21ad010_0, 16, 1;
L_0x2238310 .part v0x21acf10_0, 17, 1;
L_0x2238470 .part v0x21ad010_0, 17, 1;
L_0x223ab10 .part v0x21acf10_0, 18, 1;
L_0x223ac70 .part v0x21ad010_0, 18, 1;
L_0x223d340 .part v0x21acf10_0, 19, 1;
L_0x223d4a0 .part v0x21ad010_0, 19, 1;
L_0x223fbd0 .part v0x21acf10_0, 20, 1;
L_0x223fd30 .part v0x21ad010_0, 20, 1;
L_0x22423d0 .part v0x21acf10_0, 21, 1;
L_0x2242530 .part v0x21ad010_0, 21, 1;
L_0x22457b0 .part v0x21acf10_0, 22, 1;
L_0x2245910 .part v0x21ad010_0, 22, 1;
L_0x2247fd0 .part v0x21acf10_0, 23, 1;
L_0x2248130 .part v0x21ad010_0, 23, 1;
L_0x224a840 .part v0x21acf10_0, 24, 1;
L_0x224a9a0 .part v0x21ad010_0, 24, 1;
L_0x224d080 .part v0x21acf10_0, 25, 1;
L_0x224d1e0 .part v0x21ad010_0, 25, 1;
L_0x224f8c0 .part v0x21acf10_0, 26, 1;
L_0x224fa20 .part v0x21ad010_0, 26, 1;
L_0x2251fc0 .part v0x21acf10_0, 27, 1;
L_0x2252120 .part v0x21ad010_0, 27, 1;
L_0x22547a0 .part v0x21acf10_0, 28, 1;
L_0x2254900 .part v0x21ad010_0, 28, 1;
L_0x2257020 .part v0x21acf10_0, 29, 1;
L_0x2257180 .part v0x21ad010_0, 29, 1;
L_0x2259820 .part v0x21acf10_0, 30, 1;
L_0x2259980 .part v0x21ad010_0, 30, 1;
L_0x2257270 .part v0x21ace70_0, 1, 1;
L_0x2259cd0 .part v0x21ace70_0, 2, 1;
L_0x225a030 .part v0x21ace70_0, 0, 1;
L_0x225c8b0 .part v0x21acf10_0, 0, 1;
L_0x2259e30 .part v0x21ad010_0, 0, 1;
LS_0x22ace00_0_0 .concat [ 1 1 1 1], L_0x225c620, L_0x220f950, L_0x22122b0, L_0x2214a50;
LS_0x22ace00_0_4 .concat [ 1 1 1 1], L_0x22172c0, L_0x2219b90, L_0x221c380, L_0x221ebe0;
LS_0x22ace00_0_8 .concat [ 1 1 1 1], L_0x2221580, L_0x2223d90, L_0x2226630, L_0x2228e30;
LS_0x22ace00_0_12 .concat [ 1 1 1 1], L_0x222b680, L_0x222dea0, L_0x22305c0, L_0x2232e50;
LS_0x22ace00_0_16 .concat [ 1 1 1 1], L_0x2235880, L_0x2238080, L_0x223a880, L_0x223d0b0;
LS_0x22ace00_0_20 .concat [ 1 1 1 1], L_0x223f940, L_0x2242180, L_0x2245560, L_0x2247d80;
LS_0x22ace00_0_24 .concat [ 1 1 1 1], L_0x224a5f0, L_0x224ce30, L_0x224f670, L_0x2251d30;
LS_0x22ace00_0_28 .concat [ 1 1 1 1], L_0x2254510, L_0x2256d90, L_0x2259590, o0x7feee6784b08;
LS_0x22ace00_1_0 .concat [ 4 4 4 4], LS_0x22ace00_0_0, LS_0x22ace00_0_4, LS_0x22ace00_0_8, LS_0x22ace00_0_12;
LS_0x22ace00_1_4 .concat [ 4 4 4 4], LS_0x22ace00_0_16, LS_0x22ace00_0_20, LS_0x22ace00_0_24, LS_0x22ace00_0_28;
L_0x22ace00 .concat [ 16 16 0 0], LS_0x22ace00_1_0, LS_0x22ace00_1_4;
S_0x2118f80 .scope module, "bitslice1" "structuralBitSlice" 3 26, 4 65 0, S_0x1ecd640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x225a190/d .functor NOT 1, L_0x225a250, C4<0>, C4<0>, C4<0>;
L_0x225a190 .delay 1 (10000,10000,10000) L_0x225a190/d;
L_0x225a3b0/d .functor NOT 1, L_0x225a470, C4<0>, C4<0>, C4<0>;
L_0x225a3b0 .delay 1 (10000,10000,10000) L_0x225a3b0/d;
L_0x225a5d0/d .functor AND 1, L_0x225a730, L_0x225a190, L_0x225a3b0, C4<1>;
L_0x225a5d0 .delay 1 (30000,30000,30000) L_0x225a5d0/d;
L_0x225a890/d .functor XOR 1, L_0x225a5d0, L_0x2259e30, C4<0>, C4<0>;
L_0x225a890 .delay 1 (20000,20000,20000) L_0x225a890/d;
L_0x225a9a0/d .functor XOR 1, L_0x225c8b0, L_0x225a890, C4<0>, C4<0>;
L_0x225a9a0 .delay 1 (20000,20000,20000) L_0x225a9a0/d;
L_0x225ab00/d .functor XOR 1, L_0x225a9a0, L_0x2259a20, C4<0>, C4<0>;
L_0x225ab00 .delay 1 (20000,20000,20000) L_0x225ab00/d;
L_0x225acb0/d .functor AND 1, L_0x225c8b0, L_0x2259e30, C4<1>, C4<1>;
L_0x225acb0 .delay 1 (20000,20000,20000) L_0x225acb0/d;
L_0x225ae60/d .functor AND 1, L_0x2259a20, L_0x225a9a0, C4<1>, C4<1>;
L_0x225ae60 .delay 1 (20000,20000,20000) L_0x225ae60/d;
L_0x225b010/d .functor OR 1, L_0x225acb0, L_0x225ae60, C4<0>, C4<0>;
L_0x225b010 .delay 1 (20000,20000,20000) L_0x225b010/d;
L_0x225b1c0/d .functor OR 1, L_0x225c8b0, L_0x2259e30, C4<0>, C4<0>;
L_0x225b1c0 .delay 1 (20000,20000,20000) L_0x225b1c0/d;
L_0x225b380/d .functor XOR 1, v0x2147700_0, L_0x225b1c0, C4<0>, C4<0>;
L_0x225b380 .delay 1 (20000,20000,20000) L_0x225b380/d;
L_0x225b4e0/d .functor XOR 1, v0x2147700_0, L_0x225acb0, C4<0>, C4<0>;
L_0x225b4e0 .delay 1 (20000,20000,20000) L_0x225b4e0/d;
L_0x225b6b0/d .functor XOR 1, L_0x225c8b0, L_0x2259e30, C4<0>, C4<0>;
L_0x225b6b0 .delay 1 (20000,20000,20000) L_0x225b6b0/d;
v0x20ccf90_0 .net "AB", 0 0, L_0x225acb0;  1 drivers
v0x20cd070_0 .net "AorB", 0 0, L_0x225b1c0;  1 drivers
v0x20d4970_0 .net "AxorB", 0 0, L_0x225b6b0;  1 drivers
v0x20d4a40_0 .net "AxorB2", 0 0, L_0x225a9a0;  1 drivers
v0x20dc280_0 .net "AxorBC", 0 0, L_0x225ae60;  1 drivers
v0x20dc320_0 .net *"_s1", 0 0, L_0x225a250;  1 drivers
v0x20e3bb0_0 .net *"_s3", 0 0, L_0x225a470;  1 drivers
v0x20e3c90_0 .net *"_s5", 0 0, L_0x225a730;  1 drivers
v0x20eb4b0_0 .net "a", 0 0, L_0x225c8b0;  1 drivers
v0x20eb570_0 .net "address0", 0 0, v0x2079b10_0;  1 drivers
v0x20f2e70_0 .net "address1", 0 0, v0x2079bd0_0;  1 drivers
v0x20f2f10_0 .net "b", 0 0, L_0x2259e30;  1 drivers
v0x2072170_0 .net "carryin", 0 0, L_0x2259a20;  alias, 1 drivers
v0x2072230_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x20fa770_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x20fa830_0 .net "invert", 0 0, v0x2147700_0;  1 drivers
v0x21020a0_0 .net "nandand", 0 0, L_0x225b4e0;  1 drivers
v0x2109960_0 .net "newB", 0 0, L_0x225a890;  1 drivers
v0x2109a00_0 .net "noror", 0 0, L_0x225b380;  1 drivers
v0x2111330_0 .net "notControl1", 0 0, L_0x225a190;  1 drivers
v0x21113d0_0 .net "notControl2", 0 0, L_0x225a3b0;  1 drivers
v0x2137120_0 .net "subtract", 0 0, L_0x225a5d0;  1 drivers
v0x21371c0_0 .net "sum", 0 0, L_0x225c620;  1 drivers
v0x2118c50_0 .net "sumval", 0 0, L_0x225ab00;  1 drivers
L_0x225a250 .part v0x21ace70_0, 1, 1;
L_0x225a470 .part v0x21ace70_0, 2, 1;
L_0x225a730 .part v0x21ace70_0, 0, 1;
S_0x2109f80 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2118f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1f7f530_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2079b10_0 .var "address0", 0 0;
v0x2079bd0_0 .var "address1", 0 0;
v0x2147700_0 .var "invert", 0 0;
E_0x1dfc540 .event edge, v0x1f7f530_0;
S_0x2081380 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2118f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x225b910/d .functor NOT 1, v0x2079b10_0, C4<0>, C4<0>, C4<0>;
L_0x225b910 .delay 1 (10000,10000,10000) L_0x225b910/d;
L_0x225b980/d .functor NOT 1, v0x2079bd0_0, C4<0>, C4<0>, C4<0>;
L_0x225b980 .delay 1 (10000,10000,10000) L_0x225b980/d;
L_0x225bae0/d .functor AND 1, v0x2079b10_0, v0x2079bd0_0, C4<1>, C4<1>;
L_0x225bae0 .delay 1 (20000,20000,20000) L_0x225bae0/d;
L_0x225bc70/d .functor AND 1, v0x2079b10_0, L_0x225b980, C4<1>, C4<1>;
L_0x225bc70 .delay 1 (20000,20000,20000) L_0x225bc70/d;
L_0x225bd80/d .functor AND 1, L_0x225b910, v0x2079bd0_0, C4<1>, C4<1>;
L_0x225bd80 .delay 1 (20000,20000,20000) L_0x225bd80/d;
L_0x225bee0/d .functor AND 1, L_0x225b910, L_0x225b980, C4<1>, C4<1>;
L_0x225bee0 .delay 1 (20000,20000,20000) L_0x225bee0/d;
L_0x225c040/d .functor AND 1, L_0x225ab00, L_0x225bee0, C4<1>, C4<1>;
L_0x225c040 .delay 1 (20000,20000,20000) L_0x225c040/d;
L_0x225c150/d .functor AND 1, L_0x225b380, L_0x225bc70, C4<1>, C4<1>;
L_0x225c150 .delay 1 (20000,20000,20000) L_0x225c150/d;
L_0x225c300/d .functor AND 1, L_0x225b4e0, L_0x225bd80, C4<1>, C4<1>;
L_0x225c300 .delay 1 (20000,20000,20000) L_0x225c300/d;
L_0x225c460/d .functor AND 1, L_0x225b6b0, L_0x225bae0, C4<1>, C4<1>;
L_0x225c460 .delay 1 (20000,20000,20000) L_0x225c460/d;
L_0x225c620/d .functor OR 1, L_0x225c040, L_0x225c150, L_0x225c300, L_0x225c460;
L_0x225c620 .delay 1 (40000,40000,40000) L_0x225c620/d;
v0x2088e30_0 .net "A0andA1", 0 0, L_0x225bae0;  1 drivers
v0x2090630_0 .net "A0andnotA1", 0 0, L_0x225bc70;  1 drivers
v0x20906d0_0 .net "addr0", 0 0, v0x2079b10_0;  alias, 1 drivers
v0x2097f90_0 .net "addr1", 0 0, v0x2079bd0_0;  alias, 1 drivers
v0x2098060_0 .net "in0", 0 0, L_0x225ab00;  alias, 1 drivers
v0x209f840_0 .net "in0and", 0 0, L_0x225c040;  1 drivers
v0x209f8e0_0 .net "in1", 0 0, L_0x225b380;  alias, 1 drivers
v0x20a7180_0 .net "in1and", 0 0, L_0x225c150;  1 drivers
v0x20a7240_0 .net "in2", 0 0, L_0x225b4e0;  alias, 1 drivers
v0x206a890_0 .net "in2and", 0 0, L_0x225c300;  1 drivers
v0x20aeb00_0 .net "in3", 0 0, L_0x225b6b0;  alias, 1 drivers
v0x20aebc0_0 .net "in3and", 0 0, L_0x225c460;  1 drivers
v0x20b6480_0 .net "notA0", 0 0, L_0x225b910;  1 drivers
v0x20b6540_0 .net "notA0andA1", 0 0, L_0x225bd80;  1 drivers
v0x20bdd10_0 .net "notA0andnotA1", 0 0, L_0x225bee0;  1 drivers
v0x20bddd0_0 .net "notA1", 0 0, L_0x225b980;  1 drivers
v0x20c5650_0 .net "out", 0 0, L_0x225c620;  alias, 1 drivers
S_0x1fd0500 .scope generate, "genblock[1]" "genblock[1]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x20a72e0 .param/l "i" 0 3 30, +C4<01>;
v0x2157bf0_0 .net "carryout2", 0 0, L_0x220e3e0;  1 drivers
S_0x1fb2020 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x1fd0500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x220cf30/d .functor NOT 1, L_0x220cfa0, C4<0>, C4<0>, C4<0>;
L_0x220cf30 .delay 1 (10000,10000,10000) L_0x220cf30/d;
L_0x217f4c0/d .functor NOT 1, L_0x217f5a0, C4<0>, C4<0>, C4<0>;
L_0x217f4c0 .delay 1 (10000,10000,10000) L_0x217f4c0/d;
L_0x217f700/d .functor AND 1, L_0x220d8a0, L_0x220cf30, L_0x217f4c0, C4<1>;
L_0x217f700 .delay 1 (30000,30000,30000) L_0x217f700/d;
L_0x220da00/d .functor XOR 1, L_0x217f700, L_0x220fd40, C4<0>, C4<0>;
L_0x220da00 .delay 1 (20000,20000,20000) L_0x220da00/d;
L_0x220db10/d .functor XOR 1, L_0x220fbe0, L_0x220da00, C4<0>, C4<0>;
L_0x220db10 .delay 1 (20000,20000,20000) L_0x220db10/d;
L_0x220dcc0/d .functor XOR 1, L_0x220db10, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x220dcc0 .delay 1 (20000,20000,20000) L_0x220dcc0/d;
L_0x2181740/d .functor AND 1, L_0x220fbe0, L_0x220fd40, C4<1>, C4<1>;
L_0x2181740 .delay 1 (20000,20000,20000) L_0x2181740/d;
L_0x220e230/d .functor AND 1, RS_0x7feee6773798, L_0x220db10, C4<1>, C4<1>;
L_0x220e230 .delay 1 (20000,20000,20000) L_0x220e230/d;
L_0x220e3e0/d .functor OR 1, L_0x2181740, L_0x220e230, C4<0>, C4<0>;
L_0x220e3e0 .delay 1 (20000,20000,20000) L_0x220e3e0/d;
L_0x220e540/d .functor OR 1, L_0x220fbe0, L_0x220fd40, C4<0>, C4<0>;
L_0x220e540 .delay 1 (20000,20000,20000) L_0x220e540/d;
L_0x220e700/d .functor XOR 1, v0x1df9360_0, L_0x220e540, C4<0>, C4<0>;
L_0x220e700 .delay 1 (20000,20000,20000) L_0x220e700/d;
L_0x220e860/d .functor XOR 1, v0x1df9360_0, L_0x2181740, C4<0>, C4<0>;
L_0x220e860 .delay 1 (20000,20000,20000) L_0x220e860/d;
L_0x220ea30/d .functor XOR 1, L_0x220fbe0, L_0x220fd40, C4<0>, C4<0>;
L_0x220ea30 .delay 1 (20000,20000,20000) L_0x220ea30/d;
v0x1df4070_0 .net "AB", 0 0, L_0x2181740;  1 drivers
v0x1df4150_0 .net "AorB", 0 0, L_0x220e540;  1 drivers
v0x1df4210_0 .net "AxorB", 0 0, L_0x220ea30;  1 drivers
v0x1df42e0_0 .net "AxorB2", 0 0, L_0x220db10;  1 drivers
v0x2154050_0 .net "AxorBC", 0 0, L_0x220e230;  1 drivers
v0x21540f0_0 .net *"_s1", 0 0, L_0x220cfa0;  1 drivers
v0x2154190_0 .net *"_s3", 0 0, L_0x217f5a0;  1 drivers
v0x2154230_0 .net *"_s5", 0 0, L_0x220d8a0;  1 drivers
v0x21542d0_0 .net "a", 0 0, L_0x220fbe0;  1 drivers
v0x2154370_0 .net "address0", 0 0, v0x2005630_0;  1 drivers
v0x2154410_0 .net "address1", 0 0, v0x1df92c0_0;  1 drivers
v0x21544b0_0 .net "b", 0 0, L_0x220fd40;  1 drivers
v0x2154550_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x21545f0_0 .net "carryout", 0 0, L_0x220e3e0;  alias, 1 drivers
v0x2154690_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2154730_0 .net "invert", 0 0, v0x1df9360_0;  1 drivers
v0x21547d0_0 .net "nandand", 0 0, L_0x220e860;  1 drivers
v0x2154980_0 .net "newB", 0 0, L_0x220da00;  1 drivers
v0x2154a20_0 .net "noror", 0 0, L_0x220e700;  1 drivers
v0x2154ac0_0 .net "notControl1", 0 0, L_0x220cf30;  1 drivers
v0x2154b60_0 .net "notControl2", 0 0, L_0x217f4c0;  1 drivers
v0x2154c00_0 .net "subtract", 0 0, L_0x217f700;  1 drivers
v0x2154ca0_0 .net "sum", 0 0, L_0x220f950;  1 drivers
v0x2154d40_0 .net "sumval", 0 0, L_0x220dcc0;  1 drivers
L_0x220cfa0 .part v0x21ace70_0, 1, 1;
L_0x217f5a0 .part v0x21ace70_0, 2, 1;
L_0x220d8a0 .part v0x21ace70_0, 0, 1;
S_0x1f84850 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x1fb2020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2005520_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2005630_0 .var "address0", 0 0;
v0x1df92c0_0 .var "address1", 0 0;
v0x1df9360_0 .var "invert", 0 0;
S_0x1dee150 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x1fb2020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x220ec90/d .functor NOT 1, v0x2005630_0, C4<0>, C4<0>, C4<0>;
L_0x220ec90 .delay 1 (10000,10000,10000) L_0x220ec90/d;
L_0x220ed50/d .functor NOT 1, v0x1df92c0_0, C4<0>, C4<0>, C4<0>;
L_0x220ed50 .delay 1 (10000,10000,10000) L_0x220ed50/d;
L_0x220eeb0/d .functor AND 1, v0x2005630_0, v0x1df92c0_0, C4<1>, C4<1>;
L_0x220eeb0 .delay 1 (20000,20000,20000) L_0x220eeb0/d;
L_0x220f040/d .functor AND 1, v0x2005630_0, L_0x220ed50, C4<1>, C4<1>;
L_0x220f040 .delay 1 (20000,20000,20000) L_0x220f040/d;
L_0x220f0b0/d .functor AND 1, L_0x220ec90, v0x1df92c0_0, C4<1>, C4<1>;
L_0x220f0b0 .delay 1 (20000,20000,20000) L_0x220f0b0/d;
L_0x220f210/d .functor AND 1, L_0x220ec90, L_0x220ed50, C4<1>, C4<1>;
L_0x220f210 .delay 1 (20000,20000,20000) L_0x220f210/d;
L_0x220f370/d .functor AND 1, L_0x220dcc0, L_0x220f210, C4<1>, C4<1>;
L_0x220f370 .delay 1 (20000,20000,20000) L_0x220f370/d;
L_0x220f480/d .functor AND 1, L_0x220e700, L_0x220f040, C4<1>, C4<1>;
L_0x220f480 .delay 1 (20000,20000,20000) L_0x220f480/d;
L_0x220f630/d .functor AND 1, L_0x220e860, L_0x220f0b0, C4<1>, C4<1>;
L_0x220f630 .delay 1 (20000,20000,20000) L_0x220f630/d;
L_0x220f790/d .functor AND 1, L_0x220ea30, L_0x220eeb0, C4<1>, C4<1>;
L_0x220f790 .delay 1 (20000,20000,20000) L_0x220f790/d;
L_0x220f950/d .functor OR 1, L_0x220f370, L_0x220f480, L_0x220f630, L_0x220f790;
L_0x220f950 .delay 1 (40000,40000,40000) L_0x220f950/d;
v0x1dee430_0 .net "A0andA1", 0 0, L_0x220eeb0;  1 drivers
v0x1df94a0_0 .net "A0andnotA1", 0 0, L_0x220f040;  1 drivers
v0x1de9a60_0 .net "addr0", 0 0, v0x2005630_0;  alias, 1 drivers
v0x1de9b00_0 .net "addr1", 0 0, v0x1df92c0_0;  alias, 1 drivers
v0x1de9bd0_0 .net "in0", 0 0, L_0x220dcc0;  alias, 1 drivers
v0x1de9cc0_0 .net "in0and", 0 0, L_0x220f370;  1 drivers
v0x1de9d60_0 .net "in1", 0 0, L_0x220e700;  alias, 1 drivers
v0x1dfb6c0_0 .net "in1and", 0 0, L_0x220f480;  1 drivers
v0x1dfb780_0 .net "in2", 0 0, L_0x220e860;  alias, 1 drivers
v0x1dfb840_0 .net "in2and", 0 0, L_0x220f630;  1 drivers
v0x1dfb900_0 .net "in3", 0 0, L_0x220ea30;  alias, 1 drivers
v0x1dfb9c0_0 .net "in3and", 0 0, L_0x220f790;  1 drivers
v0x1dfed00_0 .net "notA0", 0 0, L_0x220ec90;  1 drivers
v0x1dfedc0_0 .net "notA0andA1", 0 0, L_0x220f0b0;  1 drivers
v0x1dfee80_0 .net "notA0andnotA1", 0 0, L_0x220f210;  1 drivers
v0x1dfef40_0 .net "notA1", 0 0, L_0x220ed50;  1 drivers
v0x1dff000_0 .net "out", 0 0, L_0x220f950;  alias, 1 drivers
S_0x2154de0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x1fd0500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x220fe30/d .functor NOT 1, L_0x220fef0, C4<0>, C4<0>, C4<0>;
L_0x220fe30 .delay 1 (10000,10000,10000) L_0x220fe30/d;
L_0x2210050/d .functor NOT 1, L_0x2210110, C4<0>, C4<0>, C4<0>;
L_0x2210050 .delay 1 (10000,10000,10000) L_0x2210050/d;
L_0x2210270/d .functor AND 1, L_0x22103d0, L_0x220fe30, L_0x2210050, C4<1>;
L_0x2210270 .delay 1 (30000,30000,30000) L_0x2210270/d;
L_0x2210530/d .functor XOR 1, L_0x2210270, L_0x22126a0, C4<0>, C4<0>;
L_0x2210530 .delay 1 (20000,20000,20000) L_0x2210530/d;
L_0x2210640/d .functor XOR 1, L_0x2212540, L_0x2210530, C4<0>, C4<0>;
L_0x2210640 .delay 1 (20000,20000,20000) L_0x2210640/d;
L_0x22107a0/d .functor XOR 1, L_0x2210640, L_0x220e3e0, C4<0>, C4<0>;
L_0x22107a0 .delay 1 (20000,20000,20000) L_0x22107a0/d;
L_0x2210990/d .functor AND 1, L_0x2212540, L_0x22126a0, C4<1>, C4<1>;
L_0x2210990 .delay 1 (20000,20000,20000) L_0x2210990/d;
L_0x2210b40/d .functor AND 1, L_0x220e3e0, L_0x2210640, C4<1>, C4<1>;
L_0x2210b40 .delay 1 (20000,20000,20000) L_0x2210b40/d;
L_0x2210cf0/d .functor OR 1, L_0x2210990, L_0x2210b40, C4<0>, C4<0>;
L_0x2210cf0 .delay 1 (20000,20000,20000) L_0x2210cf0/d;
L_0x2210e50/d .functor OR 1, L_0x2212540, L_0x22126a0, C4<0>, C4<0>;
L_0x2210e50 .delay 1 (20000,20000,20000) L_0x2210e50/d;
L_0x2211010/d .functor XOR 1, v0x2155590_0, L_0x2210e50, C4<0>, C4<0>;
L_0x2211010 .delay 1 (20000,20000,20000) L_0x2211010/d;
L_0x2211170/d .functor XOR 1, v0x2155590_0, L_0x2210990, C4<0>, C4<0>;
L_0x2211170 .delay 1 (20000,20000,20000) L_0x2211170/d;
L_0x2211340/d .functor XOR 1, L_0x2212540, L_0x22126a0, C4<0>, C4<0>;
L_0x2211340 .delay 1 (20000,20000,20000) L_0x2211340/d;
v0x21568a0_0 .net "AB", 0 0, L_0x2210990;  1 drivers
v0x2156980_0 .net "AorB", 0 0, L_0x2210e50;  1 drivers
v0x2156a40_0 .net "AxorB", 0 0, L_0x2211340;  1 drivers
v0x2156b10_0 .net "AxorB2", 0 0, L_0x2210640;  1 drivers
v0x2156bb0_0 .net "AxorBC", 0 0, L_0x2210b40;  1 drivers
v0x2156c50_0 .net *"_s1", 0 0, L_0x220fef0;  1 drivers
v0x2156d30_0 .net *"_s3", 0 0, L_0x2210110;  1 drivers
v0x2156e10_0 .net *"_s5", 0 0, L_0x22103d0;  1 drivers
v0x2156ef0_0 .net "a", 0 0, L_0x2212540;  1 drivers
v0x2157040_0 .net "address0", 0 0, v0x2155400_0;  1 drivers
v0x21570e0_0 .net "address1", 0 0, v0x21554c0_0;  1 drivers
v0x21571d0_0 .net "b", 0 0, L_0x22126a0;  1 drivers
v0x2157290_0 .net "carryin", 0 0, L_0x220e3e0;  alias, 1 drivers
v0x2157330_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2157420_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21574c0_0 .net "invert", 0 0, v0x2155590_0;  1 drivers
v0x2157560_0 .net "nandand", 0 0, L_0x2211170;  1 drivers
v0x2157710_0 .net "newB", 0 0, L_0x2210530;  1 drivers
v0x21577b0_0 .net "noror", 0 0, L_0x2211010;  1 drivers
v0x2157850_0 .net "notControl1", 0 0, L_0x220fe30;  1 drivers
v0x21578f0_0 .net "notControl2", 0 0, L_0x2210050;  1 drivers
v0x2157990_0 .net "subtract", 0 0, L_0x2210270;  1 drivers
v0x2157a30_0 .net "sum", 0 0, L_0x22122b0;  1 drivers
v0x2157ad0_0 .net "sumval", 0 0, L_0x22107a0;  1 drivers
L_0x220fef0 .part v0x21ace70_0, 1, 1;
L_0x2210110 .part v0x21ace70_0, 2, 1;
L_0x22103d0 .part v0x21ace70_0, 0, 1;
S_0x2155020 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2154de0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2155290_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2155400_0 .var "address0", 0 0;
v0x21554c0_0 .var "address1", 0 0;
v0x2155590_0 .var "invert", 0 0;
S_0x2155700 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2154de0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22115a0/d .functor NOT 1, v0x2155400_0, C4<0>, C4<0>, C4<0>;
L_0x22115a0 .delay 1 (10000,10000,10000) L_0x22115a0/d;
L_0x2211610/d .functor NOT 1, v0x21554c0_0, C4<0>, C4<0>, C4<0>;
L_0x2211610 .delay 1 (10000,10000,10000) L_0x2211610/d;
L_0x2211770/d .functor AND 1, v0x2155400_0, v0x21554c0_0, C4<1>, C4<1>;
L_0x2211770 .delay 1 (20000,20000,20000) L_0x2211770/d;
L_0x2211900/d .functor AND 1, v0x2155400_0, L_0x2211610, C4<1>, C4<1>;
L_0x2211900 .delay 1 (20000,20000,20000) L_0x2211900/d;
L_0x2211a10/d .functor AND 1, L_0x22115a0, v0x21554c0_0, C4<1>, C4<1>;
L_0x2211a10 .delay 1 (20000,20000,20000) L_0x2211a10/d;
L_0x2211b70/d .functor AND 1, L_0x22115a0, L_0x2211610, C4<1>, C4<1>;
L_0x2211b70 .delay 1 (20000,20000,20000) L_0x2211b70/d;
L_0x2211cd0/d .functor AND 1, L_0x22107a0, L_0x2211b70, C4<1>, C4<1>;
L_0x2211cd0 .delay 1 (20000,20000,20000) L_0x2211cd0/d;
L_0x2211de0/d .functor AND 1, L_0x2211010, L_0x2211900, C4<1>, C4<1>;
L_0x2211de0 .delay 1 (20000,20000,20000) L_0x2211de0/d;
L_0x2211f90/d .functor AND 1, L_0x2211170, L_0x2211a10, C4<1>, C4<1>;
L_0x2211f90 .delay 1 (20000,20000,20000) L_0x2211f90/d;
L_0x22120f0/d .functor AND 1, L_0x2211340, L_0x2211770, C4<1>, C4<1>;
L_0x22120f0 .delay 1 (20000,20000,20000) L_0x22120f0/d;
L_0x22122b0/d .functor OR 1, L_0x2211cd0, L_0x2211de0, L_0x2211f90, L_0x22120f0;
L_0x22122b0 .delay 1 (40000,40000,40000) L_0x22122b0/d;
v0x2155990_0 .net "A0andA1", 0 0, L_0x2211770;  1 drivers
v0x2155a50_0 .net "A0andnotA1", 0 0, L_0x2211900;  1 drivers
v0x2155b10_0 .net "addr0", 0 0, v0x2155400_0;  alias, 1 drivers
v0x2155be0_0 .net "addr1", 0 0, v0x21554c0_0;  alias, 1 drivers
v0x2155cb0_0 .net "in0", 0 0, L_0x22107a0;  alias, 1 drivers
v0x2155da0_0 .net "in0and", 0 0, L_0x2211cd0;  1 drivers
v0x2155e40_0 .net "in1", 0 0, L_0x2211010;  alias, 1 drivers
v0x2155ee0_0 .net "in1and", 0 0, L_0x2211de0;  1 drivers
v0x2155fa0_0 .net "in2", 0 0, L_0x2211170;  alias, 1 drivers
v0x21560f0_0 .net "in2and", 0 0, L_0x2211f90;  1 drivers
v0x21561b0_0 .net "in3", 0 0, L_0x2211340;  alias, 1 drivers
v0x2156270_0 .net "in3and", 0 0, L_0x22120f0;  1 drivers
v0x2156330_0 .net "notA0", 0 0, L_0x22115a0;  1 drivers
v0x21563f0_0 .net "notA0andA1", 0 0, L_0x2211a10;  1 drivers
v0x21564b0_0 .net "notA0andnotA1", 0 0, L_0x2211b70;  1 drivers
v0x2156570_0 .net "notA1", 0 0, L_0x2211610;  1 drivers
v0x2156630_0 .net "out", 0 0, L_0x22122b0;  alias, 1 drivers
S_0x2157d00 .scope generate, "genblock[3]" "genblock[3]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x2157f10 .param/l "i" 0 3 30, +C4<011>;
v0x215dcd0_0 .net "carryout2", 0 0, L_0x2213550;  1 drivers
S_0x2157fb0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x2157d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22125e0/d .functor NOT 1, L_0x2212790, C4<0>, C4<0>, C4<0>;
L_0x22125e0 .delay 1 (10000,10000,10000) L_0x22125e0/d;
L_0x22128f0/d .functor NOT 1, L_0x22129b0, C4<0>, C4<0>, C4<0>;
L_0x22128f0 .delay 1 (10000,10000,10000) L_0x22128f0/d;
L_0x2212b10/d .functor AND 1, L_0x2212c70, L_0x22125e0, L_0x22128f0, C4<1>;
L_0x2212b10 .delay 1 (30000,30000,30000) L_0x2212b10/d;
L_0x2212dd0/d .functor XOR 1, L_0x2212b10, L_0x2214ed0, C4<0>, C4<0>;
L_0x2212dd0 .delay 1 (20000,20000,20000) L_0x2212dd0/d;
L_0x2212ee0/d .functor XOR 1, L_0x2214ce0, L_0x2212dd0, C4<0>, C4<0>;
L_0x2212ee0 .delay 1 (20000,20000,20000) L_0x2212ee0/d;
L_0x2213040/d .functor XOR 1, L_0x2212ee0, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x2213040 .delay 1 (20000,20000,20000) L_0x2213040/d;
L_0x22131f0/d .functor AND 1, L_0x2214ce0, L_0x2214ed0, C4<1>, C4<1>;
L_0x22131f0 .delay 1 (20000,20000,20000) L_0x22131f0/d;
L_0x22133a0/d .functor AND 1, RS_0x7feee6773798, L_0x2212ee0, C4<1>, C4<1>;
L_0x22133a0 .delay 1 (20000,20000,20000) L_0x22133a0/d;
L_0x2213550/d .functor OR 1, L_0x22131f0, L_0x22133a0, C4<0>, C4<0>;
L_0x2213550 .delay 1 (20000,20000,20000) L_0x2213550/d;
L_0x22136b0/d .functor OR 1, L_0x2214ce0, L_0x2214ed0, C4<0>, C4<0>;
L_0x22136b0 .delay 1 (20000,20000,20000) L_0x22136b0/d;
L_0x2213870/d .functor XOR 1, v0x2158720_0, L_0x22136b0, C4<0>, C4<0>;
L_0x2213870 .delay 1 (20000,20000,20000) L_0x2213870/d;
L_0x22139d0/d .functor XOR 1, v0x2158720_0, L_0x22131f0, C4<0>, C4<0>;
L_0x22139d0 .delay 1 (20000,20000,20000) L_0x22139d0/d;
L_0x2213ba0/d .functor XOR 1, L_0x2214ce0, L_0x2214ed0, C4<0>, C4<0>;
L_0x2213ba0 .delay 1 (20000,20000,20000) L_0x2213ba0/d;
v0x2159a80_0 .net "AB", 0 0, L_0x22131f0;  1 drivers
v0x2159b60_0 .net "AorB", 0 0, L_0x22136b0;  1 drivers
v0x2159c20_0 .net "AxorB", 0 0, L_0x2213ba0;  1 drivers
v0x2159cf0_0 .net "AxorB2", 0 0, L_0x2212ee0;  1 drivers
v0x2159d90_0 .net "AxorBC", 0 0, L_0x22133a0;  1 drivers
v0x2159e30_0 .net *"_s1", 0 0, L_0x2212790;  1 drivers
v0x2159f10_0 .net *"_s3", 0 0, L_0x22129b0;  1 drivers
v0x2159ff0_0 .net *"_s5", 0 0, L_0x2212c70;  1 drivers
v0x215a0d0_0 .net "a", 0 0, L_0x2214ce0;  1 drivers
v0x215a220_0 .net "address0", 0 0, v0x2158590_0;  1 drivers
v0x215a2c0_0 .net "address1", 0 0, v0x2158650_0;  1 drivers
v0x215a3b0_0 .net "b", 0 0, L_0x2214ed0;  1 drivers
v0x215a470_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x215a510_0 .net "carryout", 0 0, L_0x2213550;  alias, 1 drivers
v0x215a5d0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x215a690_0 .net "invert", 0 0, v0x2158720_0;  1 drivers
v0x215a730_0 .net "nandand", 0 0, L_0x22139d0;  1 drivers
v0x215a8e0_0 .net "newB", 0 0, L_0x2212dd0;  1 drivers
v0x215a980_0 .net "noror", 0 0, L_0x2213870;  1 drivers
v0x215aa20_0 .net "notControl1", 0 0, L_0x22125e0;  1 drivers
v0x215aac0_0 .net "notControl2", 0 0, L_0x22128f0;  1 drivers
v0x215ab60_0 .net "subtract", 0 0, L_0x2212b10;  1 drivers
v0x215ac00_0 .net "sum", 0 0, L_0x2214a50;  1 drivers
v0x215aca0_0 .net "sumval", 0 0, L_0x2213040;  1 drivers
L_0x2212790 .part v0x21ace70_0, 1, 1;
L_0x22129b0 .part v0x21ace70_0, 2, 1;
L_0x2212c70 .part v0x21ace70_0, 0, 1;
S_0x2158220 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2157fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21584b0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2158590_0 .var "address0", 0 0;
v0x2158650_0 .var "address1", 0 0;
v0x2158720_0 .var "invert", 0 0;
S_0x2158890 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2157fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2156fb0/d .functor NOT 1, v0x2158590_0, C4<0>, C4<0>, C4<0>;
L_0x2156fb0 .delay 1 (10000,10000,10000) L_0x2156fb0/d;
L_0x2213e00/d .functor NOT 1, v0x2158650_0, C4<0>, C4<0>, C4<0>;
L_0x2213e00 .delay 1 (10000,10000,10000) L_0x2213e00/d;
L_0x2213f60/d .functor AND 1, v0x2158590_0, v0x2158650_0, C4<1>, C4<1>;
L_0x2213f60 .delay 1 (20000,20000,20000) L_0x2213f60/d;
L_0x22140f0/d .functor AND 1, v0x2158590_0, L_0x2213e00, C4<1>, C4<1>;
L_0x22140f0 .delay 1 (20000,20000,20000) L_0x22140f0/d;
L_0x2214200/d .functor AND 1, L_0x2156fb0, v0x2158650_0, C4<1>, C4<1>;
L_0x2214200 .delay 1 (20000,20000,20000) L_0x2214200/d;
L_0x2214360/d .functor AND 1, L_0x2156fb0, L_0x2213e00, C4<1>, C4<1>;
L_0x2214360 .delay 1 (20000,20000,20000) L_0x2214360/d;
L_0x22144c0/d .functor AND 1, L_0x2213040, L_0x2214360, C4<1>, C4<1>;
L_0x22144c0 .delay 1 (20000,20000,20000) L_0x22144c0/d;
L_0x2214580/d .functor AND 1, L_0x2213870, L_0x22140f0, C4<1>, C4<1>;
L_0x2214580 .delay 1 (20000,20000,20000) L_0x2214580/d;
L_0x2214730/d .functor AND 1, L_0x22139d0, L_0x2214200, C4<1>, C4<1>;
L_0x2214730 .delay 1 (20000,20000,20000) L_0x2214730/d;
L_0x2214890/d .functor AND 1, L_0x2213ba0, L_0x2213f60, C4<1>, C4<1>;
L_0x2214890 .delay 1 (20000,20000,20000) L_0x2214890/d;
L_0x2214a50/d .functor OR 1, L_0x22144c0, L_0x2214580, L_0x2214730, L_0x2214890;
L_0x2214a50 .delay 1 (40000,40000,40000) L_0x2214a50/d;
v0x2158b70_0 .net "A0andA1", 0 0, L_0x2213f60;  1 drivers
v0x2158c30_0 .net "A0andnotA1", 0 0, L_0x22140f0;  1 drivers
v0x2158cf0_0 .net "addr0", 0 0, v0x2158590_0;  alias, 1 drivers
v0x2158dc0_0 .net "addr1", 0 0, v0x2158650_0;  alias, 1 drivers
v0x2158e90_0 .net "in0", 0 0, L_0x2213040;  alias, 1 drivers
v0x2158f80_0 .net "in0and", 0 0, L_0x22144c0;  1 drivers
v0x2159020_0 .net "in1", 0 0, L_0x2213870;  alias, 1 drivers
v0x21590c0_0 .net "in1and", 0 0, L_0x2214580;  1 drivers
v0x2159180_0 .net "in2", 0 0, L_0x22139d0;  alias, 1 drivers
v0x21592d0_0 .net "in2and", 0 0, L_0x2214730;  1 drivers
v0x2159390_0 .net "in3", 0 0, L_0x2213ba0;  alias, 1 drivers
v0x2159450_0 .net "in3and", 0 0, L_0x2214890;  1 drivers
v0x2159510_0 .net "notA0", 0 0, L_0x2156fb0;  1 drivers
v0x21595d0_0 .net "notA0andA1", 0 0, L_0x2214200;  1 drivers
v0x2159690_0 .net "notA0andnotA1", 0 0, L_0x2214360;  1 drivers
v0x2159750_0 .net "notA1", 0 0, L_0x2213e00;  1 drivers
v0x2159810_0 .net "out", 0 0, L_0x2214a50;  alias, 1 drivers
S_0x215adc0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x2157d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2214d80/d .functor NOT 1, L_0x2215000, C4<0>, C4<0>, C4<0>;
L_0x2214d80 .delay 1 (10000,10000,10000) L_0x2214d80/d;
L_0x22150a0/d .functor NOT 1, L_0x2215160, C4<0>, C4<0>, C4<0>;
L_0x22150a0 .delay 1 (10000,10000,10000) L_0x22150a0/d;
L_0x22152c0/d .functor AND 1, L_0x2215420, L_0x2214d80, L_0x22150a0, C4<1>;
L_0x22152c0 .delay 1 (30000,30000,30000) L_0x22152c0/d;
L_0x2215580/d .functor XOR 1, L_0x22152c0, L_0x22176b0, C4<0>, C4<0>;
L_0x2215580 .delay 1 (20000,20000,20000) L_0x2215580/d;
L_0x2215690/d .functor XOR 1, L_0x2217550, L_0x2215580, C4<0>, C4<0>;
L_0x2215690 .delay 1 (20000,20000,20000) L_0x2215690/d;
L_0x22157f0/d .functor XOR 1, L_0x2215690, L_0x2213550, C4<0>, C4<0>;
L_0x22157f0 .delay 1 (20000,20000,20000) L_0x22157f0/d;
L_0x22159e0/d .functor AND 1, L_0x2217550, L_0x22176b0, C4<1>, C4<1>;
L_0x22159e0 .delay 1 (20000,20000,20000) L_0x22159e0/d;
L_0x2215b90/d .functor AND 1, L_0x2213550, L_0x2215690, C4<1>, C4<1>;
L_0x2215b90 .delay 1 (20000,20000,20000) L_0x2215b90/d;
L_0x2215d40/d .functor OR 1, L_0x22159e0, L_0x2215b90, C4<0>, C4<0>;
L_0x2215d40 .delay 1 (20000,20000,20000) L_0x2215d40/d;
L_0x2215ea0/d .functor OR 1, L_0x2217550, L_0x22176b0, C4<0>, C4<0>;
L_0x2215ea0 .delay 1 (20000,20000,20000) L_0x2215ea0/d;
L_0x2216060/d .functor XOR 1, v0x215b5f0_0, L_0x2215ea0, C4<0>, C4<0>;
L_0x2216060 .delay 1 (20000,20000,20000) L_0x2216060/d;
L_0x22161c0/d .functor XOR 1, v0x215b5f0_0, L_0x22159e0, C4<0>, C4<0>;
L_0x22161c0 .delay 1 (20000,20000,20000) L_0x22161c0/d;
L_0x2216390/d .functor XOR 1, L_0x2217550, L_0x22176b0, C4<0>, C4<0>;
L_0x2216390 .delay 1 (20000,20000,20000) L_0x2216390/d;
v0x215c910_0 .net "AB", 0 0, L_0x22159e0;  1 drivers
v0x215c9f0_0 .net "AorB", 0 0, L_0x2215ea0;  1 drivers
v0x215cab0_0 .net "AxorB", 0 0, L_0x2216390;  1 drivers
v0x215cb80_0 .net "AxorB2", 0 0, L_0x2215690;  1 drivers
v0x215cc20_0 .net "AxorBC", 0 0, L_0x2215b90;  1 drivers
v0x215ccc0_0 .net *"_s1", 0 0, L_0x2215000;  1 drivers
v0x215cda0_0 .net *"_s3", 0 0, L_0x2215160;  1 drivers
v0x215ce80_0 .net *"_s5", 0 0, L_0x2215420;  1 drivers
v0x215cf60_0 .net "a", 0 0, L_0x2217550;  1 drivers
v0x215d0b0_0 .net "address0", 0 0, v0x215b4b0_0;  1 drivers
v0x215d150_0 .net "address1", 0 0, v0x215b550_0;  1 drivers
v0x215d240_0 .net "b", 0 0, L_0x22176b0;  1 drivers
v0x215d300_0 .net "carryin", 0 0, L_0x2213550;  alias, 1 drivers
v0x215d3a0_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x215d4d0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x215d570_0 .net "invert", 0 0, v0x215b5f0_0;  1 drivers
v0x215d610_0 .net "nandand", 0 0, L_0x22161c0;  1 drivers
v0x215d7c0_0 .net "newB", 0 0, L_0x2215580;  1 drivers
v0x215d860_0 .net "noror", 0 0, L_0x2216060;  1 drivers
v0x215d900_0 .net "notControl1", 0 0, L_0x2214d80;  1 drivers
v0x215d9a0_0 .net "notControl2", 0 0, L_0x22150a0;  1 drivers
v0x215da40_0 .net "subtract", 0 0, L_0x22152c0;  1 drivers
v0x215dae0_0 .net "sum", 0 0, L_0x22172c0;  1 drivers
v0x215db80_0 .net "sumval", 0 0, L_0x22157f0;  1 drivers
L_0x2215000 .part v0x21ace70_0, 1, 1;
L_0x2215160 .part v0x21ace70_0, 2, 1;
L_0x2215420 .part v0x21ace70_0, 0, 1;
S_0x215b050 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x215adc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x215b2c0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x215b4b0_0 .var "address0", 0 0;
v0x215b550_0 .var "address1", 0 0;
v0x215b5f0_0 .var "invert", 0 0;
S_0x215b720 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x215adc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22165f0/d .functor NOT 1, v0x215b4b0_0, C4<0>, C4<0>, C4<0>;
L_0x22165f0 .delay 1 (10000,10000,10000) L_0x22165f0/d;
L_0x2216660/d .functor NOT 1, v0x215b550_0, C4<0>, C4<0>, C4<0>;
L_0x2216660 .delay 1 (10000,10000,10000) L_0x2216660/d;
L_0x2216720/d .functor AND 1, v0x215b4b0_0, v0x215b550_0, C4<1>, C4<1>;
L_0x2216720 .delay 1 (20000,20000,20000) L_0x2216720/d;
L_0x2216910/d .functor AND 1, v0x215b4b0_0, L_0x2216660, C4<1>, C4<1>;
L_0x2216910 .delay 1 (20000,20000,20000) L_0x2216910/d;
L_0x2216a20/d .functor AND 1, L_0x22165f0, v0x215b550_0, C4<1>, C4<1>;
L_0x2216a20 .delay 1 (20000,20000,20000) L_0x2216a20/d;
L_0x2216b80/d .functor AND 1, L_0x22165f0, L_0x2216660, C4<1>, C4<1>;
L_0x2216b80 .delay 1 (20000,20000,20000) L_0x2216b80/d;
L_0x2216ce0/d .functor AND 1, L_0x22157f0, L_0x2216b80, C4<1>, C4<1>;
L_0x2216ce0 .delay 1 (20000,20000,20000) L_0x2216ce0/d;
L_0x2216df0/d .functor AND 1, L_0x2216060, L_0x2216910, C4<1>, C4<1>;
L_0x2216df0 .delay 1 (20000,20000,20000) L_0x2216df0/d;
L_0x2216fa0/d .functor AND 1, L_0x22161c0, L_0x2216a20, C4<1>, C4<1>;
L_0x2216fa0 .delay 1 (20000,20000,20000) L_0x2216fa0/d;
L_0x2217100/d .functor AND 1, L_0x2216390, L_0x2216720, C4<1>, C4<1>;
L_0x2217100 .delay 1 (20000,20000,20000) L_0x2217100/d;
L_0x22172c0/d .functor OR 1, L_0x2216ce0, L_0x2216df0, L_0x2216fa0, L_0x2217100;
L_0x22172c0 .delay 1 (40000,40000,40000) L_0x22172c0/d;
v0x215ba00_0 .net "A0andA1", 0 0, L_0x2216720;  1 drivers
v0x215bac0_0 .net "A0andnotA1", 0 0, L_0x2216910;  1 drivers
v0x215bb80_0 .net "addr0", 0 0, v0x215b4b0_0;  alias, 1 drivers
v0x215bc50_0 .net "addr1", 0 0, v0x215b550_0;  alias, 1 drivers
v0x215bd20_0 .net "in0", 0 0, L_0x22157f0;  alias, 1 drivers
v0x215be10_0 .net "in0and", 0 0, L_0x2216ce0;  1 drivers
v0x215beb0_0 .net "in1", 0 0, L_0x2216060;  alias, 1 drivers
v0x215bf50_0 .net "in1and", 0 0, L_0x2216df0;  1 drivers
v0x215c010_0 .net "in2", 0 0, L_0x22161c0;  alias, 1 drivers
v0x215c160_0 .net "in2and", 0 0, L_0x2216fa0;  1 drivers
v0x215c220_0 .net "in3", 0 0, L_0x2216390;  alias, 1 drivers
v0x215c2e0_0 .net "in3and", 0 0, L_0x2217100;  1 drivers
v0x215c3a0_0 .net "notA0", 0 0, L_0x22165f0;  1 drivers
v0x215c460_0 .net "notA0andA1", 0 0, L_0x2216a20;  1 drivers
v0x215c520_0 .net "notA0andnotA1", 0 0, L_0x2216b80;  1 drivers
v0x215c5e0_0 .net "notA1", 0 0, L_0x2216660;  1 drivers
v0x215c6a0_0 .net "out", 0 0, L_0x22172c0;  alias, 1 drivers
S_0x215dd90 .scope generate, "genblock[5]" "genblock[5]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x215dfa0 .param/l "i" 0 3 30, +C4<0101>;
v0x2163c40_0 .net "carryout2", 0 0, L_0x22185d0;  1 drivers
S_0x215e060 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x215dd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2217750/d .functor NOT 1, L_0x2217810, C4<0>, C4<0>, C4<0>;
L_0x2217750 .delay 1 (10000,10000,10000) L_0x2217750/d;
L_0x2217970/d .functor NOT 1, L_0x2217a30, C4<0>, C4<0>, C4<0>;
L_0x2217970 .delay 1 (10000,10000,10000) L_0x2217970/d;
L_0x2217b90/d .functor AND 1, L_0x2217cf0, L_0x2217750, L_0x2217970, C4<1>;
L_0x2217b90 .delay 1 (30000,30000,30000) L_0x2217b90/d;
L_0x2217e50/d .functor XOR 1, L_0x2217b90, L_0x2219f80, C4<0>, C4<0>;
L_0x2217e50 .delay 1 (20000,20000,20000) L_0x2217e50/d;
L_0x2217f60/d .functor XOR 1, L_0x2219e20, L_0x2217e50, C4<0>, C4<0>;
L_0x2217f60 .delay 1 (20000,20000,20000) L_0x2217f60/d;
L_0x22180c0/d .functor XOR 1, L_0x2217f60, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x22180c0 .delay 1 (20000,20000,20000) L_0x22180c0/d;
L_0x2218270/d .functor AND 1, L_0x2219e20, L_0x2219f80, C4<1>, C4<1>;
L_0x2218270 .delay 1 (20000,20000,20000) L_0x2218270/d;
L_0x2218420/d .functor AND 1, RS_0x7feee6773798, L_0x2217f60, C4<1>, C4<1>;
L_0x2218420 .delay 1 (20000,20000,20000) L_0x2218420/d;
L_0x22185d0/d .functor OR 1, L_0x2218270, L_0x2218420, C4<0>, C4<0>;
L_0x22185d0 .delay 1 (20000,20000,20000) L_0x22185d0/d;
L_0x2218730/d .functor OR 1, L_0x2219e20, L_0x2219f80, C4<0>, C4<0>;
L_0x2218730 .delay 1 (20000,20000,20000) L_0x2218730/d;
L_0x22188f0/d .functor XOR 1, v0x215e7a0_0, L_0x2218730, C4<0>, C4<0>;
L_0x22188f0 .delay 1 (20000,20000,20000) L_0x22188f0/d;
L_0x2218a50/d .functor XOR 1, v0x215e7a0_0, L_0x2218270, C4<0>, C4<0>;
L_0x2218a50 .delay 1 (20000,20000,20000) L_0x2218a50/d;
L_0x2218c20/d .functor XOR 1, L_0x2219e20, L_0x2219f80, C4<0>, C4<0>;
L_0x2218c20 .delay 1 (20000,20000,20000) L_0x2218c20/d;
v0x215fb00_0 .net "AB", 0 0, L_0x2218270;  1 drivers
v0x215fbe0_0 .net "AorB", 0 0, L_0x2218730;  1 drivers
v0x215fca0_0 .net "AxorB", 0 0, L_0x2218c20;  1 drivers
v0x215fd70_0 .net "AxorB2", 0 0, L_0x2217f60;  1 drivers
v0x215fe10_0 .net "AxorBC", 0 0, L_0x2218420;  1 drivers
v0x215feb0_0 .net *"_s1", 0 0, L_0x2217810;  1 drivers
v0x215ff90_0 .net *"_s3", 0 0, L_0x2217a30;  1 drivers
v0x2160070_0 .net *"_s5", 0 0, L_0x2217cf0;  1 drivers
v0x2160150_0 .net "a", 0 0, L_0x2219e20;  1 drivers
v0x21602a0_0 .net "address0", 0 0, v0x215e610_0;  1 drivers
v0x2160340_0 .net "address1", 0 0, v0x215e6d0_0;  1 drivers
v0x2160430_0 .net "b", 0 0, L_0x2219f80;  1 drivers
v0x21604f0_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2160590_0 .net "carryout", 0 0, L_0x22185d0;  alias, 1 drivers
v0x2160650_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2160710_0 .net "invert", 0 0, v0x215e7a0_0;  1 drivers
v0x21607b0_0 .net "nandand", 0 0, L_0x2218a50;  1 drivers
v0x2160960_0 .net "newB", 0 0, L_0x2217e50;  1 drivers
v0x2160a00_0 .net "noror", 0 0, L_0x22188f0;  1 drivers
v0x2160aa0_0 .net "notControl1", 0 0, L_0x2217750;  1 drivers
v0x2160b40_0 .net "notControl2", 0 0, L_0x2217970;  1 drivers
v0x2160be0_0 .net "subtract", 0 0, L_0x2217b90;  1 drivers
v0x2160c80_0 .net "sum", 0 0, L_0x2219b90;  1 drivers
v0x2160d20_0 .net "sumval", 0 0, L_0x22180c0;  1 drivers
L_0x2217810 .part v0x21ace70_0, 1, 1;
L_0x2217a30 .part v0x21ace70_0, 2, 1;
L_0x2217cf0 .part v0x21ace70_0, 0, 1;
S_0x215e2d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x215e060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x215e530_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x215e610_0 .var "address0", 0 0;
v0x215e6d0_0 .var "address1", 0 0;
v0x215e7a0_0 .var "invert", 0 0;
S_0x215e910 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x215e060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2218e80/d .functor NOT 1, v0x215e610_0, C4<0>, C4<0>, C4<0>;
L_0x2218e80 .delay 1 (10000,10000,10000) L_0x2218e80/d;
L_0x2218ef0/d .functor NOT 1, v0x215e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2218ef0 .delay 1 (10000,10000,10000) L_0x2218ef0/d;
L_0x2219050/d .functor AND 1, v0x215e610_0, v0x215e6d0_0, C4<1>, C4<1>;
L_0x2219050 .delay 1 (20000,20000,20000) L_0x2219050/d;
L_0x22191e0/d .functor AND 1, v0x215e610_0, L_0x2218ef0, C4<1>, C4<1>;
L_0x22191e0 .delay 1 (20000,20000,20000) L_0x22191e0/d;
L_0x22192f0/d .functor AND 1, L_0x2218e80, v0x215e6d0_0, C4<1>, C4<1>;
L_0x22192f0 .delay 1 (20000,20000,20000) L_0x22192f0/d;
L_0x2219450/d .functor AND 1, L_0x2218e80, L_0x2218ef0, C4<1>, C4<1>;
L_0x2219450 .delay 1 (20000,20000,20000) L_0x2219450/d;
L_0x22195b0/d .functor AND 1, L_0x22180c0, L_0x2219450, C4<1>, C4<1>;
L_0x22195b0 .delay 1 (20000,20000,20000) L_0x22195b0/d;
L_0x22196c0/d .functor AND 1, L_0x22188f0, L_0x22191e0, C4<1>, C4<1>;
L_0x22196c0 .delay 1 (20000,20000,20000) L_0x22196c0/d;
L_0x2219870/d .functor AND 1, L_0x2218a50, L_0x22192f0, C4<1>, C4<1>;
L_0x2219870 .delay 1 (20000,20000,20000) L_0x2219870/d;
L_0x22199d0/d .functor AND 1, L_0x2218c20, L_0x2219050, C4<1>, C4<1>;
L_0x22199d0 .delay 1 (20000,20000,20000) L_0x22199d0/d;
L_0x2219b90/d .functor OR 1, L_0x22195b0, L_0x22196c0, L_0x2219870, L_0x22199d0;
L_0x2219b90 .delay 1 (40000,40000,40000) L_0x2219b90/d;
v0x215ebf0_0 .net "A0andA1", 0 0, L_0x2219050;  1 drivers
v0x215ecb0_0 .net "A0andnotA1", 0 0, L_0x22191e0;  1 drivers
v0x215ed70_0 .net "addr0", 0 0, v0x215e610_0;  alias, 1 drivers
v0x215ee40_0 .net "addr1", 0 0, v0x215e6d0_0;  alias, 1 drivers
v0x215ef10_0 .net "in0", 0 0, L_0x22180c0;  alias, 1 drivers
v0x215f000_0 .net "in0and", 0 0, L_0x22195b0;  1 drivers
v0x215f0a0_0 .net "in1", 0 0, L_0x22188f0;  alias, 1 drivers
v0x215f140_0 .net "in1and", 0 0, L_0x22196c0;  1 drivers
v0x215f200_0 .net "in2", 0 0, L_0x2218a50;  alias, 1 drivers
v0x215f350_0 .net "in2and", 0 0, L_0x2219870;  1 drivers
v0x215f410_0 .net "in3", 0 0, L_0x2218c20;  alias, 1 drivers
v0x215f4d0_0 .net "in3and", 0 0, L_0x22199d0;  1 drivers
v0x215f590_0 .net "notA0", 0 0, L_0x2218e80;  1 drivers
v0x215f650_0 .net "notA0andA1", 0 0, L_0x22192f0;  1 drivers
v0x215f710_0 .net "notA0andnotA1", 0 0, L_0x2219450;  1 drivers
v0x215f7d0_0 .net "notA1", 0 0, L_0x2218ef0;  1 drivers
v0x215f890_0 .net "out", 0 0, L_0x2219b90;  alias, 1 drivers
S_0x2160e40 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x215dd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x221a020/d .functor NOT 1, L_0x221a090, C4<0>, C4<0>, C4<0>;
L_0x221a020 .delay 1 (10000,10000,10000) L_0x221a020/d;
L_0x221a1f0/d .functor NOT 1, L_0x221a2b0, C4<0>, C4<0>, C4<0>;
L_0x221a1f0 .delay 1 (10000,10000,10000) L_0x221a1f0/d;
L_0x221a410/d .functor AND 1, L_0x221a570, L_0x221a020, L_0x221a1f0, C4<1>;
L_0x221a410 .delay 1 (30000,30000,30000) L_0x221a410/d;
L_0x221a6d0/d .functor XOR 1, L_0x221a410, L_0x221c770, C4<0>, C4<0>;
L_0x221a6d0 .delay 1 (20000,20000,20000) L_0x221a6d0/d;
L_0x221a7e0/d .functor XOR 1, L_0x221c610, L_0x221a6d0, C4<0>, C4<0>;
L_0x221a7e0 .delay 1 (20000,20000,20000) L_0x221a7e0/d;
L_0x221a940/d .functor XOR 1, L_0x221a7e0, L_0x22185d0, C4<0>, C4<0>;
L_0x221a940 .delay 1 (20000,20000,20000) L_0x221a940/d;
L_0x221ab30/d .functor AND 1, L_0x221c610, L_0x221c770, C4<1>, C4<1>;
L_0x221ab30 .delay 1 (20000,20000,20000) L_0x221ab30/d;
L_0x221ace0/d .functor AND 1, L_0x22185d0, L_0x221a7e0, C4<1>, C4<1>;
L_0x221ace0 .delay 1 (20000,20000,20000) L_0x221ace0/d;
L_0x221ae40/d .functor OR 1, L_0x221ab30, L_0x221ace0, C4<0>, C4<0>;
L_0x221ae40 .delay 1 (20000,20000,20000) L_0x221ae40/d;
L_0x221afa0/d .functor OR 1, L_0x221c610, L_0x221c770, C4<0>, C4<0>;
L_0x221afa0 .delay 1 (20000,20000,20000) L_0x221afa0/d;
L_0x221b100/d .functor XOR 1, v0x21615b0_0, L_0x221afa0, C4<0>, C4<0>;
L_0x221b100 .delay 1 (20000,20000,20000) L_0x221b100/d;
L_0x221b2b0/d .functor XOR 1, v0x21615b0_0, L_0x221ab30, C4<0>, C4<0>;
L_0x221b2b0 .delay 1 (20000,20000,20000) L_0x221b2b0/d;
L_0x221b480/d .functor XOR 1, L_0x221c610, L_0x221c770, C4<0>, C4<0>;
L_0x221b480 .delay 1 (20000,20000,20000) L_0x221b480/d;
v0x2162910_0 .net "AB", 0 0, L_0x221ab30;  1 drivers
v0x21629f0_0 .net "AorB", 0 0, L_0x221afa0;  1 drivers
v0x2162ab0_0 .net "AxorB", 0 0, L_0x221b480;  1 drivers
v0x2162b80_0 .net "AxorB2", 0 0, L_0x221a7e0;  1 drivers
v0x2162c20_0 .net "AxorBC", 0 0, L_0x221ace0;  1 drivers
v0x2162cc0_0 .net *"_s1", 0 0, L_0x221a090;  1 drivers
v0x2162da0_0 .net *"_s3", 0 0, L_0x221a2b0;  1 drivers
v0x2162e80_0 .net *"_s5", 0 0, L_0x221a570;  1 drivers
v0x2162f60_0 .net "a", 0 0, L_0x221c610;  1 drivers
v0x21630b0_0 .net "address0", 0 0, v0x2161420_0;  1 drivers
v0x2163150_0 .net "address1", 0 0, v0x21614e0_0;  1 drivers
v0x2163240_0 .net "b", 0 0, L_0x221c770;  1 drivers
v0x2163300_0 .net "carryin", 0 0, L_0x22185d0;  alias, 1 drivers
v0x21633a0_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2163440_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21634e0_0 .net "invert", 0 0, v0x21615b0_0;  1 drivers
v0x2163580_0 .net "nandand", 0 0, L_0x221b2b0;  1 drivers
v0x2163730_0 .net "newB", 0 0, L_0x221a6d0;  1 drivers
v0x21637d0_0 .net "noror", 0 0, L_0x221b100;  1 drivers
v0x2163870_0 .net "notControl1", 0 0, L_0x221a020;  1 drivers
v0x2163910_0 .net "notControl2", 0 0, L_0x221a1f0;  1 drivers
v0x21639b0_0 .net "subtract", 0 0, L_0x221a410;  1 drivers
v0x2163a50_0 .net "sum", 0 0, L_0x221c380;  1 drivers
v0x2163af0_0 .net "sumval", 0 0, L_0x221a940;  1 drivers
L_0x221a090 .part v0x21ace70_0, 1, 1;
L_0x221a2b0 .part v0x21ace70_0, 2, 1;
L_0x221a570 .part v0x21ace70_0, 0, 1;
S_0x21610d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2160e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2161340_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2161420_0 .var "address0", 0 0;
v0x21614e0_0 .var "address1", 0 0;
v0x21615b0_0 .var "invert", 0 0;
S_0x2161720 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2160e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x21601f0/d .functor NOT 1, v0x2161420_0, C4<0>, C4<0>, C4<0>;
L_0x21601f0 .delay 1 (10000,10000,10000) L_0x21601f0/d;
L_0x221b6e0/d .functor NOT 1, v0x21614e0_0, C4<0>, C4<0>, C4<0>;
L_0x221b6e0 .delay 1 (10000,10000,10000) L_0x221b6e0/d;
L_0x221b840/d .functor AND 1, v0x2161420_0, v0x21614e0_0, C4<1>, C4<1>;
L_0x221b840 .delay 1 (20000,20000,20000) L_0x221b840/d;
L_0x221b9d0/d .functor AND 1, v0x2161420_0, L_0x221b6e0, C4<1>, C4<1>;
L_0x221b9d0 .delay 1 (20000,20000,20000) L_0x221b9d0/d;
L_0x221bae0/d .functor AND 1, L_0x21601f0, v0x21614e0_0, C4<1>, C4<1>;
L_0x221bae0 .delay 1 (20000,20000,20000) L_0x221bae0/d;
L_0x221bc40/d .functor AND 1, L_0x21601f0, L_0x221b6e0, C4<1>, C4<1>;
L_0x221bc40 .delay 1 (20000,20000,20000) L_0x221bc40/d;
L_0x221bda0/d .functor AND 1, L_0x221a940, L_0x221bc40, C4<1>, C4<1>;
L_0x221bda0 .delay 1 (20000,20000,20000) L_0x221bda0/d;
L_0x221beb0/d .functor AND 1, L_0x221b100, L_0x221b9d0, C4<1>, C4<1>;
L_0x221beb0 .delay 1 (20000,20000,20000) L_0x221beb0/d;
L_0x221c060/d .functor AND 1, L_0x221b2b0, L_0x221bae0, C4<1>, C4<1>;
L_0x221c060 .delay 1 (20000,20000,20000) L_0x221c060/d;
L_0x221c1c0/d .functor AND 1, L_0x221b480, L_0x221b840, C4<1>, C4<1>;
L_0x221c1c0 .delay 1 (20000,20000,20000) L_0x221c1c0/d;
L_0x221c380/d .functor OR 1, L_0x221bda0, L_0x221beb0, L_0x221c060, L_0x221c1c0;
L_0x221c380 .delay 1 (40000,40000,40000) L_0x221c380/d;
v0x2161a00_0 .net "A0andA1", 0 0, L_0x221b840;  1 drivers
v0x2161ac0_0 .net "A0andnotA1", 0 0, L_0x221b9d0;  1 drivers
v0x2161b80_0 .net "addr0", 0 0, v0x2161420_0;  alias, 1 drivers
v0x2161c50_0 .net "addr1", 0 0, v0x21614e0_0;  alias, 1 drivers
v0x2161d20_0 .net "in0", 0 0, L_0x221a940;  alias, 1 drivers
v0x2161e10_0 .net "in0and", 0 0, L_0x221bda0;  1 drivers
v0x2161eb0_0 .net "in1", 0 0, L_0x221b100;  alias, 1 drivers
v0x2161f50_0 .net "in1and", 0 0, L_0x221beb0;  1 drivers
v0x2162010_0 .net "in2", 0 0, L_0x221b2b0;  alias, 1 drivers
v0x2162160_0 .net "in2and", 0 0, L_0x221c060;  1 drivers
v0x2162220_0 .net "in3", 0 0, L_0x221b480;  alias, 1 drivers
v0x21622e0_0 .net "in3and", 0 0, L_0x221c1c0;  1 drivers
v0x21623a0_0 .net "notA0", 0 0, L_0x21601f0;  1 drivers
v0x2162460_0 .net "notA0andA1", 0 0, L_0x221bae0;  1 drivers
v0x2162520_0 .net "notA0andnotA1", 0 0, L_0x221bc40;  1 drivers
v0x21625e0_0 .net "notA1", 0 0, L_0x221b6e0;  1 drivers
v0x21626a0_0 .net "out", 0 0, L_0x221c380;  alias, 1 drivers
S_0x2163d50 .scope generate, "genblock[7]" "genblock[7]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x2163fb0 .param/l "i" 0 3 30, +C4<0111>;
v0x2169da0_0 .net "carryout2", 0 0, L_0x221d620;  1 drivers
S_0x2164070 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x2163d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x221c6b0/d .functor NOT 1, L_0x221c860, C4<0>, C4<0>, C4<0>;
L_0x221c6b0 .delay 1 (10000,10000,10000) L_0x221c6b0/d;
L_0x221c9c0/d .functor NOT 1, L_0x221ca80, C4<0>, C4<0>, C4<0>;
L_0x221c9c0 .delay 1 (10000,10000,10000) L_0x221c9c0/d;
L_0x221cbe0/d .functor AND 1, L_0x221cd40, L_0x221c6b0, L_0x221c9c0, C4<1>;
L_0x221cbe0 .delay 1 (30000,30000,30000) L_0x221cbe0/d;
L_0x221cea0/d .functor XOR 1, L_0x221cbe0, L_0x221f0e0, C4<0>, C4<0>;
L_0x221cea0 .delay 1 (20000,20000,20000) L_0x221cea0/d;
L_0x221cfb0/d .functor XOR 1, L_0x221ee70, L_0x221cea0, C4<0>, C4<0>;
L_0x221cfb0 .delay 1 (20000,20000,20000) L_0x221cfb0/d;
L_0x221d110/d .functor XOR 1, L_0x221cfb0, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x221d110 .delay 1 (20000,20000,20000) L_0x221d110/d;
L_0x221d2c0/d .functor AND 1, L_0x221ee70, L_0x221f0e0, C4<1>, C4<1>;
L_0x221d2c0 .delay 1 (20000,20000,20000) L_0x221d2c0/d;
L_0x221d470/d .functor AND 1, RS_0x7feee6773798, L_0x221cfb0, C4<1>, C4<1>;
L_0x221d470 .delay 1 (20000,20000,20000) L_0x221d470/d;
L_0x221d620/d .functor OR 1, L_0x221d2c0, L_0x221d470, C4<0>, C4<0>;
L_0x221d620 .delay 1 (20000,20000,20000) L_0x221d620/d;
L_0x221d780/d .functor OR 1, L_0x221ee70, L_0x221f0e0, C4<0>, C4<0>;
L_0x221d780 .delay 1 (20000,20000,20000) L_0x221d780/d;
L_0x221d940/d .functor XOR 1, v0x2164780_0, L_0x221d780, C4<0>, C4<0>;
L_0x221d940 .delay 1 (20000,20000,20000) L_0x221d940/d;
L_0x221daa0/d .functor XOR 1, v0x2164780_0, L_0x221d2c0, C4<0>, C4<0>;
L_0x221daa0 .delay 1 (20000,20000,20000) L_0x221daa0/d;
L_0x221dc70/d .functor XOR 1, L_0x221ee70, L_0x221f0e0, C4<0>, C4<0>;
L_0x221dc70 .delay 1 (20000,20000,20000) L_0x221dc70/d;
v0x2165ae0_0 .net "AB", 0 0, L_0x221d2c0;  1 drivers
v0x2165bc0_0 .net "AorB", 0 0, L_0x221d780;  1 drivers
v0x2165c80_0 .net "AxorB", 0 0, L_0x221dc70;  1 drivers
v0x2165d50_0 .net "AxorB2", 0 0, L_0x221cfb0;  1 drivers
v0x2165df0_0 .net "AxorBC", 0 0, L_0x221d470;  1 drivers
v0x2165e90_0 .net *"_s1", 0 0, L_0x221c860;  1 drivers
v0x2165f70_0 .net *"_s3", 0 0, L_0x221ca80;  1 drivers
v0x2166050_0 .net *"_s5", 0 0, L_0x221cd40;  1 drivers
v0x2166130_0 .net "a", 0 0, L_0x221ee70;  1 drivers
v0x2166280_0 .net "address0", 0 0, v0x2164620_0;  1 drivers
v0x2166320_0 .net "address1", 0 0, v0x21646e0_0;  1 drivers
v0x2166410_0 .net "b", 0 0, L_0x221f0e0;  1 drivers
v0x21664d0_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2166570_0 .net "carryout", 0 0, L_0x221d620;  alias, 1 drivers
v0x2166630_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21666f0_0 .net "invert", 0 0, v0x2164780_0;  1 drivers
v0x2166790_0 .net "nandand", 0 0, L_0x221daa0;  1 drivers
v0x2166940_0 .net "newB", 0 0, L_0x221cea0;  1 drivers
v0x21669e0_0 .net "noror", 0 0, L_0x221d940;  1 drivers
v0x2166a80_0 .net "notControl1", 0 0, L_0x221c6b0;  1 drivers
v0x2166b20_0 .net "notControl2", 0 0, L_0x221c9c0;  1 drivers
v0x2166bc0_0 .net "subtract", 0 0, L_0x221cbe0;  1 drivers
v0x2166c60_0 .net "sum", 0 0, L_0x221ebe0;  1 drivers
v0x2166d00_0 .net "sumval", 0 0, L_0x221d110;  1 drivers
L_0x221c860 .part v0x21ace70_0, 1, 1;
L_0x221ca80 .part v0x21ace70_0, 2, 1;
L_0x221cd40 .part v0x21ace70_0, 0, 1;
S_0x21642e0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2164070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2164540_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2164620_0 .var "address0", 0 0;
v0x21646e0_0 .var "address1", 0 0;
v0x2164780_0 .var "invert", 0 0;
S_0x21648f0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2164070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x221ded0/d .functor NOT 1, v0x2164620_0, C4<0>, C4<0>, C4<0>;
L_0x221ded0 .delay 1 (10000,10000,10000) L_0x221ded0/d;
L_0x221df40/d .functor NOT 1, v0x21646e0_0, C4<0>, C4<0>, C4<0>;
L_0x221df40 .delay 1 (10000,10000,10000) L_0x221df40/d;
L_0x221e0a0/d .functor AND 1, v0x2164620_0, v0x21646e0_0, C4<1>, C4<1>;
L_0x221e0a0 .delay 1 (20000,20000,20000) L_0x221e0a0/d;
L_0x221e230/d .functor AND 1, v0x2164620_0, L_0x221df40, C4<1>, C4<1>;
L_0x221e230 .delay 1 (20000,20000,20000) L_0x221e230/d;
L_0x221e340/d .functor AND 1, L_0x221ded0, v0x21646e0_0, C4<1>, C4<1>;
L_0x221e340 .delay 1 (20000,20000,20000) L_0x221e340/d;
L_0x221e4a0/d .functor AND 1, L_0x221ded0, L_0x221df40, C4<1>, C4<1>;
L_0x221e4a0 .delay 1 (20000,20000,20000) L_0x221e4a0/d;
L_0x221e600/d .functor AND 1, L_0x221d110, L_0x221e4a0, C4<1>, C4<1>;
L_0x221e600 .delay 1 (20000,20000,20000) L_0x221e600/d;
L_0x221e710/d .functor AND 1, L_0x221d940, L_0x221e230, C4<1>, C4<1>;
L_0x221e710 .delay 1 (20000,20000,20000) L_0x221e710/d;
L_0x221e8c0/d .functor AND 1, L_0x221daa0, L_0x221e340, C4<1>, C4<1>;
L_0x221e8c0 .delay 1 (20000,20000,20000) L_0x221e8c0/d;
L_0x221ea20/d .functor AND 1, L_0x221dc70, L_0x221e0a0, C4<1>, C4<1>;
L_0x221ea20 .delay 1 (20000,20000,20000) L_0x221ea20/d;
L_0x221ebe0/d .functor OR 1, L_0x221e600, L_0x221e710, L_0x221e8c0, L_0x221ea20;
L_0x221ebe0 .delay 1 (40000,40000,40000) L_0x221ebe0/d;
v0x2164bd0_0 .net "A0andA1", 0 0, L_0x221e0a0;  1 drivers
v0x2164c90_0 .net "A0andnotA1", 0 0, L_0x221e230;  1 drivers
v0x2164d50_0 .net "addr0", 0 0, v0x2164620_0;  alias, 1 drivers
v0x2164e20_0 .net "addr1", 0 0, v0x21646e0_0;  alias, 1 drivers
v0x2164ef0_0 .net "in0", 0 0, L_0x221d110;  alias, 1 drivers
v0x2164fe0_0 .net "in0and", 0 0, L_0x221e600;  1 drivers
v0x2165080_0 .net "in1", 0 0, L_0x221d940;  alias, 1 drivers
v0x2165120_0 .net "in1and", 0 0, L_0x221e710;  1 drivers
v0x21651e0_0 .net "in2", 0 0, L_0x221daa0;  alias, 1 drivers
v0x2165330_0 .net "in2and", 0 0, L_0x221e8c0;  1 drivers
v0x21653f0_0 .net "in3", 0 0, L_0x221dc70;  alias, 1 drivers
v0x21654b0_0 .net "in3and", 0 0, L_0x221ea20;  1 drivers
v0x2165570_0 .net "notA0", 0 0, L_0x221ded0;  1 drivers
v0x2165630_0 .net "notA0andA1", 0 0, L_0x221e340;  1 drivers
v0x21656f0_0 .net "notA0andnotA1", 0 0, L_0x221e4a0;  1 drivers
v0x21657b0_0 .net "notA1", 0 0, L_0x221df40;  1 drivers
v0x2165870_0 .net "out", 0 0, L_0x221ebe0;  alias, 1 drivers
S_0x2166e20 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x2163d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2219ec0/d .functor NOT 1, L_0x221f290, C4<0>, C4<0>, C4<0>;
L_0x2219ec0 .delay 1 (10000,10000,10000) L_0x2219ec0/d;
L_0x221f330/d .functor NOT 1, L_0x221f3f0, C4<0>, C4<0>, C4<0>;
L_0x221f330 .delay 1 (10000,10000,10000) L_0x221f330/d;
L_0x221f550/d .functor AND 1, L_0x221f6b0, L_0x2219ec0, L_0x221f330, C4<1>;
L_0x221f550 .delay 1 (30000,30000,30000) L_0x221f550/d;
L_0x221f810/d .functor XOR 1, L_0x221f550, L_0x2221930, C4<0>, C4<0>;
L_0x221f810 .delay 1 (20000,20000,20000) L_0x221f810/d;
L_0x221f920/d .functor XOR 1, L_0x22217d0, L_0x221f810, C4<0>, C4<0>;
L_0x221f920 .delay 1 (20000,20000,20000) L_0x221f920/d;
L_0x221fa80/d .functor XOR 1, L_0x221f920, L_0x221d620, C4<0>, C4<0>;
L_0x221fa80 .delay 1 (20000,20000,20000) L_0x221fa80/d;
L_0x221fc70/d .functor AND 1, L_0x22217d0, L_0x2221930, C4<1>, C4<1>;
L_0x221fc70 .delay 1 (20000,20000,20000) L_0x221fc70/d;
L_0x221fe20/d .functor AND 1, L_0x221d620, L_0x221f920, C4<1>, C4<1>;
L_0x221fe20 .delay 1 (20000,20000,20000) L_0x221fe20/d;
L_0x221ffd0/d .functor OR 1, L_0x221fc70, L_0x221fe20, C4<0>, C4<0>;
L_0x221ffd0 .delay 1 (20000,20000,20000) L_0x221ffd0/d;
L_0x2220130/d .functor OR 1, L_0x22217d0, L_0x2221930, C4<0>, C4<0>;
L_0x2220130 .delay 1 (20000,20000,20000) L_0x2220130/d;
L_0x22202f0/d .functor XOR 1, v0x21676b0_0, L_0x2220130, C4<0>, C4<0>;
L_0x22202f0 .delay 1 (20000,20000,20000) L_0x22202f0/d;
L_0x2220450/d .functor XOR 1, v0x21676b0_0, L_0x221fc70, C4<0>, C4<0>;
L_0x2220450 .delay 1 (20000,20000,20000) L_0x2220450/d;
L_0x2220620/d .functor XOR 1, L_0x22217d0, L_0x2221930, C4<0>, C4<0>;
L_0x2220620 .delay 1 (20000,20000,20000) L_0x2220620/d;
v0x21689f0_0 .net "AB", 0 0, L_0x221fc70;  1 drivers
v0x2168ad0_0 .net "AorB", 0 0, L_0x2220130;  1 drivers
v0x2168b90_0 .net "AxorB", 0 0, L_0x2220620;  1 drivers
v0x2168c60_0 .net "AxorB2", 0 0, L_0x221f920;  1 drivers
v0x2168d00_0 .net "AxorBC", 0 0, L_0x221fe20;  1 drivers
v0x2168da0_0 .net *"_s1", 0 0, L_0x221f290;  1 drivers
v0x2168e80_0 .net *"_s3", 0 0, L_0x221f3f0;  1 drivers
v0x2168f60_0 .net *"_s5", 0 0, L_0x221f6b0;  1 drivers
v0x2169040_0 .net "a", 0 0, L_0x22217d0;  1 drivers
v0x2169190_0 .net "address0", 0 0, v0x215b3a0_0;  1 drivers
v0x2169230_0 .net "address1", 0 0, v0x2167610_0;  1 drivers
v0x2169320_0 .net "b", 0 0, L_0x2221930;  1 drivers
v0x21693e0_0 .net "carryin", 0 0, L_0x221d620;  alias, 1 drivers
v0x2169480_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2169630_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21696d0_0 .net "invert", 0 0, v0x21676b0_0;  1 drivers
v0x2169770_0 .net "nandand", 0 0, L_0x2220450;  1 drivers
v0x2169920_0 .net "newB", 0 0, L_0x221f810;  1 drivers
v0x21699c0_0 .net "noror", 0 0, L_0x22202f0;  1 drivers
v0x2169a60_0 .net "notControl1", 0 0, L_0x2219ec0;  1 drivers
v0x2169b00_0 .net "notControl2", 0 0, L_0x221f330;  1 drivers
v0x2169ba0_0 .net "subtract", 0 0, L_0x221f550;  1 drivers
v0x2169c40_0 .net "sum", 0 0, L_0x2221580;  1 drivers
v0x2169ce0_0 .net "sumval", 0 0, L_0x221fa80;  1 drivers
L_0x221f290 .part v0x21ace70_0, 1, 1;
L_0x221f3f0 .part v0x21ace70_0, 2, 1;
L_0x221f6b0 .part v0x21ace70_0, 0, 1;
S_0x21670b0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2166e20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2167320_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x215b3a0_0 .var "address0", 0 0;
v0x2167610_0 .var "address1", 0 0;
v0x21676b0_0 .var "invert", 0 0;
S_0x2167800 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2166e20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2220880/d .functor NOT 1, v0x215b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2220880 .delay 1 (10000,10000,10000) L_0x2220880/d;
L_0x2220940/d .functor NOT 1, v0x2167610_0, C4<0>, C4<0>, C4<0>;
L_0x2220940 .delay 1 (10000,10000,10000) L_0x2220940/d;
L_0x2220aa0/d .functor AND 1, v0x215b3a0_0, v0x2167610_0, C4<1>, C4<1>;
L_0x2220aa0 .delay 1 (20000,20000,20000) L_0x2220aa0/d;
L_0x2220c30/d .functor AND 1, v0x215b3a0_0, L_0x2220940, C4<1>, C4<1>;
L_0x2220c30 .delay 1 (20000,20000,20000) L_0x2220c30/d;
L_0x2220d40/d .functor AND 1, L_0x2220880, v0x2167610_0, C4<1>, C4<1>;
L_0x2220d40 .delay 1 (20000,20000,20000) L_0x2220d40/d;
L_0x2220ea0/d .functor AND 1, L_0x2220880, L_0x2220940, C4<1>, C4<1>;
L_0x2220ea0 .delay 1 (20000,20000,20000) L_0x2220ea0/d;
L_0x2221000/d .functor AND 1, L_0x221fa80, L_0x2220ea0, C4<1>, C4<1>;
L_0x2221000 .delay 1 (20000,20000,20000) L_0x2221000/d;
L_0x2221110/d .functor AND 1, L_0x22202f0, L_0x2220c30, C4<1>, C4<1>;
L_0x2221110 .delay 1 (20000,20000,20000) L_0x2221110/d;
L_0x22212c0/d .functor AND 1, L_0x2220450, L_0x2220d40, C4<1>, C4<1>;
L_0x22212c0 .delay 1 (20000,20000,20000) L_0x22212c0/d;
L_0x2221420/d .functor AND 1, L_0x2220620, L_0x2220aa0, C4<1>, C4<1>;
L_0x2221420 .delay 1 (20000,20000,20000) L_0x2221420/d;
L_0x2221580/d .functor OR 1, L_0x2221000, L_0x2221110, L_0x22212c0, L_0x2221420;
L_0x2221580 .delay 1 (40000,40000,40000) L_0x2221580/d;
v0x2167ae0_0 .net "A0andA1", 0 0, L_0x2220aa0;  1 drivers
v0x2167ba0_0 .net "A0andnotA1", 0 0, L_0x2220c30;  1 drivers
v0x2167c60_0 .net "addr0", 0 0, v0x215b3a0_0;  alias, 1 drivers
v0x2167d30_0 .net "addr1", 0 0, v0x2167610_0;  alias, 1 drivers
v0x2167e00_0 .net "in0", 0 0, L_0x221fa80;  alias, 1 drivers
v0x2167ef0_0 .net "in0and", 0 0, L_0x2221000;  1 drivers
v0x2167f90_0 .net "in1", 0 0, L_0x22202f0;  alias, 1 drivers
v0x2168030_0 .net "in1and", 0 0, L_0x2221110;  1 drivers
v0x21680f0_0 .net "in2", 0 0, L_0x2220450;  alias, 1 drivers
v0x2168240_0 .net "in2and", 0 0, L_0x22212c0;  1 drivers
v0x2168300_0 .net "in3", 0 0, L_0x2220620;  alias, 1 drivers
v0x21683c0_0 .net "in3and", 0 0, L_0x2221420;  1 drivers
v0x2168480_0 .net "notA0", 0 0, L_0x2220880;  1 drivers
v0x2168540_0 .net "notA0andA1", 0 0, L_0x2220d40;  1 drivers
v0x2168600_0 .net "notA0andnotA1", 0 0, L_0x2220ea0;  1 drivers
v0x21686c0_0 .net "notA1", 0 0, L_0x2220940;  1 drivers
v0x2168780_0 .net "out", 0 0, L_0x2221580;  alias, 1 drivers
S_0x2169eb0 .scope generate, "genblock[9]" "genblock[9]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x216a080 .param/l "i" 0 3 30, +C4<01001>;
v0x216fd60_0 .net "carryout2", 0 0, L_0x22227e0;  1 drivers
S_0x216a140 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x2169eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2221870/d .functor NOT 1, L_0x2221a20, C4<0>, C4<0>, C4<0>;
L_0x2221870 .delay 1 (10000,10000,10000) L_0x2221870/d;
L_0x2221b80/d .functor NOT 1, L_0x2221c40, C4<0>, C4<0>, C4<0>;
L_0x2221b80 .delay 1 (10000,10000,10000) L_0x2221b80/d;
L_0x2221da0/d .functor AND 1, L_0x2221f00, L_0x2221870, L_0x2221b80, C4<1>;
L_0x2221da0 .delay 1 (30000,30000,30000) L_0x2221da0/d;
L_0x2222060/d .functor XOR 1, L_0x2221da0, L_0x2224140, C4<0>, C4<0>;
L_0x2222060 .delay 1 (20000,20000,20000) L_0x2222060/d;
L_0x2222170/d .functor XOR 1, L_0x2223fe0, L_0x2222060, C4<0>, C4<0>;
L_0x2222170 .delay 1 (20000,20000,20000) L_0x2222170/d;
L_0x22222d0/d .functor XOR 1, L_0x2222170, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x22222d0 .delay 1 (20000,20000,20000) L_0x22222d0/d;
L_0x2222480/d .functor AND 1, L_0x2223fe0, L_0x2224140, C4<1>, C4<1>;
L_0x2222480 .delay 1 (20000,20000,20000) L_0x2222480/d;
L_0x2222630/d .functor AND 1, RS_0x7feee6773798, L_0x2222170, C4<1>, C4<1>;
L_0x2222630 .delay 1 (20000,20000,20000) L_0x2222630/d;
L_0x22227e0/d .functor OR 1, L_0x2222480, L_0x2222630, C4<0>, C4<0>;
L_0x22227e0 .delay 1 (20000,20000,20000) L_0x22227e0/d;
L_0x2222940/d .functor OR 1, L_0x2223fe0, L_0x2224140, C4<0>, C4<0>;
L_0x2222940 .delay 1 (20000,20000,20000) L_0x2222940/d;
L_0x2222b00/d .functor XOR 1, v0x216a8c0_0, L_0x2222940, C4<0>, C4<0>;
L_0x2222b00 .delay 1 (20000,20000,20000) L_0x2222b00/d;
L_0x2222c60/d .functor XOR 1, v0x216a8c0_0, L_0x2222480, C4<0>, C4<0>;
L_0x2222c60 .delay 1 (20000,20000,20000) L_0x2222c60/d;
L_0x2222e30/d .functor XOR 1, L_0x2223fe0, L_0x2224140, C4<0>, C4<0>;
L_0x2222e30 .delay 1 (20000,20000,20000) L_0x2222e30/d;
v0x216bc20_0 .net "AB", 0 0, L_0x2222480;  1 drivers
v0x216bd00_0 .net "AorB", 0 0, L_0x2222940;  1 drivers
v0x216bdc0_0 .net "AxorB", 0 0, L_0x2222e30;  1 drivers
v0x216be90_0 .net "AxorB2", 0 0, L_0x2222170;  1 drivers
v0x216bf30_0 .net "AxorBC", 0 0, L_0x2222630;  1 drivers
v0x216bfd0_0 .net *"_s1", 0 0, L_0x2221a20;  1 drivers
v0x216c0b0_0 .net *"_s3", 0 0, L_0x2221c40;  1 drivers
v0x216c190_0 .net *"_s5", 0 0, L_0x2221f00;  1 drivers
v0x216c270_0 .net "a", 0 0, L_0x2223fe0;  1 drivers
v0x216c3c0_0 .net "address0", 0 0, v0x216a730_0;  1 drivers
v0x216c460_0 .net "address1", 0 0, v0x216a7f0_0;  1 drivers
v0x216c550_0 .net "b", 0 0, L_0x2224140;  1 drivers
v0x216c610_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x216c6b0_0 .net "carryout", 0 0, L_0x22227e0;  alias, 1 drivers
v0x216c770_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x216c830_0 .net "invert", 0 0, v0x216a8c0_0;  1 drivers
v0x216c8d0_0 .net "nandand", 0 0, L_0x2222c60;  1 drivers
v0x216ca80_0 .net "newB", 0 0, L_0x2222060;  1 drivers
v0x216cb20_0 .net "noror", 0 0, L_0x2222b00;  1 drivers
v0x216cbc0_0 .net "notControl1", 0 0, L_0x2221870;  1 drivers
v0x216cc60_0 .net "notControl2", 0 0, L_0x2221b80;  1 drivers
v0x216cd00_0 .net "subtract", 0 0, L_0x2221da0;  1 drivers
v0x216cda0_0 .net "sum", 0 0, L_0x2223d90;  1 drivers
v0x216ce40_0 .net "sumval", 0 0, L_0x22222d0;  1 drivers
L_0x2221a20 .part v0x21ace70_0, 1, 1;
L_0x2221c40 .part v0x21ace70_0, 2, 1;
L_0x2221f00 .part v0x21ace70_0, 0, 1;
S_0x216a3f0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x216a140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x216a650_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x216a730_0 .var "address0", 0 0;
v0x216a7f0_0 .var "address1", 0 0;
v0x216a8c0_0 .var "invert", 0 0;
S_0x216aa30 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x216a140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2223090/d .functor NOT 1, v0x216a730_0, C4<0>, C4<0>, C4<0>;
L_0x2223090 .delay 1 (10000,10000,10000) L_0x2223090/d;
L_0x2223150/d .functor NOT 1, v0x216a7f0_0, C4<0>, C4<0>, C4<0>;
L_0x2223150 .delay 1 (10000,10000,10000) L_0x2223150/d;
L_0x22232b0/d .functor AND 1, v0x216a730_0, v0x216a7f0_0, C4<1>, C4<1>;
L_0x22232b0 .delay 1 (20000,20000,20000) L_0x22232b0/d;
L_0x2223440/d .functor AND 1, v0x216a730_0, L_0x2223150, C4<1>, C4<1>;
L_0x2223440 .delay 1 (20000,20000,20000) L_0x2223440/d;
L_0x2223550/d .functor AND 1, L_0x2223090, v0x216a7f0_0, C4<1>, C4<1>;
L_0x2223550 .delay 1 (20000,20000,20000) L_0x2223550/d;
L_0x22236b0/d .functor AND 1, L_0x2223090, L_0x2223150, C4<1>, C4<1>;
L_0x22236b0 .delay 1 (20000,20000,20000) L_0x22236b0/d;
L_0x2223810/d .functor AND 1, L_0x22222d0, L_0x22236b0, C4<1>, C4<1>;
L_0x2223810 .delay 1 (20000,20000,20000) L_0x2223810/d;
L_0x2223920/d .functor AND 1, L_0x2222b00, L_0x2223440, C4<1>, C4<1>;
L_0x2223920 .delay 1 (20000,20000,20000) L_0x2223920/d;
L_0x2223ad0/d .functor AND 1, L_0x2222c60, L_0x2223550, C4<1>, C4<1>;
L_0x2223ad0 .delay 1 (20000,20000,20000) L_0x2223ad0/d;
L_0x2223c30/d .functor AND 1, L_0x2222e30, L_0x22232b0, C4<1>, C4<1>;
L_0x2223c30 .delay 1 (20000,20000,20000) L_0x2223c30/d;
L_0x2223d90/d .functor OR 1, L_0x2223810, L_0x2223920, L_0x2223ad0, L_0x2223c30;
L_0x2223d90 .delay 1 (40000,40000,40000) L_0x2223d90/d;
v0x216ad10_0 .net "A0andA1", 0 0, L_0x22232b0;  1 drivers
v0x216add0_0 .net "A0andnotA1", 0 0, L_0x2223440;  1 drivers
v0x216ae90_0 .net "addr0", 0 0, v0x216a730_0;  alias, 1 drivers
v0x216af60_0 .net "addr1", 0 0, v0x216a7f0_0;  alias, 1 drivers
v0x216b030_0 .net "in0", 0 0, L_0x22222d0;  alias, 1 drivers
v0x216b120_0 .net "in0and", 0 0, L_0x2223810;  1 drivers
v0x216b1c0_0 .net "in1", 0 0, L_0x2222b00;  alias, 1 drivers
v0x216b260_0 .net "in1and", 0 0, L_0x2223920;  1 drivers
v0x216b320_0 .net "in2", 0 0, L_0x2222c60;  alias, 1 drivers
v0x216b470_0 .net "in2and", 0 0, L_0x2223ad0;  1 drivers
v0x216b530_0 .net "in3", 0 0, L_0x2222e30;  alias, 1 drivers
v0x216b5f0_0 .net "in3and", 0 0, L_0x2223c30;  1 drivers
v0x216b6b0_0 .net "notA0", 0 0, L_0x2223090;  1 drivers
v0x216b770_0 .net "notA0andA1", 0 0, L_0x2223550;  1 drivers
v0x216b830_0 .net "notA0andnotA1", 0 0, L_0x22236b0;  1 drivers
v0x216b8f0_0 .net "notA1", 0 0, L_0x2223150;  1 drivers
v0x216b9b0_0 .net "out", 0 0, L_0x2223d90;  alias, 1 drivers
S_0x216cf60 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x2169eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2224080/d .functor NOT 1, L_0x2224280, C4<0>, C4<0>, C4<0>;
L_0x2224080 .delay 1 (10000,10000,10000) L_0x2224080/d;
L_0x22243e0/d .functor NOT 1, L_0x22244a0, C4<0>, C4<0>, C4<0>;
L_0x22243e0 .delay 1 (10000,10000,10000) L_0x22243e0/d;
L_0x2224600/d .functor AND 1, L_0x2224760, L_0x2224080, L_0x22243e0, C4<1>;
L_0x2224600 .delay 1 (30000,30000,30000) L_0x2224600/d;
L_0x22248c0/d .functor XOR 1, L_0x2224600, L_0x22269e0, C4<0>, C4<0>;
L_0x22248c0 .delay 1 (20000,20000,20000) L_0x22248c0/d;
L_0x22249d0/d .functor XOR 1, L_0x2226880, L_0x22248c0, C4<0>, C4<0>;
L_0x22249d0 .delay 1 (20000,20000,20000) L_0x22249d0/d;
L_0x2224b30/d .functor XOR 1, L_0x22249d0, L_0x22227e0, C4<0>, C4<0>;
L_0x2224b30 .delay 1 (20000,20000,20000) L_0x2224b30/d;
L_0x2224d20/d .functor AND 1, L_0x2226880, L_0x22269e0, C4<1>, C4<1>;
L_0x2224d20 .delay 1 (20000,20000,20000) L_0x2224d20/d;
L_0x2224ed0/d .functor AND 1, L_0x22227e0, L_0x22249d0, C4<1>, C4<1>;
L_0x2224ed0 .delay 1 (20000,20000,20000) L_0x2224ed0/d;
L_0x2225080/d .functor OR 1, L_0x2224d20, L_0x2224ed0, C4<0>, C4<0>;
L_0x2225080 .delay 1 (20000,20000,20000) L_0x2225080/d;
L_0x22251e0/d .functor OR 1, L_0x2226880, L_0x22269e0, C4<0>, C4<0>;
L_0x22251e0 .delay 1 (20000,20000,20000) L_0x22251e0/d;
L_0x22253a0/d .functor XOR 1, v0x216d6d0_0, L_0x22251e0, C4<0>, C4<0>;
L_0x22253a0 .delay 1 (20000,20000,20000) L_0x22253a0/d;
L_0x2225500/d .functor XOR 1, v0x216d6d0_0, L_0x2224d20, C4<0>, C4<0>;
L_0x2225500 .delay 1 (20000,20000,20000) L_0x2225500/d;
L_0x22256d0/d .functor XOR 1, L_0x2226880, L_0x22269e0, C4<0>, C4<0>;
L_0x22256d0 .delay 1 (20000,20000,20000) L_0x22256d0/d;
v0x216ea30_0 .net "AB", 0 0, L_0x2224d20;  1 drivers
v0x216eb10_0 .net "AorB", 0 0, L_0x22251e0;  1 drivers
v0x216ebd0_0 .net "AxorB", 0 0, L_0x22256d0;  1 drivers
v0x216eca0_0 .net "AxorB2", 0 0, L_0x22249d0;  1 drivers
v0x216ed40_0 .net "AxorBC", 0 0, L_0x2224ed0;  1 drivers
v0x216ede0_0 .net *"_s1", 0 0, L_0x2224280;  1 drivers
v0x216eec0_0 .net *"_s3", 0 0, L_0x22244a0;  1 drivers
v0x216efa0_0 .net *"_s5", 0 0, L_0x2224760;  1 drivers
v0x216f080_0 .net "a", 0 0, L_0x2226880;  1 drivers
v0x216f1d0_0 .net "address0", 0 0, v0x216d540_0;  1 drivers
v0x216f270_0 .net "address1", 0 0, v0x216d600_0;  1 drivers
v0x216f360_0 .net "b", 0 0, L_0x22269e0;  1 drivers
v0x216f420_0 .net "carryin", 0 0, L_0x22227e0;  alias, 1 drivers
v0x216f4c0_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x216f560_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x216f600_0 .net "invert", 0 0, v0x216d6d0_0;  1 drivers
v0x216f6a0_0 .net "nandand", 0 0, L_0x2225500;  1 drivers
v0x216f850_0 .net "newB", 0 0, L_0x22248c0;  1 drivers
v0x216f8f0_0 .net "noror", 0 0, L_0x22253a0;  1 drivers
v0x216f990_0 .net "notControl1", 0 0, L_0x2224080;  1 drivers
v0x216fa30_0 .net "notControl2", 0 0, L_0x22243e0;  1 drivers
v0x216fad0_0 .net "subtract", 0 0, L_0x2224600;  1 drivers
v0x216fb70_0 .net "sum", 0 0, L_0x2226630;  1 drivers
v0x216fc10_0 .net "sumval", 0 0, L_0x2224b30;  1 drivers
L_0x2224280 .part v0x21ace70_0, 1, 1;
L_0x22244a0 .part v0x21ace70_0, 2, 1;
L_0x2224760 .part v0x21ace70_0, 0, 1;
S_0x216d1f0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x216cf60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x216d460_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x216d540_0 .var "address0", 0 0;
v0x216d600_0 .var "address1", 0 0;
v0x216d6d0_0 .var "invert", 0 0;
S_0x216d840 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x216cf60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2225930/d .functor NOT 1, v0x216d540_0, C4<0>, C4<0>, C4<0>;
L_0x2225930 .delay 1 (10000,10000,10000) L_0x2225930/d;
L_0x22259f0/d .functor NOT 1, v0x216d600_0, C4<0>, C4<0>, C4<0>;
L_0x22259f0 .delay 1 (10000,10000,10000) L_0x22259f0/d;
L_0x2225b50/d .functor AND 1, v0x216d540_0, v0x216d600_0, C4<1>, C4<1>;
L_0x2225b50 .delay 1 (20000,20000,20000) L_0x2225b50/d;
L_0x2225ce0/d .functor AND 1, v0x216d540_0, L_0x22259f0, C4<1>, C4<1>;
L_0x2225ce0 .delay 1 (20000,20000,20000) L_0x2225ce0/d;
L_0x2225df0/d .functor AND 1, L_0x2225930, v0x216d600_0, C4<1>, C4<1>;
L_0x2225df0 .delay 1 (20000,20000,20000) L_0x2225df0/d;
L_0x2225f50/d .functor AND 1, L_0x2225930, L_0x22259f0, C4<1>, C4<1>;
L_0x2225f50 .delay 1 (20000,20000,20000) L_0x2225f50/d;
L_0x22260b0/d .functor AND 1, L_0x2224b30, L_0x2225f50, C4<1>, C4<1>;
L_0x22260b0 .delay 1 (20000,20000,20000) L_0x22260b0/d;
L_0x22261c0/d .functor AND 1, L_0x22253a0, L_0x2225ce0, C4<1>, C4<1>;
L_0x22261c0 .delay 1 (20000,20000,20000) L_0x22261c0/d;
L_0x2226370/d .functor AND 1, L_0x2225500, L_0x2225df0, C4<1>, C4<1>;
L_0x2226370 .delay 1 (20000,20000,20000) L_0x2226370/d;
L_0x22264d0/d .functor AND 1, L_0x22256d0, L_0x2225b50, C4<1>, C4<1>;
L_0x22264d0 .delay 1 (20000,20000,20000) L_0x22264d0/d;
L_0x2226630/d .functor OR 1, L_0x22260b0, L_0x22261c0, L_0x2226370, L_0x22264d0;
L_0x2226630 .delay 1 (40000,40000,40000) L_0x2226630/d;
v0x216db20_0 .net "A0andA1", 0 0, L_0x2225b50;  1 drivers
v0x216dbe0_0 .net "A0andnotA1", 0 0, L_0x2225ce0;  1 drivers
v0x216dca0_0 .net "addr0", 0 0, v0x216d540_0;  alias, 1 drivers
v0x216dd70_0 .net "addr1", 0 0, v0x216d600_0;  alias, 1 drivers
v0x216de40_0 .net "in0", 0 0, L_0x2224b30;  alias, 1 drivers
v0x216df30_0 .net "in0and", 0 0, L_0x22260b0;  1 drivers
v0x216dfd0_0 .net "in1", 0 0, L_0x22253a0;  alias, 1 drivers
v0x216e070_0 .net "in1and", 0 0, L_0x22261c0;  1 drivers
v0x216e130_0 .net "in2", 0 0, L_0x2225500;  alias, 1 drivers
v0x216e280_0 .net "in2and", 0 0, L_0x2226370;  1 drivers
v0x216e340_0 .net "in3", 0 0, L_0x22256d0;  alias, 1 drivers
v0x216e400_0 .net "in3and", 0 0, L_0x22264d0;  1 drivers
v0x216e4c0_0 .net "notA0", 0 0, L_0x2225930;  1 drivers
v0x216e580_0 .net "notA0andA1", 0 0, L_0x2225df0;  1 drivers
v0x216e640_0 .net "notA0andnotA1", 0 0, L_0x2225f50;  1 drivers
v0x216e700_0 .net "notA1", 0 0, L_0x22259f0;  1 drivers
v0x216e7c0_0 .net "out", 0 0, L_0x2226630;  alias, 1 drivers
S_0x216fe70 .scope generate, "genblock[11]" "genblock[11]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x2170080 .param/l "i" 0 3 30, +C4<01011>;
v0x2175d20_0 .net "carryout2", 0 0, L_0x2227880;  1 drivers
S_0x2170140 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x216fe70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2226920/d .functor NOT 1, L_0x2226b30, C4<0>, C4<0>, C4<0>;
L_0x2226920 .delay 1 (10000,10000,10000) L_0x2226920/d;
L_0x2226c20/d .functor NOT 1, L_0x2226ce0, C4<0>, C4<0>, C4<0>;
L_0x2226c20 .delay 1 (10000,10000,10000) L_0x2226c20/d;
L_0x2226e40/d .functor AND 1, L_0x2226fa0, L_0x2226920, L_0x2226c20, C4<1>;
L_0x2226e40 .delay 1 (30000,30000,30000) L_0x2226e40/d;
L_0x2227100/d .functor XOR 1, L_0x2226e40, L_0x22291e0, C4<0>, C4<0>;
L_0x2227100 .delay 1 (20000,20000,20000) L_0x2227100/d;
L_0x2227210/d .functor XOR 1, L_0x2229080, L_0x2227100, C4<0>, C4<0>;
L_0x2227210 .delay 1 (20000,20000,20000) L_0x2227210/d;
L_0x2227370/d .functor XOR 1, L_0x2227210, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x2227370 .delay 1 (20000,20000,20000) L_0x2227370/d;
L_0x2227520/d .functor AND 1, L_0x2229080, L_0x22291e0, C4<1>, C4<1>;
L_0x2227520 .delay 1 (20000,20000,20000) L_0x2227520/d;
L_0x22276d0/d .functor AND 1, RS_0x7feee6773798, L_0x2227210, C4<1>, C4<1>;
L_0x22276d0 .delay 1 (20000,20000,20000) L_0x22276d0/d;
L_0x2227880/d .functor OR 1, L_0x2227520, L_0x22276d0, C4<0>, C4<0>;
L_0x2227880 .delay 1 (20000,20000,20000) L_0x2227880/d;
L_0x22279e0/d .functor OR 1, L_0x2229080, L_0x22291e0, C4<0>, C4<0>;
L_0x22279e0 .delay 1 (20000,20000,20000) L_0x22279e0/d;
L_0x2227ba0/d .functor XOR 1, v0x2170880_0, L_0x22279e0, C4<0>, C4<0>;
L_0x2227ba0 .delay 1 (20000,20000,20000) L_0x2227ba0/d;
L_0x2227d00/d .functor XOR 1, v0x2170880_0, L_0x2227520, C4<0>, C4<0>;
L_0x2227d00 .delay 1 (20000,20000,20000) L_0x2227d00/d;
L_0x2227ed0/d .functor XOR 1, L_0x2229080, L_0x22291e0, C4<0>, C4<0>;
L_0x2227ed0 .delay 1 (20000,20000,20000) L_0x2227ed0/d;
v0x2171be0_0 .net "AB", 0 0, L_0x2227520;  1 drivers
v0x2171cc0_0 .net "AorB", 0 0, L_0x22279e0;  1 drivers
v0x2171d80_0 .net "AxorB", 0 0, L_0x2227ed0;  1 drivers
v0x2171e50_0 .net "AxorB2", 0 0, L_0x2227210;  1 drivers
v0x2171ef0_0 .net "AxorBC", 0 0, L_0x22276d0;  1 drivers
v0x2171f90_0 .net *"_s1", 0 0, L_0x2226b30;  1 drivers
v0x2172070_0 .net *"_s3", 0 0, L_0x2226ce0;  1 drivers
v0x2172150_0 .net *"_s5", 0 0, L_0x2226fa0;  1 drivers
v0x2172230_0 .net "a", 0 0, L_0x2229080;  1 drivers
v0x2172380_0 .net "address0", 0 0, v0x21706f0_0;  1 drivers
v0x2172420_0 .net "address1", 0 0, v0x21707b0_0;  1 drivers
v0x2172510_0 .net "b", 0 0, L_0x22291e0;  1 drivers
v0x21725d0_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2172670_0 .net "carryout", 0 0, L_0x2227880;  alias, 1 drivers
v0x2172730_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21727f0_0 .net "invert", 0 0, v0x2170880_0;  1 drivers
v0x2172890_0 .net "nandand", 0 0, L_0x2227d00;  1 drivers
v0x2172a40_0 .net "newB", 0 0, L_0x2227100;  1 drivers
v0x2172ae0_0 .net "noror", 0 0, L_0x2227ba0;  1 drivers
v0x2172b80_0 .net "notControl1", 0 0, L_0x2226920;  1 drivers
v0x2172c20_0 .net "notControl2", 0 0, L_0x2226c20;  1 drivers
v0x2172cc0_0 .net "subtract", 0 0, L_0x2226e40;  1 drivers
v0x2172d60_0 .net "sum", 0 0, L_0x2228e30;  1 drivers
v0x2172e00_0 .net "sumval", 0 0, L_0x2227370;  1 drivers
L_0x2226b30 .part v0x21ace70_0, 1, 1;
L_0x2226ce0 .part v0x21ace70_0, 2, 1;
L_0x2226fa0 .part v0x21ace70_0, 0, 1;
S_0x21703b0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2170140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2170610_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21706f0_0 .var "address0", 0 0;
v0x21707b0_0 .var "address1", 0 0;
v0x2170880_0 .var "invert", 0 0;
S_0x21709f0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2170140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2228130/d .functor NOT 1, v0x21706f0_0, C4<0>, C4<0>, C4<0>;
L_0x2228130 .delay 1 (10000,10000,10000) L_0x2228130/d;
L_0x22281f0/d .functor NOT 1, v0x21707b0_0, C4<0>, C4<0>, C4<0>;
L_0x22281f0 .delay 1 (10000,10000,10000) L_0x22281f0/d;
L_0x2228350/d .functor AND 1, v0x21706f0_0, v0x21707b0_0, C4<1>, C4<1>;
L_0x2228350 .delay 1 (20000,20000,20000) L_0x2228350/d;
L_0x22284e0/d .functor AND 1, v0x21706f0_0, L_0x22281f0, C4<1>, C4<1>;
L_0x22284e0 .delay 1 (20000,20000,20000) L_0x22284e0/d;
L_0x22285f0/d .functor AND 1, L_0x2228130, v0x21707b0_0, C4<1>, C4<1>;
L_0x22285f0 .delay 1 (20000,20000,20000) L_0x22285f0/d;
L_0x2228750/d .functor AND 1, L_0x2228130, L_0x22281f0, C4<1>, C4<1>;
L_0x2228750 .delay 1 (20000,20000,20000) L_0x2228750/d;
L_0x22288b0/d .functor AND 1, L_0x2227370, L_0x2228750, C4<1>, C4<1>;
L_0x22288b0 .delay 1 (20000,20000,20000) L_0x22288b0/d;
L_0x22289c0/d .functor AND 1, L_0x2227ba0, L_0x22284e0, C4<1>, C4<1>;
L_0x22289c0 .delay 1 (20000,20000,20000) L_0x22289c0/d;
L_0x2228b70/d .functor AND 1, L_0x2227d00, L_0x22285f0, C4<1>, C4<1>;
L_0x2228b70 .delay 1 (20000,20000,20000) L_0x2228b70/d;
L_0x2228cd0/d .functor AND 1, L_0x2227ed0, L_0x2228350, C4<1>, C4<1>;
L_0x2228cd0 .delay 1 (20000,20000,20000) L_0x2228cd0/d;
L_0x2228e30/d .functor OR 1, L_0x22288b0, L_0x22289c0, L_0x2228b70, L_0x2228cd0;
L_0x2228e30 .delay 1 (40000,40000,40000) L_0x2228e30/d;
v0x2170cd0_0 .net "A0andA1", 0 0, L_0x2228350;  1 drivers
v0x2170d90_0 .net "A0andnotA1", 0 0, L_0x22284e0;  1 drivers
v0x2170e50_0 .net "addr0", 0 0, v0x21706f0_0;  alias, 1 drivers
v0x2170f20_0 .net "addr1", 0 0, v0x21707b0_0;  alias, 1 drivers
v0x2170ff0_0 .net "in0", 0 0, L_0x2227370;  alias, 1 drivers
v0x21710e0_0 .net "in0and", 0 0, L_0x22288b0;  1 drivers
v0x2171180_0 .net "in1", 0 0, L_0x2227ba0;  alias, 1 drivers
v0x2171220_0 .net "in1and", 0 0, L_0x22289c0;  1 drivers
v0x21712e0_0 .net "in2", 0 0, L_0x2227d00;  alias, 1 drivers
v0x2171430_0 .net "in2and", 0 0, L_0x2228b70;  1 drivers
v0x21714f0_0 .net "in3", 0 0, L_0x2227ed0;  alias, 1 drivers
v0x21715b0_0 .net "in3and", 0 0, L_0x2228cd0;  1 drivers
v0x2171670_0 .net "notA0", 0 0, L_0x2228130;  1 drivers
v0x2171730_0 .net "notA0andA1", 0 0, L_0x22285f0;  1 drivers
v0x21717f0_0 .net "notA0andnotA1", 0 0, L_0x2228750;  1 drivers
v0x21718b0_0 .net "notA1", 0 0, L_0x22281f0;  1 drivers
v0x2171970_0 .net "out", 0 0, L_0x2228e30;  alias, 1 drivers
S_0x2172f20 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x216fe70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2229120/d .functor NOT 1, L_0x2229340, C4<0>, C4<0>, C4<0>;
L_0x2229120 .delay 1 (10000,10000,10000) L_0x2229120/d;
L_0x2229430/d .functor NOT 1, L_0x22294f0, C4<0>, C4<0>, C4<0>;
L_0x2229430 .delay 1 (10000,10000,10000) L_0x2229430/d;
L_0x2229650/d .functor AND 1, L_0x22297b0, L_0x2229120, L_0x2229430, C4<1>;
L_0x2229650 .delay 1 (30000,30000,30000) L_0x2229650/d;
L_0x2229910/d .functor XOR 1, L_0x2229650, L_0x222ba30, C4<0>, C4<0>;
L_0x2229910 .delay 1 (20000,20000,20000) L_0x2229910/d;
L_0x2229a20/d .functor XOR 1, L_0x222b8d0, L_0x2229910, C4<0>, C4<0>;
L_0x2229a20 .delay 1 (20000,20000,20000) L_0x2229a20/d;
L_0x2229b80/d .functor XOR 1, L_0x2229a20, L_0x2227880, C4<0>, C4<0>;
L_0x2229b80 .delay 1 (20000,20000,20000) L_0x2229b80/d;
L_0x2229d70/d .functor AND 1, L_0x222b8d0, L_0x222ba30, C4<1>, C4<1>;
L_0x2229d70 .delay 1 (20000,20000,20000) L_0x2229d70/d;
L_0x2229f20/d .functor AND 1, L_0x2227880, L_0x2229a20, C4<1>, C4<1>;
L_0x2229f20 .delay 1 (20000,20000,20000) L_0x2229f20/d;
L_0x222a0d0/d .functor OR 1, L_0x2229d70, L_0x2229f20, C4<0>, C4<0>;
L_0x222a0d0 .delay 1 (20000,20000,20000) L_0x222a0d0/d;
L_0x222a230/d .functor OR 1, L_0x222b8d0, L_0x222ba30, C4<0>, C4<0>;
L_0x222a230 .delay 1 (20000,20000,20000) L_0x222a230/d;
L_0x222a3f0/d .functor XOR 1, v0x2173690_0, L_0x222a230, C4<0>, C4<0>;
L_0x222a3f0 .delay 1 (20000,20000,20000) L_0x222a3f0/d;
L_0x222a550/d .functor XOR 1, v0x2173690_0, L_0x2229d70, C4<0>, C4<0>;
L_0x222a550 .delay 1 (20000,20000,20000) L_0x222a550/d;
L_0x222a720/d .functor XOR 1, L_0x222b8d0, L_0x222ba30, C4<0>, C4<0>;
L_0x222a720 .delay 1 (20000,20000,20000) L_0x222a720/d;
v0x21749f0_0 .net "AB", 0 0, L_0x2229d70;  1 drivers
v0x2174ad0_0 .net "AorB", 0 0, L_0x222a230;  1 drivers
v0x2174b90_0 .net "AxorB", 0 0, L_0x222a720;  1 drivers
v0x2174c60_0 .net "AxorB2", 0 0, L_0x2229a20;  1 drivers
v0x2174d00_0 .net "AxorBC", 0 0, L_0x2229f20;  1 drivers
v0x2174da0_0 .net *"_s1", 0 0, L_0x2229340;  1 drivers
v0x2174e80_0 .net *"_s3", 0 0, L_0x22294f0;  1 drivers
v0x2174f60_0 .net *"_s5", 0 0, L_0x22297b0;  1 drivers
v0x2175040_0 .net "a", 0 0, L_0x222b8d0;  1 drivers
v0x2175190_0 .net "address0", 0 0, v0x2173500_0;  1 drivers
v0x2175230_0 .net "address1", 0 0, v0x21735c0_0;  1 drivers
v0x2175320_0 .net "b", 0 0, L_0x222ba30;  1 drivers
v0x21753e0_0 .net "carryin", 0 0, L_0x2227880;  alias, 1 drivers
v0x2175480_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2175520_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21755c0_0 .net "invert", 0 0, v0x2173690_0;  1 drivers
v0x2175660_0 .net "nandand", 0 0, L_0x222a550;  1 drivers
v0x2175810_0 .net "newB", 0 0, L_0x2229910;  1 drivers
v0x21758b0_0 .net "noror", 0 0, L_0x222a3f0;  1 drivers
v0x2175950_0 .net "notControl1", 0 0, L_0x2229120;  1 drivers
v0x21759f0_0 .net "notControl2", 0 0, L_0x2229430;  1 drivers
v0x2175a90_0 .net "subtract", 0 0, L_0x2229650;  1 drivers
v0x2175b30_0 .net "sum", 0 0, L_0x222b680;  1 drivers
v0x2175bd0_0 .net "sumval", 0 0, L_0x2229b80;  1 drivers
L_0x2229340 .part v0x21ace70_0, 1, 1;
L_0x22294f0 .part v0x21ace70_0, 2, 1;
L_0x22297b0 .part v0x21ace70_0, 0, 1;
S_0x21731b0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2172f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2173420_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2173500_0 .var "address0", 0 0;
v0x21735c0_0 .var "address1", 0 0;
v0x2173690_0 .var "invert", 0 0;
S_0x2173800 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2172f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x222a980/d .functor NOT 1, v0x2173500_0, C4<0>, C4<0>, C4<0>;
L_0x222a980 .delay 1 (10000,10000,10000) L_0x222a980/d;
L_0x222aa40/d .functor NOT 1, v0x21735c0_0, C4<0>, C4<0>, C4<0>;
L_0x222aa40 .delay 1 (10000,10000,10000) L_0x222aa40/d;
L_0x222aba0/d .functor AND 1, v0x2173500_0, v0x21735c0_0, C4<1>, C4<1>;
L_0x222aba0 .delay 1 (20000,20000,20000) L_0x222aba0/d;
L_0x222ad30/d .functor AND 1, v0x2173500_0, L_0x222aa40, C4<1>, C4<1>;
L_0x222ad30 .delay 1 (20000,20000,20000) L_0x222ad30/d;
L_0x222ae40/d .functor AND 1, L_0x222a980, v0x21735c0_0, C4<1>, C4<1>;
L_0x222ae40 .delay 1 (20000,20000,20000) L_0x222ae40/d;
L_0x222afa0/d .functor AND 1, L_0x222a980, L_0x222aa40, C4<1>, C4<1>;
L_0x222afa0 .delay 1 (20000,20000,20000) L_0x222afa0/d;
L_0x222b100/d .functor AND 1, L_0x2229b80, L_0x222afa0, C4<1>, C4<1>;
L_0x222b100 .delay 1 (20000,20000,20000) L_0x222b100/d;
L_0x222b210/d .functor AND 1, L_0x222a3f0, L_0x222ad30, C4<1>, C4<1>;
L_0x222b210 .delay 1 (20000,20000,20000) L_0x222b210/d;
L_0x222b3c0/d .functor AND 1, L_0x222a550, L_0x222ae40, C4<1>, C4<1>;
L_0x222b3c0 .delay 1 (20000,20000,20000) L_0x222b3c0/d;
L_0x222b520/d .functor AND 1, L_0x222a720, L_0x222aba0, C4<1>, C4<1>;
L_0x222b520 .delay 1 (20000,20000,20000) L_0x222b520/d;
L_0x222b680/d .functor OR 1, L_0x222b100, L_0x222b210, L_0x222b3c0, L_0x222b520;
L_0x222b680 .delay 1 (40000,40000,40000) L_0x222b680/d;
v0x2173ae0_0 .net "A0andA1", 0 0, L_0x222aba0;  1 drivers
v0x2173ba0_0 .net "A0andnotA1", 0 0, L_0x222ad30;  1 drivers
v0x2173c60_0 .net "addr0", 0 0, v0x2173500_0;  alias, 1 drivers
v0x2173d30_0 .net "addr1", 0 0, v0x21735c0_0;  alias, 1 drivers
v0x2173e00_0 .net "in0", 0 0, L_0x2229b80;  alias, 1 drivers
v0x2173ef0_0 .net "in0and", 0 0, L_0x222b100;  1 drivers
v0x2173f90_0 .net "in1", 0 0, L_0x222a3f0;  alias, 1 drivers
v0x2174030_0 .net "in1and", 0 0, L_0x222b210;  1 drivers
v0x21740f0_0 .net "in2", 0 0, L_0x222a550;  alias, 1 drivers
v0x2174240_0 .net "in2and", 0 0, L_0x222b3c0;  1 drivers
v0x2174300_0 .net "in3", 0 0, L_0x222a720;  alias, 1 drivers
v0x21743c0_0 .net "in3and", 0 0, L_0x222b520;  1 drivers
v0x2174480_0 .net "notA0", 0 0, L_0x222a980;  1 drivers
v0x2174540_0 .net "notA0andA1", 0 0, L_0x222ae40;  1 drivers
v0x2174600_0 .net "notA0andnotA1", 0 0, L_0x222afa0;  1 drivers
v0x21746c0_0 .net "notA1", 0 0, L_0x222aa40;  1 drivers
v0x2174780_0 .net "out", 0 0, L_0x222b680;  alias, 1 drivers
S_0x2175e30 .scope generate, "genblock[13]" "genblock[13]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x2176040 .param/l "i" 0 3 30, +C4<01101>;
v0x217bce0_0 .net "carryout2", 0 0, L_0x222c8f0;  1 drivers
S_0x2176100 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x2175e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x222b970/d .functor NOT 1, L_0x222bba0, C4<0>, C4<0>, C4<0>;
L_0x222b970 .delay 1 (10000,10000,10000) L_0x222b970/d;
L_0x222bc90/d .functor NOT 1, L_0x222bd50, C4<0>, C4<0>, C4<0>;
L_0x222bc90 .delay 1 (10000,10000,10000) L_0x222bc90/d;
L_0x222beb0/d .functor AND 1, L_0x222c010, L_0x222b970, L_0x222bc90, C4<1>;
L_0x222beb0 .delay 1 (30000,30000,30000) L_0x222beb0/d;
L_0x222c170/d .functor XOR 1, L_0x222beb0, L_0x222e250, C4<0>, C4<0>;
L_0x222c170 .delay 1 (20000,20000,20000) L_0x222c170/d;
L_0x222c280/d .functor XOR 1, L_0x222e0f0, L_0x222c170, C4<0>, C4<0>;
L_0x222c280 .delay 1 (20000,20000,20000) L_0x222c280/d;
L_0x222c3e0/d .functor XOR 1, L_0x222c280, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x222c3e0 .delay 1 (20000,20000,20000) L_0x222c3e0/d;
L_0x222c590/d .functor AND 1, L_0x222e0f0, L_0x222e250, C4<1>, C4<1>;
L_0x222c590 .delay 1 (20000,20000,20000) L_0x222c590/d;
L_0x222c740/d .functor AND 1, RS_0x7feee6773798, L_0x222c280, C4<1>, C4<1>;
L_0x222c740 .delay 1 (20000,20000,20000) L_0x222c740/d;
L_0x222c8f0/d .functor OR 1, L_0x222c590, L_0x222c740, C4<0>, C4<0>;
L_0x222c8f0 .delay 1 (20000,20000,20000) L_0x222c8f0/d;
L_0x222ca50/d .functor OR 1, L_0x222e0f0, L_0x222e250, C4<0>, C4<0>;
L_0x222ca50 .delay 1 (20000,20000,20000) L_0x222ca50/d;
L_0x222cc10/d .functor XOR 1, v0x2176840_0, L_0x222ca50, C4<0>, C4<0>;
L_0x222cc10 .delay 1 (20000,20000,20000) L_0x222cc10/d;
L_0x222cd70/d .functor XOR 1, v0x2176840_0, L_0x222c590, C4<0>, C4<0>;
L_0x222cd70 .delay 1 (20000,20000,20000) L_0x222cd70/d;
L_0x222cf40/d .functor XOR 1, L_0x222e0f0, L_0x222e250, C4<0>, C4<0>;
L_0x222cf40 .delay 1 (20000,20000,20000) L_0x222cf40/d;
v0x2177ba0_0 .net "AB", 0 0, L_0x222c590;  1 drivers
v0x2177c80_0 .net "AorB", 0 0, L_0x222ca50;  1 drivers
v0x2177d40_0 .net "AxorB", 0 0, L_0x222cf40;  1 drivers
v0x2177e10_0 .net "AxorB2", 0 0, L_0x222c280;  1 drivers
v0x2177eb0_0 .net "AxorBC", 0 0, L_0x222c740;  1 drivers
v0x2177f50_0 .net *"_s1", 0 0, L_0x222bba0;  1 drivers
v0x2178030_0 .net *"_s3", 0 0, L_0x222bd50;  1 drivers
v0x2178110_0 .net *"_s5", 0 0, L_0x222c010;  1 drivers
v0x21781f0_0 .net "a", 0 0, L_0x222e0f0;  1 drivers
v0x2178340_0 .net "address0", 0 0, v0x21766b0_0;  1 drivers
v0x21783e0_0 .net "address1", 0 0, v0x2176770_0;  1 drivers
v0x21784d0_0 .net "b", 0 0, L_0x222e250;  1 drivers
v0x2178590_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2178630_0 .net "carryout", 0 0, L_0x222c8f0;  alias, 1 drivers
v0x21786f0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21787b0_0 .net "invert", 0 0, v0x2176840_0;  1 drivers
v0x2178850_0 .net "nandand", 0 0, L_0x222cd70;  1 drivers
v0x2178a00_0 .net "newB", 0 0, L_0x222c170;  1 drivers
v0x2178aa0_0 .net "noror", 0 0, L_0x222cc10;  1 drivers
v0x2178b40_0 .net "notControl1", 0 0, L_0x222b970;  1 drivers
v0x2178be0_0 .net "notControl2", 0 0, L_0x222bc90;  1 drivers
v0x2178c80_0 .net "subtract", 0 0, L_0x222beb0;  1 drivers
v0x2178d20_0 .net "sum", 0 0, L_0x222dea0;  1 drivers
v0x2178dc0_0 .net "sumval", 0 0, L_0x222c3e0;  1 drivers
L_0x222bba0 .part v0x21ace70_0, 1, 1;
L_0x222bd50 .part v0x21ace70_0, 2, 1;
L_0x222c010 .part v0x21ace70_0, 0, 1;
S_0x2176370 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2176100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21765d0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21766b0_0 .var "address0", 0 0;
v0x2176770_0 .var "address1", 0 0;
v0x2176840_0 .var "invert", 0 0;
S_0x21769b0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2176100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x222d1a0/d .functor NOT 1, v0x21766b0_0, C4<0>, C4<0>, C4<0>;
L_0x222d1a0 .delay 1 (10000,10000,10000) L_0x222d1a0/d;
L_0x222d260/d .functor NOT 1, v0x2176770_0, C4<0>, C4<0>, C4<0>;
L_0x222d260 .delay 1 (10000,10000,10000) L_0x222d260/d;
L_0x222d3c0/d .functor AND 1, v0x21766b0_0, v0x2176770_0, C4<1>, C4<1>;
L_0x222d3c0 .delay 1 (20000,20000,20000) L_0x222d3c0/d;
L_0x222d550/d .functor AND 1, v0x21766b0_0, L_0x222d260, C4<1>, C4<1>;
L_0x222d550 .delay 1 (20000,20000,20000) L_0x222d550/d;
L_0x222d660/d .functor AND 1, L_0x222d1a0, v0x2176770_0, C4<1>, C4<1>;
L_0x222d660 .delay 1 (20000,20000,20000) L_0x222d660/d;
L_0x222d7c0/d .functor AND 1, L_0x222d1a0, L_0x222d260, C4<1>, C4<1>;
L_0x222d7c0 .delay 1 (20000,20000,20000) L_0x222d7c0/d;
L_0x222d920/d .functor AND 1, L_0x222c3e0, L_0x222d7c0, C4<1>, C4<1>;
L_0x222d920 .delay 1 (20000,20000,20000) L_0x222d920/d;
L_0x222da30/d .functor AND 1, L_0x222cc10, L_0x222d550, C4<1>, C4<1>;
L_0x222da30 .delay 1 (20000,20000,20000) L_0x222da30/d;
L_0x222dbe0/d .functor AND 1, L_0x222cd70, L_0x222d660, C4<1>, C4<1>;
L_0x222dbe0 .delay 1 (20000,20000,20000) L_0x222dbe0/d;
L_0x222dd40/d .functor AND 1, L_0x222cf40, L_0x222d3c0, C4<1>, C4<1>;
L_0x222dd40 .delay 1 (20000,20000,20000) L_0x222dd40/d;
L_0x222dea0/d .functor OR 1, L_0x222d920, L_0x222da30, L_0x222dbe0, L_0x222dd40;
L_0x222dea0 .delay 1 (40000,40000,40000) L_0x222dea0/d;
v0x2176c90_0 .net "A0andA1", 0 0, L_0x222d3c0;  1 drivers
v0x2176d50_0 .net "A0andnotA1", 0 0, L_0x222d550;  1 drivers
v0x2176e10_0 .net "addr0", 0 0, v0x21766b0_0;  alias, 1 drivers
v0x2176ee0_0 .net "addr1", 0 0, v0x2176770_0;  alias, 1 drivers
v0x2176fb0_0 .net "in0", 0 0, L_0x222c3e0;  alias, 1 drivers
v0x21770a0_0 .net "in0and", 0 0, L_0x222d920;  1 drivers
v0x2177140_0 .net "in1", 0 0, L_0x222cc10;  alias, 1 drivers
v0x21771e0_0 .net "in1and", 0 0, L_0x222da30;  1 drivers
v0x21772a0_0 .net "in2", 0 0, L_0x222cd70;  alias, 1 drivers
v0x21773f0_0 .net "in2and", 0 0, L_0x222dbe0;  1 drivers
v0x21774b0_0 .net "in3", 0 0, L_0x222cf40;  alias, 1 drivers
v0x2177570_0 .net "in3and", 0 0, L_0x222dd40;  1 drivers
v0x2177630_0 .net "notA0", 0 0, L_0x222d1a0;  1 drivers
v0x21776f0_0 .net "notA0andA1", 0 0, L_0x222d660;  1 drivers
v0x21777b0_0 .net "notA0andnotA1", 0 0, L_0x222d7c0;  1 drivers
v0x2177870_0 .net "notA1", 0 0, L_0x222d260;  1 drivers
v0x2177930_0 .net "out", 0 0, L_0x222dea0;  alias, 1 drivers
S_0x2178ee0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x2175e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x222e190/d .functor NOT 1, L_0x222e3d0, C4<0>, C4<0>, C4<0>;
L_0x222e190 .delay 1 (10000,10000,10000) L_0x222e190/d;
L_0x222e4c0/d .functor NOT 1, L_0x222e580, C4<0>, C4<0>, C4<0>;
L_0x222e4c0 .delay 1 (10000,10000,10000) L_0x222e4c0/d;
L_0x222e6e0/d .functor AND 1, L_0x222e840, L_0x222e190, L_0x222e4c0, C4<1>;
L_0x222e6e0 .delay 1 (30000,30000,30000) L_0x222e6e0/d;
L_0x222e9a0/d .functor XOR 1, L_0x222e6e0, L_0x22309b0, C4<0>, C4<0>;
L_0x222e9a0 .delay 1 (20000,20000,20000) L_0x222e9a0/d;
L_0x222eab0/d .functor XOR 1, L_0x2230850, L_0x222e9a0, C4<0>, C4<0>;
L_0x222eab0 .delay 1 (20000,20000,20000) L_0x222eab0/d;
L_0x222ec10/d .functor XOR 1, L_0x222eab0, L_0x222c8f0, C4<0>, C4<0>;
L_0x222ec10 .delay 1 (20000,20000,20000) L_0x222ec10/d;
L_0x222ee00/d .functor AND 1, L_0x2230850, L_0x22309b0, C4<1>, C4<1>;
L_0x222ee00 .delay 1 (20000,20000,20000) L_0x222ee00/d;
L_0x222efb0/d .functor AND 1, L_0x222c8f0, L_0x222eab0, C4<1>, C4<1>;
L_0x222efb0 .delay 1 (20000,20000,20000) L_0x222efb0/d;
L_0x222f160/d .functor OR 1, L_0x222ee00, L_0x222efb0, C4<0>, C4<0>;
L_0x222f160 .delay 1 (20000,20000,20000) L_0x222f160/d;
L_0x222f2c0/d .functor OR 1, L_0x2230850, L_0x22309b0, C4<0>, C4<0>;
L_0x222f2c0 .delay 1 (20000,20000,20000) L_0x222f2c0/d;
L_0x222f480/d .functor XOR 1, v0x2179650_0, L_0x222f2c0, C4<0>, C4<0>;
L_0x222f480 .delay 1 (20000,20000,20000) L_0x222f480/d;
L_0x222f5e0/d .functor XOR 1, v0x2179650_0, L_0x222ee00, C4<0>, C4<0>;
L_0x222f5e0 .delay 1 (20000,20000,20000) L_0x222f5e0/d;
L_0x222f7b0/d .functor XOR 1, L_0x2230850, L_0x22309b0, C4<0>, C4<0>;
L_0x222f7b0 .delay 1 (20000,20000,20000) L_0x222f7b0/d;
v0x217a9b0_0 .net "AB", 0 0, L_0x222ee00;  1 drivers
v0x217aa90_0 .net "AorB", 0 0, L_0x222f2c0;  1 drivers
v0x217ab50_0 .net "AxorB", 0 0, L_0x222f7b0;  1 drivers
v0x217ac20_0 .net "AxorB2", 0 0, L_0x222eab0;  1 drivers
v0x217acc0_0 .net "AxorBC", 0 0, L_0x222efb0;  1 drivers
v0x217ad60_0 .net *"_s1", 0 0, L_0x222e3d0;  1 drivers
v0x217ae40_0 .net *"_s3", 0 0, L_0x222e580;  1 drivers
v0x217af20_0 .net *"_s5", 0 0, L_0x222e840;  1 drivers
v0x217b000_0 .net "a", 0 0, L_0x2230850;  1 drivers
v0x217b150_0 .net "address0", 0 0, v0x21794c0_0;  1 drivers
v0x217b1f0_0 .net "address1", 0 0, v0x2179580_0;  1 drivers
v0x217b2e0_0 .net "b", 0 0, L_0x22309b0;  1 drivers
v0x217b3a0_0 .net "carryin", 0 0, L_0x222c8f0;  alias, 1 drivers
v0x217b440_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x217b4e0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x217b580_0 .net "invert", 0 0, v0x2179650_0;  1 drivers
v0x217b620_0 .net "nandand", 0 0, L_0x222f5e0;  1 drivers
v0x217b7d0_0 .net "newB", 0 0, L_0x222e9a0;  1 drivers
v0x217b870_0 .net "noror", 0 0, L_0x222f480;  1 drivers
v0x217b910_0 .net "notControl1", 0 0, L_0x222e190;  1 drivers
v0x217b9b0_0 .net "notControl2", 0 0, L_0x222e4c0;  1 drivers
v0x217ba50_0 .net "subtract", 0 0, L_0x222e6e0;  1 drivers
v0x217baf0_0 .net "sum", 0 0, L_0x22305c0;  1 drivers
v0x217bb90_0 .net "sumval", 0 0, L_0x222ec10;  1 drivers
L_0x222e3d0 .part v0x21ace70_0, 1, 1;
L_0x222e580 .part v0x21ace70_0, 2, 1;
L_0x222e840 .part v0x21ace70_0, 0, 1;
S_0x2179170 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2178ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21793e0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21794c0_0 .var "address0", 0 0;
v0x2179580_0 .var "address1", 0 0;
v0x2179650_0 .var "invert", 0 0;
S_0x21797c0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2178ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x222fa10/d .functor NOT 1, v0x21794c0_0, C4<0>, C4<0>, C4<0>;
L_0x222fa10 .delay 1 (10000,10000,10000) L_0x222fa10/d;
L_0x222fad0/d .functor NOT 1, v0x2179580_0, C4<0>, C4<0>, C4<0>;
L_0x222fad0 .delay 1 (10000,10000,10000) L_0x222fad0/d;
L_0x222fc30/d .functor AND 1, v0x21794c0_0, v0x2179580_0, C4<1>, C4<1>;
L_0x222fc30 .delay 1 (20000,20000,20000) L_0x222fc30/d;
L_0x222fdc0/d .functor AND 1, v0x21794c0_0, L_0x222fad0, C4<1>, C4<1>;
L_0x222fdc0 .delay 1 (20000,20000,20000) L_0x222fdc0/d;
L_0x21782b0/d .functor AND 1, L_0x222fa10, v0x2179580_0, C4<1>, C4<1>;
L_0x21782b0 .delay 1 (20000,20000,20000) L_0x21782b0/d;
L_0x222fed0/d .functor AND 1, L_0x222fa10, L_0x222fad0, C4<1>, C4<1>;
L_0x222fed0 .delay 1 (20000,20000,20000) L_0x222fed0/d;
L_0x222ff90/d .functor AND 1, L_0x222ec10, L_0x222fed0, C4<1>, C4<1>;
L_0x222ff90 .delay 1 (20000,20000,20000) L_0x222ff90/d;
L_0x22300f0/d .functor AND 1, L_0x222f480, L_0x222fdc0, C4<1>, C4<1>;
L_0x22300f0 .delay 1 (20000,20000,20000) L_0x22300f0/d;
L_0x22302a0/d .functor AND 1, L_0x222f5e0, L_0x21782b0, C4<1>, C4<1>;
L_0x22302a0 .delay 1 (20000,20000,20000) L_0x22302a0/d;
L_0x2230400/d .functor AND 1, L_0x222f7b0, L_0x222fc30, C4<1>, C4<1>;
L_0x2230400 .delay 1 (20000,20000,20000) L_0x2230400/d;
L_0x22305c0/d .functor OR 1, L_0x222ff90, L_0x22300f0, L_0x22302a0, L_0x2230400;
L_0x22305c0 .delay 1 (40000,40000,40000) L_0x22305c0/d;
v0x2179aa0_0 .net "A0andA1", 0 0, L_0x222fc30;  1 drivers
v0x2179b60_0 .net "A0andnotA1", 0 0, L_0x222fdc0;  1 drivers
v0x2179c20_0 .net "addr0", 0 0, v0x21794c0_0;  alias, 1 drivers
v0x2179cf0_0 .net "addr1", 0 0, v0x2179580_0;  alias, 1 drivers
v0x2179dc0_0 .net "in0", 0 0, L_0x222ec10;  alias, 1 drivers
v0x2179eb0_0 .net "in0and", 0 0, L_0x222ff90;  1 drivers
v0x2179f50_0 .net "in1", 0 0, L_0x222f480;  alias, 1 drivers
v0x2179ff0_0 .net "in1and", 0 0, L_0x22300f0;  1 drivers
v0x217a0b0_0 .net "in2", 0 0, L_0x222f5e0;  alias, 1 drivers
v0x217a200_0 .net "in2and", 0 0, L_0x22302a0;  1 drivers
v0x217a2c0_0 .net "in3", 0 0, L_0x222f7b0;  alias, 1 drivers
v0x217a380_0 .net "in3and", 0 0, L_0x2230400;  1 drivers
v0x217a440_0 .net "notA0", 0 0, L_0x222fa10;  1 drivers
v0x217a500_0 .net "notA0andA1", 0 0, L_0x21782b0;  1 drivers
v0x217a5c0_0 .net "notA0andnotA1", 0 0, L_0x222fed0;  1 drivers
v0x217a680_0 .net "notA1", 0 0, L_0x222fad0;  1 drivers
v0x217a740_0 .net "out", 0 0, L_0x22305c0;  alias, 1 drivers
S_0x217bdf0 .scope generate, "genblock[15]" "genblock[15]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x2163f60 .param/l "i" 0 3 30, +C4<01111>;
v0x2181ff0_0 .net "carryout2", 0 0, L_0x2231890;  1 drivers
S_0x217c100 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x217bdf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22308f0/d .functor NOT 1, L_0x2230b40, C4<0>, C4<0>, C4<0>;
L_0x22308f0 .delay 1 (10000,10000,10000) L_0x22308f0/d;
L_0x2230c30/d .functor NOT 1, L_0x2230cf0, C4<0>, C4<0>, C4<0>;
L_0x2230c30 .delay 1 (10000,10000,10000) L_0x2230c30/d;
L_0x2230e50/d .functor AND 1, L_0x2230fb0, L_0x22308f0, L_0x2230c30, C4<1>;
L_0x2230e50 .delay 1 (30000,30000,30000) L_0x2230e50/d;
L_0x2231110/d .functor XOR 1, L_0x2230e50, L_0x221efd0, C4<0>, C4<0>;
L_0x2231110 .delay 1 (20000,20000,20000) L_0x2231110/d;
L_0x2231220/d .functor XOR 1, L_0x22330e0, L_0x2231110, C4<0>, C4<0>;
L_0x2231220 .delay 1 (20000,20000,20000) L_0x2231220/d;
L_0x2231380/d .functor XOR 1, L_0x2231220, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x2231380 .delay 1 (20000,20000,20000) L_0x2231380/d;
L_0x2231530/d .functor AND 1, L_0x22330e0, L_0x221efd0, C4<1>, C4<1>;
L_0x2231530 .delay 1 (20000,20000,20000) L_0x2231530/d;
L_0x22316e0/d .functor AND 1, RS_0x7feee6773798, L_0x2231220, C4<1>, C4<1>;
L_0x22316e0 .delay 1 (20000,20000,20000) L_0x22316e0/d;
L_0x2231890/d .functor OR 1, L_0x2231530, L_0x22316e0, C4<0>, C4<0>;
L_0x2231890 .delay 1 (20000,20000,20000) L_0x2231890/d;
L_0x22319f0/d .functor OR 1, L_0x22330e0, L_0x221efd0, C4<0>, C4<0>;
L_0x22319f0 .delay 1 (20000,20000,20000) L_0x22319f0/d;
L_0x2231bb0/d .functor XOR 1, v0x217c840_0, L_0x22319f0, C4<0>, C4<0>;
L_0x2231bb0 .delay 1 (20000,20000,20000) L_0x2231bb0/d;
L_0x2231d10/d .functor XOR 1, v0x217c840_0, L_0x2231530, C4<0>, C4<0>;
L_0x2231d10 .delay 1 (20000,20000,20000) L_0x2231d10/d;
L_0x2231ee0/d .functor XOR 1, L_0x22330e0, L_0x221efd0, C4<0>, C4<0>;
L_0x2231ee0 .delay 1 (20000,20000,20000) L_0x2231ee0/d;
v0x217dba0_0 .net "AB", 0 0, L_0x2231530;  1 drivers
v0x217dc80_0 .net "AorB", 0 0, L_0x22319f0;  1 drivers
v0x217dd40_0 .net "AxorB", 0 0, L_0x2231ee0;  1 drivers
v0x217de10_0 .net "AxorB2", 0 0, L_0x2231220;  1 drivers
v0x217deb0_0 .net "AxorBC", 0 0, L_0x22316e0;  1 drivers
v0x217df50_0 .net *"_s1", 0 0, L_0x2230b40;  1 drivers
v0x217e030_0 .net *"_s3", 0 0, L_0x2230cf0;  1 drivers
v0x217e110_0 .net *"_s5", 0 0, L_0x2230fb0;  1 drivers
v0x217e1f0_0 .net "a", 0 0, L_0x22330e0;  1 drivers
v0x217e340_0 .net "address0", 0 0, v0x217c6b0_0;  1 drivers
v0x217e3e0_0 .net "address1", 0 0, v0x217c770_0;  1 drivers
v0x217e4d0_0 .net "b", 0 0, L_0x221efd0;  1 drivers
v0x217e590_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x217e630_0 .net "carryout", 0 0, L_0x2231890;  alias, 1 drivers
v0x217e6f0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x217e7b0_0 .net "invert", 0 0, v0x217c840_0;  1 drivers
v0x217e850_0 .net "nandand", 0 0, L_0x2231d10;  1 drivers
v0x217ea00_0 .net "newB", 0 0, L_0x2231110;  1 drivers
v0x217eaa0_0 .net "noror", 0 0, L_0x2231bb0;  1 drivers
v0x217eb40_0 .net "notControl1", 0 0, L_0x22308f0;  1 drivers
v0x217ebe0_0 .net "notControl2", 0 0, L_0x2230c30;  1 drivers
v0x217ec80_0 .net "subtract", 0 0, L_0x2230e50;  1 drivers
v0x217ed20_0 .net "sum", 0 0, L_0x2232e50;  1 drivers
v0x217edc0_0 .net "sumval", 0 0, L_0x2231380;  1 drivers
L_0x2230b40 .part v0x21ace70_0, 1, 1;
L_0x2230cf0 .part v0x21ace70_0, 2, 1;
L_0x2230fb0 .part v0x21ace70_0, 0, 1;
S_0x217c370 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x217c100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x217c5d0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x217c6b0_0 .var "address0", 0 0;
v0x217c770_0 .var "address1", 0 0;
v0x217c840_0 .var "invert", 0 0;
S_0x217c9b0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x217c100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2232140/d .functor NOT 1, v0x217c6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2232140 .delay 1 (10000,10000,10000) L_0x2232140/d;
L_0x22321b0/d .functor NOT 1, v0x217c770_0, C4<0>, C4<0>, C4<0>;
L_0x22321b0 .delay 1 (10000,10000,10000) L_0x22321b0/d;
L_0x2232310/d .functor AND 1, v0x217c6b0_0, v0x217c770_0, C4<1>, C4<1>;
L_0x2232310 .delay 1 (20000,20000,20000) L_0x2232310/d;
L_0x22324a0/d .functor AND 1, v0x217c6b0_0, L_0x22321b0, C4<1>, C4<1>;
L_0x22324a0 .delay 1 (20000,20000,20000) L_0x22324a0/d;
L_0x22325b0/d .functor AND 1, L_0x2232140, v0x217c770_0, C4<1>, C4<1>;
L_0x22325b0 .delay 1 (20000,20000,20000) L_0x22325b0/d;
L_0x2232710/d .functor AND 1, L_0x2232140, L_0x22321b0, C4<1>, C4<1>;
L_0x2232710 .delay 1 (20000,20000,20000) L_0x2232710/d;
L_0x2232870/d .functor AND 1, L_0x2231380, L_0x2232710, C4<1>, C4<1>;
L_0x2232870 .delay 1 (20000,20000,20000) L_0x2232870/d;
L_0x2232980/d .functor AND 1, L_0x2231bb0, L_0x22324a0, C4<1>, C4<1>;
L_0x2232980 .delay 1 (20000,20000,20000) L_0x2232980/d;
L_0x2232b30/d .functor AND 1, L_0x2231d10, L_0x22325b0, C4<1>, C4<1>;
L_0x2232b30 .delay 1 (20000,20000,20000) L_0x2232b30/d;
L_0x2232c90/d .functor AND 1, L_0x2231ee0, L_0x2232310, C4<1>, C4<1>;
L_0x2232c90 .delay 1 (20000,20000,20000) L_0x2232c90/d;
L_0x2232e50/d .functor OR 1, L_0x2232870, L_0x2232980, L_0x2232b30, L_0x2232c90;
L_0x2232e50 .delay 1 (40000,40000,40000) L_0x2232e50/d;
v0x217cc90_0 .net "A0andA1", 0 0, L_0x2232310;  1 drivers
v0x217cd50_0 .net "A0andnotA1", 0 0, L_0x22324a0;  1 drivers
v0x217ce10_0 .net "addr0", 0 0, v0x217c6b0_0;  alias, 1 drivers
v0x217cee0_0 .net "addr1", 0 0, v0x217c770_0;  alias, 1 drivers
v0x217cfb0_0 .net "in0", 0 0, L_0x2231380;  alias, 1 drivers
v0x217d0a0_0 .net "in0and", 0 0, L_0x2232870;  1 drivers
v0x217d140_0 .net "in1", 0 0, L_0x2231bb0;  alias, 1 drivers
v0x217d1e0_0 .net "in1and", 0 0, L_0x2232980;  1 drivers
v0x217d2a0_0 .net "in2", 0 0, L_0x2231d10;  alias, 1 drivers
v0x217d3f0_0 .net "in2and", 0 0, L_0x2232b30;  1 drivers
v0x217d4b0_0 .net "in3", 0 0, L_0x2231ee0;  alias, 1 drivers
v0x217d570_0 .net "in3and", 0 0, L_0x2232c90;  1 drivers
v0x217d630_0 .net "notA0", 0 0, L_0x2232140;  1 drivers
v0x217d6f0_0 .net "notA0andA1", 0 0, L_0x22325b0;  1 drivers
v0x217d7b0_0 .net "notA0andnotA1", 0 0, L_0x2232710;  1 drivers
v0x217d870_0 .net "notA1", 0 0, L_0x22321b0;  1 drivers
v0x217d930_0 .net "out", 0 0, L_0x2232e50;  alias, 1 drivers
S_0x217eee0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x217bdf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2233180/d .functor NOT 1, L_0x2230aa0, C4<0>, C4<0>, C4<0>;
L_0x2233180 .delay 1 (10000,10000,10000) L_0x2233180/d;
L_0x2233660/d .functor NOT 1, L_0x2233720, C4<0>, C4<0>, C4<0>;
L_0x2233660 .delay 1 (10000,10000,10000) L_0x2233660/d;
L_0x2233880/d .functor AND 1, L_0x22339e0, L_0x2233180, L_0x2233660, C4<1>;
L_0x2233880 .delay 1 (30000,30000,30000) L_0x2233880/d;
L_0x2233b40/d .functor XOR 1, L_0x2233880, L_0x2235c70, C4<0>, C4<0>;
L_0x2233b40 .delay 1 (20000,20000,20000) L_0x2233b40/d;
L_0x2233c50/d .functor XOR 1, L_0x2235b10, L_0x2233b40, C4<0>, C4<0>;
L_0x2233c50 .delay 1 (20000,20000,20000) L_0x2233c50/d;
L_0x2233db0/d .functor XOR 1, L_0x2233c50, L_0x2231890, C4<0>, C4<0>;
L_0x2233db0 .delay 1 (20000,20000,20000) L_0x2233db0/d;
L_0x2233fa0/d .functor AND 1, L_0x2235b10, L_0x2235c70, C4<1>, C4<1>;
L_0x2233fa0 .delay 1 (20000,20000,20000) L_0x2233fa0/d;
L_0x2234150/d .functor AND 1, L_0x2231890, L_0x2233c50, C4<1>, C4<1>;
L_0x2234150 .delay 1 (20000,20000,20000) L_0x2234150/d;
L_0x2234300/d .functor OR 1, L_0x2233fa0, L_0x2234150, C4<0>, C4<0>;
L_0x2234300 .delay 1 (20000,20000,20000) L_0x2234300/d;
L_0x2234460/d .functor OR 1, L_0x2235b10, L_0x2235c70, C4<0>, C4<0>;
L_0x2234460 .delay 1 (20000,20000,20000) L_0x2234460/d;
L_0x2234620/d .functor XOR 1, v0x217f8d0_0, L_0x2234460, C4<0>, C4<0>;
L_0x2234620 .delay 1 (20000,20000,20000) L_0x2234620/d;
L_0x2234780/d .functor XOR 1, v0x217f8d0_0, L_0x2233fa0, C4<0>, C4<0>;
L_0x2234780 .delay 1 (20000,20000,20000) L_0x2234780/d;
L_0x2234950/d .functor XOR 1, L_0x2235b10, L_0x2235c70, C4<0>, C4<0>;
L_0x2234950 .delay 1 (20000,20000,20000) L_0x2234950/d;
v0x2180bc0_0 .net "AB", 0 0, L_0x2233fa0;  1 drivers
v0x2180ca0_0 .net "AorB", 0 0, L_0x2234460;  1 drivers
v0x2180d60_0 .net "AxorB", 0 0, L_0x2234950;  1 drivers
v0x2180e30_0 .net "AxorB2", 0 0, L_0x2233c50;  1 drivers
v0x2180ed0_0 .net "AxorBC", 0 0, L_0x2234150;  1 drivers
v0x2180f70_0 .net *"_s1", 0 0, L_0x2230aa0;  1 drivers
v0x2181050_0 .net *"_s3", 0 0, L_0x2233720;  1 drivers
v0x2181130_0 .net *"_s5", 0 0, L_0x22339e0;  1 drivers
v0x2181210_0 .net "a", 0 0, L_0x2235b10;  1 drivers
v0x2181360_0 .net "address0", 0 0, v0x2167400_0;  1 drivers
v0x2181400_0 .net "address1", 0 0, v0x21674c0_0;  1 drivers
v0x21814f0_0 .net "b", 0 0, L_0x2235c70;  1 drivers
v0x21815b0_0 .net "carryin", 0 0, L_0x2231890;  alias, 1 drivers
v0x2181650_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2169520_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2181900_0 .net "invert", 0 0, v0x217f8d0_0;  1 drivers
v0x21819a0_0 .net "nandand", 0 0, L_0x2234780;  1 drivers
v0x2181b50_0 .net "newB", 0 0, L_0x2233b40;  1 drivers
v0x2181bf0_0 .net "noror", 0 0, L_0x2234620;  1 drivers
v0x2181c90_0 .net "notControl1", 0 0, L_0x2233180;  1 drivers
v0x2181d30_0 .net "notControl2", 0 0, L_0x2233660;  1 drivers
v0x2181dd0_0 .net "subtract", 0 0, L_0x2233880;  1 drivers
v0x2181e70_0 .net "sum", 0 0, L_0x2235880;  1 drivers
v0x2181f10_0 .net "sumval", 0 0, L_0x2233db0;  1 drivers
L_0x2230aa0 .part v0x21ace70_0, 1, 1;
L_0x2233720 .part v0x21ace70_0, 2, 1;
L_0x22339e0 .part v0x21ace70_0, 0, 1;
S_0x217f170 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x217eee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x217f3e0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2167400_0 .var "address0", 0 0;
v0x21674c0_0 .var "address1", 0 0;
v0x217f8d0_0 .var "invert", 0 0;
S_0x217f9d0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x217eee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2234bb0/d .functor NOT 1, v0x2167400_0, C4<0>, C4<0>, C4<0>;
L_0x2234bb0 .delay 1 (10000,10000,10000) L_0x2234bb0/d;
L_0x2234c20/d .functor NOT 1, v0x21674c0_0, C4<0>, C4<0>, C4<0>;
L_0x2234c20 .delay 1 (10000,10000,10000) L_0x2234c20/d;
L_0x2234ce0/d .functor AND 1, v0x2167400_0, v0x21674c0_0, C4<1>, C4<1>;
L_0x2234ce0 .delay 1 (20000,20000,20000) L_0x2234ce0/d;
L_0x2234ed0/d .functor AND 1, v0x2167400_0, L_0x2234c20, C4<1>, C4<1>;
L_0x2234ed0 .delay 1 (20000,20000,20000) L_0x2234ed0/d;
L_0x2234fe0/d .functor AND 1, L_0x2234bb0, v0x21674c0_0, C4<1>, C4<1>;
L_0x2234fe0 .delay 1 (20000,20000,20000) L_0x2234fe0/d;
L_0x2235140/d .functor AND 1, L_0x2234bb0, L_0x2234c20, C4<1>, C4<1>;
L_0x2235140 .delay 1 (20000,20000,20000) L_0x2235140/d;
L_0x22352a0/d .functor AND 1, L_0x2233db0, L_0x2235140, C4<1>, C4<1>;
L_0x22352a0 .delay 1 (20000,20000,20000) L_0x22352a0/d;
L_0x22353b0/d .functor AND 1, L_0x2234620, L_0x2234ed0, C4<1>, C4<1>;
L_0x22353b0 .delay 1 (20000,20000,20000) L_0x22353b0/d;
L_0x2235560/d .functor AND 1, L_0x2234780, L_0x2234fe0, C4<1>, C4<1>;
L_0x2235560 .delay 1 (20000,20000,20000) L_0x2235560/d;
L_0x22356c0/d .functor AND 1, L_0x2234950, L_0x2234ce0, C4<1>, C4<1>;
L_0x22356c0 .delay 1 (20000,20000,20000) L_0x22356c0/d;
L_0x2235880/d .functor OR 1, L_0x22352a0, L_0x22353b0, L_0x2235560, L_0x22356c0;
L_0x2235880 .delay 1 (40000,40000,40000) L_0x2235880/d;
v0x217fcb0_0 .net "A0andA1", 0 0, L_0x2234ce0;  1 drivers
v0x217fd70_0 .net "A0andnotA1", 0 0, L_0x2234ed0;  1 drivers
v0x217fe30_0 .net "addr0", 0 0, v0x2167400_0;  alias, 1 drivers
v0x217ff00_0 .net "addr1", 0 0, v0x21674c0_0;  alias, 1 drivers
v0x217ffd0_0 .net "in0", 0 0, L_0x2233db0;  alias, 1 drivers
v0x21800c0_0 .net "in0and", 0 0, L_0x22352a0;  1 drivers
v0x2180160_0 .net "in1", 0 0, L_0x2234620;  alias, 1 drivers
v0x2180200_0 .net "in1and", 0 0, L_0x22353b0;  1 drivers
v0x21802c0_0 .net "in2", 0 0, L_0x2234780;  alias, 1 drivers
v0x2180410_0 .net "in2and", 0 0, L_0x2235560;  1 drivers
v0x21804d0_0 .net "in3", 0 0, L_0x2234950;  alias, 1 drivers
v0x2180590_0 .net "in3and", 0 0, L_0x22356c0;  1 drivers
v0x2180650_0 .net "notA0", 0 0, L_0x2234bb0;  1 drivers
v0x2180710_0 .net "notA0andA1", 0 0, L_0x2234fe0;  1 drivers
v0x21807d0_0 .net "notA0andnotA1", 0 0, L_0x2235140;  1 drivers
v0x2180890_0 .net "notA1", 0 0, L_0x2234c20;  1 drivers
v0x2180950_0 .net "out", 0 0, L_0x2235880;  alias, 1 drivers
S_0x2182100 .scope generate, "genblock[17]" "genblock[17]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x2182310 .param/l "i" 0 3 30, +C4<010001>;
v0x2187fb0_0 .net "carryout2", 0 0, L_0x2236ad0;  1 drivers
S_0x21823d0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x2182100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2235bb0/d .functor NOT 1, L_0x2235d60, C4<0>, C4<0>, C4<0>;
L_0x2235bb0 .delay 1 (10000,10000,10000) L_0x2235bb0/d;
L_0x2235ec0/d .functor NOT 1, L_0x2235f80, C4<0>, C4<0>, C4<0>;
L_0x2235ec0 .delay 1 (10000,10000,10000) L_0x2235ec0/d;
L_0x22360e0/d .functor AND 1, L_0x2236240, L_0x2235bb0, L_0x2235ec0, C4<1>;
L_0x22360e0 .delay 1 (30000,30000,30000) L_0x22360e0/d;
L_0x22363a0/d .functor XOR 1, L_0x22360e0, L_0x2238470, C4<0>, C4<0>;
L_0x22363a0 .delay 1 (20000,20000,20000) L_0x22363a0/d;
L_0x22364b0/d .functor XOR 1, L_0x2238310, L_0x22363a0, C4<0>, C4<0>;
L_0x22364b0 .delay 1 (20000,20000,20000) L_0x22364b0/d;
L_0x2236610/d .functor XOR 1, L_0x22364b0, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x2236610 .delay 1 (20000,20000,20000) L_0x2236610/d;
L_0x22367c0/d .functor AND 1, L_0x2238310, L_0x2238470, C4<1>, C4<1>;
L_0x22367c0 .delay 1 (20000,20000,20000) L_0x22367c0/d;
L_0x2236970/d .functor AND 1, RS_0x7feee6773798, L_0x22364b0, C4<1>, C4<1>;
L_0x2236970 .delay 1 (20000,20000,20000) L_0x2236970/d;
L_0x2236ad0/d .functor OR 1, L_0x22367c0, L_0x2236970, C4<0>, C4<0>;
L_0x2236ad0 .delay 1 (20000,20000,20000) L_0x2236ad0/d;
L_0x2236c30/d .functor OR 1, L_0x2238310, L_0x2238470, C4<0>, C4<0>;
L_0x2236c30 .delay 1 (20000,20000,20000) L_0x2236c30/d;
L_0x2236d90/d .functor XOR 1, v0x2182b10_0, L_0x2236c30, C4<0>, C4<0>;
L_0x2236d90 .delay 1 (20000,20000,20000) L_0x2236d90/d;
L_0x2236f40/d .functor XOR 1, v0x2182b10_0, L_0x22367c0, C4<0>, C4<0>;
L_0x2236f40 .delay 1 (20000,20000,20000) L_0x2236f40/d;
L_0x2237110/d .functor XOR 1, L_0x2238310, L_0x2238470, C4<0>, C4<0>;
L_0x2237110 .delay 1 (20000,20000,20000) L_0x2237110/d;
v0x2183e70_0 .net "AB", 0 0, L_0x22367c0;  1 drivers
v0x2183f50_0 .net "AorB", 0 0, L_0x2236c30;  1 drivers
v0x2184010_0 .net "AxorB", 0 0, L_0x2237110;  1 drivers
v0x21840e0_0 .net "AxorB2", 0 0, L_0x22364b0;  1 drivers
v0x2184180_0 .net "AxorBC", 0 0, L_0x2236970;  1 drivers
v0x2184220_0 .net *"_s1", 0 0, L_0x2235d60;  1 drivers
v0x2184300_0 .net *"_s3", 0 0, L_0x2235f80;  1 drivers
v0x21843e0_0 .net *"_s5", 0 0, L_0x2236240;  1 drivers
v0x21844c0_0 .net "a", 0 0, L_0x2238310;  1 drivers
v0x2184610_0 .net "address0", 0 0, v0x2182980_0;  1 drivers
v0x21846b0_0 .net "address1", 0 0, v0x2182a40_0;  1 drivers
v0x21847a0_0 .net "b", 0 0, L_0x2238470;  1 drivers
v0x2184860_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2184900_0 .net "carryout", 0 0, L_0x2236ad0;  alias, 1 drivers
v0x21849c0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2184a80_0 .net "invert", 0 0, v0x2182b10_0;  1 drivers
v0x2184b20_0 .net "nandand", 0 0, L_0x2236f40;  1 drivers
v0x2184cd0_0 .net "newB", 0 0, L_0x22363a0;  1 drivers
v0x2184d70_0 .net "noror", 0 0, L_0x2236d90;  1 drivers
v0x2184e10_0 .net "notControl1", 0 0, L_0x2235bb0;  1 drivers
v0x2184eb0_0 .net "notControl2", 0 0, L_0x2235ec0;  1 drivers
v0x2184f50_0 .net "subtract", 0 0, L_0x22360e0;  1 drivers
v0x2184ff0_0 .net "sum", 0 0, L_0x2238080;  1 drivers
v0x2185090_0 .net "sumval", 0 0, L_0x2236610;  1 drivers
L_0x2235d60 .part v0x21ace70_0, 1, 1;
L_0x2235f80 .part v0x21ace70_0, 2, 1;
L_0x2236240 .part v0x21ace70_0, 0, 1;
S_0x2182640 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21823d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21828a0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2182980_0 .var "address0", 0 0;
v0x2182a40_0 .var "address1", 0 0;
v0x2182b10_0 .var "invert", 0 0;
S_0x2182c80 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21823d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2237370/d .functor NOT 1, v0x2182980_0, C4<0>, C4<0>, C4<0>;
L_0x2237370 .delay 1 (10000,10000,10000) L_0x2237370/d;
L_0x22373e0/d .functor NOT 1, v0x2182a40_0, C4<0>, C4<0>, C4<0>;
L_0x22373e0 .delay 1 (10000,10000,10000) L_0x22373e0/d;
L_0x2237540/d .functor AND 1, v0x2182980_0, v0x2182a40_0, C4<1>, C4<1>;
L_0x2237540 .delay 1 (20000,20000,20000) L_0x2237540/d;
L_0x22376d0/d .functor AND 1, v0x2182980_0, L_0x22373e0, C4<1>, C4<1>;
L_0x22376d0 .delay 1 (20000,20000,20000) L_0x22376d0/d;
L_0x22377e0/d .functor AND 1, L_0x2237370, v0x2182a40_0, C4<1>, C4<1>;
L_0x22377e0 .delay 1 (20000,20000,20000) L_0x22377e0/d;
L_0x2237940/d .functor AND 1, L_0x2237370, L_0x22373e0, C4<1>, C4<1>;
L_0x2237940 .delay 1 (20000,20000,20000) L_0x2237940/d;
L_0x2237aa0/d .functor AND 1, L_0x2236610, L_0x2237940, C4<1>, C4<1>;
L_0x2237aa0 .delay 1 (20000,20000,20000) L_0x2237aa0/d;
L_0x2237bb0/d .functor AND 1, L_0x2236d90, L_0x22376d0, C4<1>, C4<1>;
L_0x2237bb0 .delay 1 (20000,20000,20000) L_0x2237bb0/d;
L_0x2237d60/d .functor AND 1, L_0x2236f40, L_0x22377e0, C4<1>, C4<1>;
L_0x2237d60 .delay 1 (20000,20000,20000) L_0x2237d60/d;
L_0x2237ec0/d .functor AND 1, L_0x2237110, L_0x2237540, C4<1>, C4<1>;
L_0x2237ec0 .delay 1 (20000,20000,20000) L_0x2237ec0/d;
L_0x2238080/d .functor OR 1, L_0x2237aa0, L_0x2237bb0, L_0x2237d60, L_0x2237ec0;
L_0x2238080 .delay 1 (40000,40000,40000) L_0x2238080/d;
v0x2182f60_0 .net "A0andA1", 0 0, L_0x2237540;  1 drivers
v0x2183020_0 .net "A0andnotA1", 0 0, L_0x22376d0;  1 drivers
v0x21830e0_0 .net "addr0", 0 0, v0x2182980_0;  alias, 1 drivers
v0x21831b0_0 .net "addr1", 0 0, v0x2182a40_0;  alias, 1 drivers
v0x2183280_0 .net "in0", 0 0, L_0x2236610;  alias, 1 drivers
v0x2183370_0 .net "in0and", 0 0, L_0x2237aa0;  1 drivers
v0x2183410_0 .net "in1", 0 0, L_0x2236d90;  alias, 1 drivers
v0x21834b0_0 .net "in1and", 0 0, L_0x2237bb0;  1 drivers
v0x2183570_0 .net "in2", 0 0, L_0x2236f40;  alias, 1 drivers
v0x21836c0_0 .net "in2and", 0 0, L_0x2237d60;  1 drivers
v0x2183780_0 .net "in3", 0 0, L_0x2237110;  alias, 1 drivers
v0x2183840_0 .net "in3and", 0 0, L_0x2237ec0;  1 drivers
v0x2183900_0 .net "notA0", 0 0, L_0x2237370;  1 drivers
v0x21839c0_0 .net "notA0andA1", 0 0, L_0x22377e0;  1 drivers
v0x2183a80_0 .net "notA0andnotA1", 0 0, L_0x2237940;  1 drivers
v0x2183b40_0 .net "notA1", 0 0, L_0x22373e0;  1 drivers
v0x2183c00_0 .net "out", 0 0, L_0x2238080;  alias, 1 drivers
S_0x21851b0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x2182100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22383b0/d .functor NOT 1, L_0x2238630, C4<0>, C4<0>, C4<0>;
L_0x22383b0 .delay 1 (10000,10000,10000) L_0x22383b0/d;
L_0x2184560/d .functor NOT 1, L_0x2238720, C4<0>, C4<0>, C4<0>;
L_0x2184560 .delay 1 (10000,10000,10000) L_0x2184560/d;
L_0x2238880/d .functor AND 1, L_0x22389e0, L_0x22383b0, L_0x2184560, C4<1>;
L_0x2238880 .delay 1 (30000,30000,30000) L_0x2238880/d;
L_0x2238b40/d .functor XOR 1, L_0x2238880, L_0x223ac70, C4<0>, C4<0>;
L_0x2238b40 .delay 1 (20000,20000,20000) L_0x2238b40/d;
L_0x2238c50/d .functor XOR 1, L_0x223ab10, L_0x2238b40, C4<0>, C4<0>;
L_0x2238c50 .delay 1 (20000,20000,20000) L_0x2238c50/d;
L_0x2238db0/d .functor XOR 1, L_0x2238c50, L_0x2236ad0, C4<0>, C4<0>;
L_0x2238db0 .delay 1 (20000,20000,20000) L_0x2238db0/d;
L_0x2238fa0/d .functor AND 1, L_0x223ab10, L_0x223ac70, C4<1>, C4<1>;
L_0x2238fa0 .delay 1 (20000,20000,20000) L_0x2238fa0/d;
L_0x2239150/d .functor AND 1, L_0x2236ad0, L_0x2238c50, C4<1>, C4<1>;
L_0x2239150 .delay 1 (20000,20000,20000) L_0x2239150/d;
L_0x2239300/d .functor OR 1, L_0x2238fa0, L_0x2239150, C4<0>, C4<0>;
L_0x2239300 .delay 1 (20000,20000,20000) L_0x2239300/d;
L_0x2239460/d .functor OR 1, L_0x223ab10, L_0x223ac70, C4<0>, C4<0>;
L_0x2239460 .delay 1 (20000,20000,20000) L_0x2239460/d;
L_0x2239620/d .functor XOR 1, v0x2185920_0, L_0x2239460, C4<0>, C4<0>;
L_0x2239620 .delay 1 (20000,20000,20000) L_0x2239620/d;
L_0x2239780/d .functor XOR 1, v0x2185920_0, L_0x2238fa0, C4<0>, C4<0>;
L_0x2239780 .delay 1 (20000,20000,20000) L_0x2239780/d;
L_0x2239950/d .functor XOR 1, L_0x223ab10, L_0x223ac70, C4<0>, C4<0>;
L_0x2239950 .delay 1 (20000,20000,20000) L_0x2239950/d;
v0x2186c80_0 .net "AB", 0 0, L_0x2238fa0;  1 drivers
v0x2186d60_0 .net "AorB", 0 0, L_0x2239460;  1 drivers
v0x2186e20_0 .net "AxorB", 0 0, L_0x2239950;  1 drivers
v0x2186ef0_0 .net "AxorB2", 0 0, L_0x2238c50;  1 drivers
v0x2186f90_0 .net "AxorBC", 0 0, L_0x2239150;  1 drivers
v0x2187030_0 .net *"_s1", 0 0, L_0x2238630;  1 drivers
v0x2187110_0 .net *"_s3", 0 0, L_0x2238720;  1 drivers
v0x21871f0_0 .net *"_s5", 0 0, L_0x22389e0;  1 drivers
v0x21872d0_0 .net "a", 0 0, L_0x223ab10;  1 drivers
v0x2187420_0 .net "address0", 0 0, v0x2185790_0;  1 drivers
v0x21874c0_0 .net "address1", 0 0, v0x2185850_0;  1 drivers
v0x21875b0_0 .net "b", 0 0, L_0x223ac70;  1 drivers
v0x2187670_0 .net "carryin", 0 0, L_0x2236ad0;  alias, 1 drivers
v0x2187710_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x21877b0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2187850_0 .net "invert", 0 0, v0x2185920_0;  1 drivers
v0x21878f0_0 .net "nandand", 0 0, L_0x2239780;  1 drivers
v0x2187aa0_0 .net "newB", 0 0, L_0x2238b40;  1 drivers
v0x2187b40_0 .net "noror", 0 0, L_0x2239620;  1 drivers
v0x2187be0_0 .net "notControl1", 0 0, L_0x22383b0;  1 drivers
v0x2187c80_0 .net "notControl2", 0 0, L_0x2184560;  1 drivers
v0x2187d20_0 .net "subtract", 0 0, L_0x2238880;  1 drivers
v0x2187dc0_0 .net "sum", 0 0, L_0x223a880;  1 drivers
v0x2187e60_0 .net "sumval", 0 0, L_0x2238db0;  1 drivers
L_0x2238630 .part v0x21ace70_0, 1, 1;
L_0x2238720 .part v0x21ace70_0, 2, 1;
L_0x22389e0 .part v0x21ace70_0, 0, 1;
S_0x2185440 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21851b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21856b0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2185790_0 .var "address0", 0 0;
v0x2185850_0 .var "address1", 0 0;
v0x2185920_0 .var "invert", 0 0;
S_0x2185a90 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21851b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2239bb0/d .functor NOT 1, v0x2185790_0, C4<0>, C4<0>, C4<0>;
L_0x2239bb0 .delay 1 (10000,10000,10000) L_0x2239bb0/d;
L_0x2239c20/d .functor NOT 1, v0x2185850_0, C4<0>, C4<0>, C4<0>;
L_0x2239c20 .delay 1 (10000,10000,10000) L_0x2239c20/d;
L_0x2239ce0/d .functor AND 1, v0x2185790_0, v0x2185850_0, C4<1>, C4<1>;
L_0x2239ce0 .delay 1 (20000,20000,20000) L_0x2239ce0/d;
L_0x2239ed0/d .functor AND 1, v0x2185790_0, L_0x2239c20, C4<1>, C4<1>;
L_0x2239ed0 .delay 1 (20000,20000,20000) L_0x2239ed0/d;
L_0x2239fe0/d .functor AND 1, L_0x2239bb0, v0x2185850_0, C4<1>, C4<1>;
L_0x2239fe0 .delay 1 (20000,20000,20000) L_0x2239fe0/d;
L_0x223a140/d .functor AND 1, L_0x2239bb0, L_0x2239c20, C4<1>, C4<1>;
L_0x223a140 .delay 1 (20000,20000,20000) L_0x223a140/d;
L_0x223a2a0/d .functor AND 1, L_0x2238db0, L_0x223a140, C4<1>, C4<1>;
L_0x223a2a0 .delay 1 (20000,20000,20000) L_0x223a2a0/d;
L_0x223a3b0/d .functor AND 1, L_0x2239620, L_0x2239ed0, C4<1>, C4<1>;
L_0x223a3b0 .delay 1 (20000,20000,20000) L_0x223a3b0/d;
L_0x223a560/d .functor AND 1, L_0x2239780, L_0x2239fe0, C4<1>, C4<1>;
L_0x223a560 .delay 1 (20000,20000,20000) L_0x223a560/d;
L_0x223a6c0/d .functor AND 1, L_0x2239950, L_0x2239ce0, C4<1>, C4<1>;
L_0x223a6c0 .delay 1 (20000,20000,20000) L_0x223a6c0/d;
L_0x223a880/d .functor OR 1, L_0x223a2a0, L_0x223a3b0, L_0x223a560, L_0x223a6c0;
L_0x223a880 .delay 1 (40000,40000,40000) L_0x223a880/d;
v0x2185d70_0 .net "A0andA1", 0 0, L_0x2239ce0;  1 drivers
v0x2185e30_0 .net "A0andnotA1", 0 0, L_0x2239ed0;  1 drivers
v0x2185ef0_0 .net "addr0", 0 0, v0x2185790_0;  alias, 1 drivers
v0x2185fc0_0 .net "addr1", 0 0, v0x2185850_0;  alias, 1 drivers
v0x2186090_0 .net "in0", 0 0, L_0x2238db0;  alias, 1 drivers
v0x2186180_0 .net "in0and", 0 0, L_0x223a2a0;  1 drivers
v0x2186220_0 .net "in1", 0 0, L_0x2239620;  alias, 1 drivers
v0x21862c0_0 .net "in1and", 0 0, L_0x223a3b0;  1 drivers
v0x2186380_0 .net "in2", 0 0, L_0x2239780;  alias, 1 drivers
v0x21864d0_0 .net "in2and", 0 0, L_0x223a560;  1 drivers
v0x2186590_0 .net "in3", 0 0, L_0x2239950;  alias, 1 drivers
v0x2186650_0 .net "in3and", 0 0, L_0x223a6c0;  1 drivers
v0x2186710_0 .net "notA0", 0 0, L_0x2239bb0;  1 drivers
v0x21867d0_0 .net "notA0andA1", 0 0, L_0x2239fe0;  1 drivers
v0x2186890_0 .net "notA0andnotA1", 0 0, L_0x223a140;  1 drivers
v0x2186950_0 .net "notA1", 0 0, L_0x2239c20;  1 drivers
v0x2186a10_0 .net "out", 0 0, L_0x223a880;  alias, 1 drivers
S_0x21880c0 .scope generate, "genblock[19]" "genblock[19]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x21882d0 .param/l "i" 0 3 30, +C4<010011>;
v0x218df70_0 .net "carryout2", 0 0, L_0x223baf0;  1 drivers
S_0x2188390 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21880c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x223abb0/d .functor NOT 1, L_0x223ae40, C4<0>, C4<0>, C4<0>;
L_0x223abb0 .delay 1 (10000,10000,10000) L_0x223abb0/d;
L_0x223aee0/d .functor NOT 1, L_0x223afa0, C4<0>, C4<0>, C4<0>;
L_0x223aee0 .delay 1 (10000,10000,10000) L_0x223aee0/d;
L_0x223b100/d .functor AND 1, L_0x223b260, L_0x223abb0, L_0x223aee0, C4<1>;
L_0x223b100 .delay 1 (30000,30000,30000) L_0x223b100/d;
L_0x223b3c0/d .functor XOR 1, L_0x223b100, L_0x223d4a0, C4<0>, C4<0>;
L_0x223b3c0 .delay 1 (20000,20000,20000) L_0x223b3c0/d;
L_0x223b4d0/d .functor XOR 1, L_0x223d340, L_0x223b3c0, C4<0>, C4<0>;
L_0x223b4d0 .delay 1 (20000,20000,20000) L_0x223b4d0/d;
L_0x223b630/d .functor XOR 1, L_0x223b4d0, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x223b630 .delay 1 (20000,20000,20000) L_0x223b630/d;
L_0x223b7e0/d .functor AND 1, L_0x223d340, L_0x223d4a0, C4<1>, C4<1>;
L_0x223b7e0 .delay 1 (20000,20000,20000) L_0x223b7e0/d;
L_0x223b990/d .functor AND 1, RS_0x7feee6773798, L_0x223b4d0, C4<1>, C4<1>;
L_0x223b990 .delay 1 (20000,20000,20000) L_0x223b990/d;
L_0x223baf0/d .functor OR 1, L_0x223b7e0, L_0x223b990, C4<0>, C4<0>;
L_0x223baf0 .delay 1 (20000,20000,20000) L_0x223baf0/d;
L_0x223bc50/d .functor OR 1, L_0x223d340, L_0x223d4a0, C4<0>, C4<0>;
L_0x223bc50 .delay 1 (20000,20000,20000) L_0x223bc50/d;
L_0x223be10/d .functor XOR 1, v0x2188ad0_0, L_0x223bc50, C4<0>, C4<0>;
L_0x223be10 .delay 1 (20000,20000,20000) L_0x223be10/d;
L_0x223bf70/d .functor XOR 1, v0x2188ad0_0, L_0x223b7e0, C4<0>, C4<0>;
L_0x223bf70 .delay 1 (20000,20000,20000) L_0x223bf70/d;
L_0x223c140/d .functor XOR 1, L_0x223d340, L_0x223d4a0, C4<0>, C4<0>;
L_0x223c140 .delay 1 (20000,20000,20000) L_0x223c140/d;
v0x2189e30_0 .net "AB", 0 0, L_0x223b7e0;  1 drivers
v0x2189f10_0 .net "AorB", 0 0, L_0x223bc50;  1 drivers
v0x2189fd0_0 .net "AxorB", 0 0, L_0x223c140;  1 drivers
v0x218a0a0_0 .net "AxorB2", 0 0, L_0x223b4d0;  1 drivers
v0x218a140_0 .net "AxorBC", 0 0, L_0x223b990;  1 drivers
v0x218a1e0_0 .net *"_s1", 0 0, L_0x223ae40;  1 drivers
v0x218a2c0_0 .net *"_s3", 0 0, L_0x223afa0;  1 drivers
v0x218a3a0_0 .net *"_s5", 0 0, L_0x223b260;  1 drivers
v0x218a480_0 .net "a", 0 0, L_0x223d340;  1 drivers
v0x218a5d0_0 .net "address0", 0 0, v0x2188940_0;  1 drivers
v0x218a670_0 .net "address1", 0 0, v0x2188a00_0;  1 drivers
v0x218a760_0 .net "b", 0 0, L_0x223d4a0;  1 drivers
v0x218a820_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x218a8c0_0 .net "carryout", 0 0, L_0x223baf0;  alias, 1 drivers
v0x218a980_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x218aa40_0 .net "invert", 0 0, v0x2188ad0_0;  1 drivers
v0x218aae0_0 .net "nandand", 0 0, L_0x223bf70;  1 drivers
v0x218ac90_0 .net "newB", 0 0, L_0x223b3c0;  1 drivers
v0x218ad30_0 .net "noror", 0 0, L_0x223be10;  1 drivers
v0x218add0_0 .net "notControl1", 0 0, L_0x223abb0;  1 drivers
v0x218ae70_0 .net "notControl2", 0 0, L_0x223aee0;  1 drivers
v0x218af10_0 .net "subtract", 0 0, L_0x223b100;  1 drivers
v0x218afb0_0 .net "sum", 0 0, L_0x223d0b0;  1 drivers
v0x218b050_0 .net "sumval", 0 0, L_0x223b630;  1 drivers
L_0x223ae40 .part v0x21ace70_0, 1, 1;
L_0x223afa0 .part v0x21ace70_0, 2, 1;
L_0x223b260 .part v0x21ace70_0, 0, 1;
S_0x2188600 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2188390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2188860_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2188940_0 .var "address0", 0 0;
v0x2188a00_0 .var "address1", 0 0;
v0x2188ad0_0 .var "invert", 0 0;
S_0x2188c40 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2188390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x223c3a0/d .functor NOT 1, v0x2188940_0, C4<0>, C4<0>, C4<0>;
L_0x223c3a0 .delay 1 (10000,10000,10000) L_0x223c3a0/d;
L_0x223c410/d .functor NOT 1, v0x2188a00_0, C4<0>, C4<0>, C4<0>;
L_0x223c410 .delay 1 (10000,10000,10000) L_0x223c410/d;
L_0x223c570/d .functor AND 1, v0x2188940_0, v0x2188a00_0, C4<1>, C4<1>;
L_0x223c570 .delay 1 (20000,20000,20000) L_0x223c570/d;
L_0x223c700/d .functor AND 1, v0x2188940_0, L_0x223c410, C4<1>, C4<1>;
L_0x223c700 .delay 1 (20000,20000,20000) L_0x223c700/d;
L_0x223c810/d .functor AND 1, L_0x223c3a0, v0x2188a00_0, C4<1>, C4<1>;
L_0x223c810 .delay 1 (20000,20000,20000) L_0x223c810/d;
L_0x223c970/d .functor AND 1, L_0x223c3a0, L_0x223c410, C4<1>, C4<1>;
L_0x223c970 .delay 1 (20000,20000,20000) L_0x223c970/d;
L_0x223cad0/d .functor AND 1, L_0x223b630, L_0x223c970, C4<1>, C4<1>;
L_0x223cad0 .delay 1 (20000,20000,20000) L_0x223cad0/d;
L_0x223cbe0/d .functor AND 1, L_0x223be10, L_0x223c700, C4<1>, C4<1>;
L_0x223cbe0 .delay 1 (20000,20000,20000) L_0x223cbe0/d;
L_0x223cd90/d .functor AND 1, L_0x223bf70, L_0x223c810, C4<1>, C4<1>;
L_0x223cd90 .delay 1 (20000,20000,20000) L_0x223cd90/d;
L_0x223cef0/d .functor AND 1, L_0x223c140, L_0x223c570, C4<1>, C4<1>;
L_0x223cef0 .delay 1 (20000,20000,20000) L_0x223cef0/d;
L_0x223d0b0/d .functor OR 1, L_0x223cad0, L_0x223cbe0, L_0x223cd90, L_0x223cef0;
L_0x223d0b0 .delay 1 (40000,40000,40000) L_0x223d0b0/d;
v0x2188f20_0 .net "A0andA1", 0 0, L_0x223c570;  1 drivers
v0x2188fe0_0 .net "A0andnotA1", 0 0, L_0x223c700;  1 drivers
v0x21890a0_0 .net "addr0", 0 0, v0x2188940_0;  alias, 1 drivers
v0x2189170_0 .net "addr1", 0 0, v0x2188a00_0;  alias, 1 drivers
v0x2189240_0 .net "in0", 0 0, L_0x223b630;  alias, 1 drivers
v0x2189330_0 .net "in0and", 0 0, L_0x223cad0;  1 drivers
v0x21893d0_0 .net "in1", 0 0, L_0x223be10;  alias, 1 drivers
v0x2189470_0 .net "in1and", 0 0, L_0x223cbe0;  1 drivers
v0x2189530_0 .net "in2", 0 0, L_0x223bf70;  alias, 1 drivers
v0x2189680_0 .net "in2and", 0 0, L_0x223cd90;  1 drivers
v0x2189740_0 .net "in3", 0 0, L_0x223c140;  alias, 1 drivers
v0x2189800_0 .net "in3and", 0 0, L_0x223cef0;  1 drivers
v0x21898c0_0 .net "notA0", 0 0, L_0x223c3a0;  1 drivers
v0x2189980_0 .net "notA0andA1", 0 0, L_0x223c810;  1 drivers
v0x2189a40_0 .net "notA0andnotA1", 0 0, L_0x223c970;  1 drivers
v0x2189b00_0 .net "notA1", 0 0, L_0x223c410;  1 drivers
v0x2189bc0_0 .net "out", 0 0, L_0x223d0b0;  alias, 1 drivers
S_0x218b170 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21880c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x223d3e0/d .functor NOT 1, L_0x223d680, C4<0>, C4<0>, C4<0>;
L_0x223d3e0 .delay 1 (10000,10000,10000) L_0x223d3e0/d;
L_0x223d720/d .functor NOT 1, L_0x223d7e0, C4<0>, C4<0>, C4<0>;
L_0x223d720 .delay 1 (10000,10000,10000) L_0x223d720/d;
L_0x223d940/d .functor AND 1, L_0x223daa0, L_0x223d3e0, L_0x223d720, C4<1>;
L_0x223d940 .delay 1 (30000,30000,30000) L_0x223d940/d;
L_0x223dc00/d .functor XOR 1, L_0x223d940, L_0x223fd30, C4<0>, C4<0>;
L_0x223dc00 .delay 1 (20000,20000,20000) L_0x223dc00/d;
L_0x223dd10/d .functor XOR 1, L_0x223fbd0, L_0x223dc00, C4<0>, C4<0>;
L_0x223dd10 .delay 1 (20000,20000,20000) L_0x223dd10/d;
L_0x223de70/d .functor XOR 1, L_0x223dd10, L_0x223baf0, C4<0>, C4<0>;
L_0x223de70 .delay 1 (20000,20000,20000) L_0x223de70/d;
L_0x223e060/d .functor AND 1, L_0x223fbd0, L_0x223fd30, C4<1>, C4<1>;
L_0x223e060 .delay 1 (20000,20000,20000) L_0x223e060/d;
L_0x223e210/d .functor AND 1, L_0x223baf0, L_0x223dd10, C4<1>, C4<1>;
L_0x223e210 .delay 1 (20000,20000,20000) L_0x223e210/d;
L_0x223e3c0/d .functor OR 1, L_0x223e060, L_0x223e210, C4<0>, C4<0>;
L_0x223e3c0 .delay 1 (20000,20000,20000) L_0x223e3c0/d;
L_0x223e520/d .functor OR 1, L_0x223fbd0, L_0x223fd30, C4<0>, C4<0>;
L_0x223e520 .delay 1 (20000,20000,20000) L_0x223e520/d;
L_0x223e6e0/d .functor XOR 1, v0x218b8e0_0, L_0x223e520, C4<0>, C4<0>;
L_0x223e6e0 .delay 1 (20000,20000,20000) L_0x223e6e0/d;
L_0x223e840/d .functor XOR 1, v0x218b8e0_0, L_0x223e060, C4<0>, C4<0>;
L_0x223e840 .delay 1 (20000,20000,20000) L_0x223e840/d;
L_0x223ea10/d .functor XOR 1, L_0x223fbd0, L_0x223fd30, C4<0>, C4<0>;
L_0x223ea10 .delay 1 (20000,20000,20000) L_0x223ea10/d;
v0x218cc40_0 .net "AB", 0 0, L_0x223e060;  1 drivers
v0x218cd20_0 .net "AorB", 0 0, L_0x223e520;  1 drivers
v0x218cde0_0 .net "AxorB", 0 0, L_0x223ea10;  1 drivers
v0x218ceb0_0 .net "AxorB2", 0 0, L_0x223dd10;  1 drivers
v0x218cf50_0 .net "AxorBC", 0 0, L_0x223e210;  1 drivers
v0x218cff0_0 .net *"_s1", 0 0, L_0x223d680;  1 drivers
v0x218d0d0_0 .net *"_s3", 0 0, L_0x223d7e0;  1 drivers
v0x218d1b0_0 .net *"_s5", 0 0, L_0x223daa0;  1 drivers
v0x218d290_0 .net "a", 0 0, L_0x223fbd0;  1 drivers
v0x218d3e0_0 .net "address0", 0 0, v0x218b750_0;  1 drivers
v0x218d480_0 .net "address1", 0 0, v0x218b810_0;  1 drivers
v0x218d570_0 .net "b", 0 0, L_0x223fd30;  1 drivers
v0x218d630_0 .net "carryin", 0 0, L_0x223baf0;  alias, 1 drivers
v0x218d6d0_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x218d770_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x218d810_0 .net "invert", 0 0, v0x218b8e0_0;  1 drivers
v0x218d8b0_0 .net "nandand", 0 0, L_0x223e840;  1 drivers
v0x218da60_0 .net "newB", 0 0, L_0x223dc00;  1 drivers
v0x218db00_0 .net "noror", 0 0, L_0x223e6e0;  1 drivers
v0x218dba0_0 .net "notControl1", 0 0, L_0x223d3e0;  1 drivers
v0x218dc40_0 .net "notControl2", 0 0, L_0x223d720;  1 drivers
v0x218dce0_0 .net "subtract", 0 0, L_0x223d940;  1 drivers
v0x218dd80_0 .net "sum", 0 0, L_0x223f940;  1 drivers
v0x218de20_0 .net "sumval", 0 0, L_0x223de70;  1 drivers
L_0x223d680 .part v0x21ace70_0, 1, 1;
L_0x223d7e0 .part v0x21ace70_0, 2, 1;
L_0x223daa0 .part v0x21ace70_0, 0, 1;
S_0x218b400 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x218b170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x218b670_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x218b750_0 .var "address0", 0 0;
v0x218b810_0 .var "address1", 0 0;
v0x218b8e0_0 .var "invert", 0 0;
S_0x218ba50 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x218b170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x223ec70/d .functor NOT 1, v0x218b750_0, C4<0>, C4<0>, C4<0>;
L_0x223ec70 .delay 1 (10000,10000,10000) L_0x223ec70/d;
L_0x223ece0/d .functor NOT 1, v0x218b810_0, C4<0>, C4<0>, C4<0>;
L_0x223ece0 .delay 1 (10000,10000,10000) L_0x223ece0/d;
L_0x223eda0/d .functor AND 1, v0x218b750_0, v0x218b810_0, C4<1>, C4<1>;
L_0x223eda0 .delay 1 (20000,20000,20000) L_0x223eda0/d;
L_0x223ef90/d .functor AND 1, v0x218b750_0, L_0x223ece0, C4<1>, C4<1>;
L_0x223ef90 .delay 1 (20000,20000,20000) L_0x223ef90/d;
L_0x223f0a0/d .functor AND 1, L_0x223ec70, v0x218b810_0, C4<1>, C4<1>;
L_0x223f0a0 .delay 1 (20000,20000,20000) L_0x223f0a0/d;
L_0x223f200/d .functor AND 1, L_0x223ec70, L_0x223ece0, C4<1>, C4<1>;
L_0x223f200 .delay 1 (20000,20000,20000) L_0x223f200/d;
L_0x223f360/d .functor AND 1, L_0x223de70, L_0x223f200, C4<1>, C4<1>;
L_0x223f360 .delay 1 (20000,20000,20000) L_0x223f360/d;
L_0x223f470/d .functor AND 1, L_0x223e6e0, L_0x223ef90, C4<1>, C4<1>;
L_0x223f470 .delay 1 (20000,20000,20000) L_0x223f470/d;
L_0x223f620/d .functor AND 1, L_0x223e840, L_0x223f0a0, C4<1>, C4<1>;
L_0x223f620 .delay 1 (20000,20000,20000) L_0x223f620/d;
L_0x223f780/d .functor AND 1, L_0x223ea10, L_0x223eda0, C4<1>, C4<1>;
L_0x223f780 .delay 1 (20000,20000,20000) L_0x223f780/d;
L_0x223f940/d .functor OR 1, L_0x223f360, L_0x223f470, L_0x223f620, L_0x223f780;
L_0x223f940 .delay 1 (40000,40000,40000) L_0x223f940/d;
v0x218bd30_0 .net "A0andA1", 0 0, L_0x223eda0;  1 drivers
v0x218bdf0_0 .net "A0andnotA1", 0 0, L_0x223ef90;  1 drivers
v0x218beb0_0 .net "addr0", 0 0, v0x218b750_0;  alias, 1 drivers
v0x218bf80_0 .net "addr1", 0 0, v0x218b810_0;  alias, 1 drivers
v0x218c050_0 .net "in0", 0 0, L_0x223de70;  alias, 1 drivers
v0x218c140_0 .net "in0and", 0 0, L_0x223f360;  1 drivers
v0x218c1e0_0 .net "in1", 0 0, L_0x223e6e0;  alias, 1 drivers
v0x218c280_0 .net "in1and", 0 0, L_0x223f470;  1 drivers
v0x218c340_0 .net "in2", 0 0, L_0x223e840;  alias, 1 drivers
v0x218c490_0 .net "in2and", 0 0, L_0x223f620;  1 drivers
v0x218c550_0 .net "in3", 0 0, L_0x223ea10;  alias, 1 drivers
v0x218c610_0 .net "in3and", 0 0, L_0x223f780;  1 drivers
v0x218c6d0_0 .net "notA0", 0 0, L_0x223ec70;  1 drivers
v0x218c790_0 .net "notA0andA1", 0 0, L_0x223f0a0;  1 drivers
v0x218c850_0 .net "notA0andnotA1", 0 0, L_0x223f200;  1 drivers
v0x218c910_0 .net "notA1", 0 0, L_0x223ece0;  1 drivers
v0x218c9d0_0 .net "out", 0 0, L_0x223f940;  alias, 1 drivers
S_0x218e080 .scope generate, "genblock[21]" "genblock[21]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x218e290 .param/l "i" 0 3 30, +C4<010101>;
v0x2193f30_0 .net "carryout2", 0 0, L_0x2240bd0;  1 drivers
S_0x218e350 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x218e080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x223fc70/d .functor NOT 1, L_0x223d5e0, C4<0>, C4<0>, C4<0>;
L_0x223fc70 .delay 1 (10000,10000,10000) L_0x223fc70/d;
L_0x223ff70/d .functor NOT 1, L_0x2240030, C4<0>, C4<0>, C4<0>;
L_0x223ff70 .delay 1 (10000,10000,10000) L_0x223ff70/d;
L_0x2240190/d .functor AND 1, L_0x22402f0, L_0x223fc70, L_0x223ff70, C4<1>;
L_0x2240190 .delay 1 (30000,30000,30000) L_0x2240190/d;
L_0x2240450/d .functor XOR 1, L_0x2240190, L_0x2242530, C4<0>, C4<0>;
L_0x2240450 .delay 1 (20000,20000,20000) L_0x2240450/d;
L_0x2240560/d .functor XOR 1, L_0x22423d0, L_0x2240450, C4<0>, C4<0>;
L_0x2240560 .delay 1 (20000,20000,20000) L_0x2240560/d;
L_0x22406c0/d .functor XOR 1, L_0x2240560, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x22406c0 .delay 1 (20000,20000,20000) L_0x22406c0/d;
L_0x2240870/d .functor AND 1, L_0x22423d0, L_0x2242530, C4<1>, C4<1>;
L_0x2240870 .delay 1 (20000,20000,20000) L_0x2240870/d;
L_0x2240a20/d .functor AND 1, RS_0x7feee6773798, L_0x2240560, C4<1>, C4<1>;
L_0x2240a20 .delay 1 (20000,20000,20000) L_0x2240a20/d;
L_0x2240bd0/d .functor OR 1, L_0x2240870, L_0x2240a20, C4<0>, C4<0>;
L_0x2240bd0 .delay 1 (20000,20000,20000) L_0x2240bd0/d;
L_0x2240d30/d .functor OR 1, L_0x22423d0, L_0x2242530, C4<0>, C4<0>;
L_0x2240d30 .delay 1 (20000,20000,20000) L_0x2240d30/d;
L_0x2240ef0/d .functor XOR 1, v0x218ea90_0, L_0x2240d30, C4<0>, C4<0>;
L_0x2240ef0 .delay 1 (20000,20000,20000) L_0x2240ef0/d;
L_0x2241050/d .functor XOR 1, v0x218ea90_0, L_0x2240870, C4<0>, C4<0>;
L_0x2241050 .delay 1 (20000,20000,20000) L_0x2241050/d;
L_0x2241220/d .functor XOR 1, L_0x22423d0, L_0x2242530, C4<0>, C4<0>;
L_0x2241220 .delay 1 (20000,20000,20000) L_0x2241220/d;
v0x218fdf0_0 .net "AB", 0 0, L_0x2240870;  1 drivers
v0x218fed0_0 .net "AorB", 0 0, L_0x2240d30;  1 drivers
v0x218ff90_0 .net "AxorB", 0 0, L_0x2241220;  1 drivers
v0x2190060_0 .net "AxorB2", 0 0, L_0x2240560;  1 drivers
v0x2190100_0 .net "AxorBC", 0 0, L_0x2240a20;  1 drivers
v0x21901a0_0 .net *"_s1", 0 0, L_0x223d5e0;  1 drivers
v0x2190280_0 .net *"_s3", 0 0, L_0x2240030;  1 drivers
v0x2190360_0 .net *"_s5", 0 0, L_0x22402f0;  1 drivers
v0x2190440_0 .net "a", 0 0, L_0x22423d0;  1 drivers
v0x2190590_0 .net "address0", 0 0, v0x218e900_0;  1 drivers
v0x2190630_0 .net "address1", 0 0, v0x218e9c0_0;  1 drivers
v0x2190720_0 .net "b", 0 0, L_0x2242530;  1 drivers
v0x21907e0_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2190880_0 .net "carryout", 0 0, L_0x2240bd0;  alias, 1 drivers
v0x2190940_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2190a00_0 .net "invert", 0 0, v0x218ea90_0;  1 drivers
v0x2190aa0_0 .net "nandand", 0 0, L_0x2241050;  1 drivers
v0x2190c50_0 .net "newB", 0 0, L_0x2240450;  1 drivers
v0x2190cf0_0 .net "noror", 0 0, L_0x2240ef0;  1 drivers
v0x2190d90_0 .net "notControl1", 0 0, L_0x223fc70;  1 drivers
v0x2190e30_0 .net "notControl2", 0 0, L_0x223ff70;  1 drivers
v0x2190ed0_0 .net "subtract", 0 0, L_0x2240190;  1 drivers
v0x2190f70_0 .net "sum", 0 0, L_0x2242180;  1 drivers
v0x2191010_0 .net "sumval", 0 0, L_0x22406c0;  1 drivers
L_0x223d5e0 .part v0x21ace70_0, 1, 1;
L_0x2240030 .part v0x21ace70_0, 2, 1;
L_0x22402f0 .part v0x21ace70_0, 0, 1;
S_0x218e5c0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x218e350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x218e820_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x218e900_0 .var "address0", 0 0;
v0x218e9c0_0 .var "address1", 0 0;
v0x218ea90_0 .var "invert", 0 0;
S_0x218ec00 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x218e350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2241480/d .functor NOT 1, v0x218e900_0, C4<0>, C4<0>, C4<0>;
L_0x2241480 .delay 1 (10000,10000,10000) L_0x2241480/d;
L_0x2241540/d .functor NOT 1, v0x218e9c0_0, C4<0>, C4<0>, C4<0>;
L_0x2241540 .delay 1 (10000,10000,10000) L_0x2241540/d;
L_0x22416a0/d .functor AND 1, v0x218e900_0, v0x218e9c0_0, C4<1>, C4<1>;
L_0x22416a0 .delay 1 (20000,20000,20000) L_0x22416a0/d;
L_0x2241830/d .functor AND 1, v0x218e900_0, L_0x2241540, C4<1>, C4<1>;
L_0x2241830 .delay 1 (20000,20000,20000) L_0x2241830/d;
L_0x2241940/d .functor AND 1, L_0x2241480, v0x218e9c0_0, C4<1>, C4<1>;
L_0x2241940 .delay 1 (20000,20000,20000) L_0x2241940/d;
L_0x2241aa0/d .functor AND 1, L_0x2241480, L_0x2241540, C4<1>, C4<1>;
L_0x2241aa0 .delay 1 (20000,20000,20000) L_0x2241aa0/d;
L_0x2241c00/d .functor AND 1, L_0x22406c0, L_0x2241aa0, C4<1>, C4<1>;
L_0x2241c00 .delay 1 (20000,20000,20000) L_0x2241c00/d;
L_0x2241d10/d .functor AND 1, L_0x2240ef0, L_0x2241830, C4<1>, C4<1>;
L_0x2241d10 .delay 1 (20000,20000,20000) L_0x2241d10/d;
L_0x2241ec0/d .functor AND 1, L_0x2241050, L_0x2241940, C4<1>, C4<1>;
L_0x2241ec0 .delay 1 (20000,20000,20000) L_0x2241ec0/d;
L_0x2242020/d .functor AND 1, L_0x2241220, L_0x22416a0, C4<1>, C4<1>;
L_0x2242020 .delay 1 (20000,20000,20000) L_0x2242020/d;
L_0x2242180/d .functor OR 1, L_0x2241c00, L_0x2241d10, L_0x2241ec0, L_0x2242020;
L_0x2242180 .delay 1 (40000,40000,40000) L_0x2242180/d;
v0x218eee0_0 .net "A0andA1", 0 0, L_0x22416a0;  1 drivers
v0x218efa0_0 .net "A0andnotA1", 0 0, L_0x2241830;  1 drivers
v0x218f060_0 .net "addr0", 0 0, v0x218e900_0;  alias, 1 drivers
v0x218f130_0 .net "addr1", 0 0, v0x218e9c0_0;  alias, 1 drivers
v0x218f200_0 .net "in0", 0 0, L_0x22406c0;  alias, 1 drivers
v0x218f2f0_0 .net "in0and", 0 0, L_0x2241c00;  1 drivers
v0x218f390_0 .net "in1", 0 0, L_0x2240ef0;  alias, 1 drivers
v0x218f430_0 .net "in1and", 0 0, L_0x2241d10;  1 drivers
v0x218f4f0_0 .net "in2", 0 0, L_0x2241050;  alias, 1 drivers
v0x218f640_0 .net "in2and", 0 0, L_0x2241ec0;  1 drivers
v0x218f700_0 .net "in3", 0 0, L_0x2241220;  alias, 1 drivers
v0x218f7c0_0 .net "in3and", 0 0, L_0x2242020;  1 drivers
v0x218f880_0 .net "notA0", 0 0, L_0x2241480;  1 drivers
v0x218f940_0 .net "notA0andA1", 0 0, L_0x2241940;  1 drivers
v0x218fa00_0 .net "notA0andnotA1", 0 0, L_0x2241aa0;  1 drivers
v0x218fac0_0 .net "notA1", 0 0, L_0x2241540;  1 drivers
v0x218fb80_0 .net "out", 0 0, L_0x2242180;  alias, 1 drivers
S_0x2191130 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x218e080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2242470/d .functor NOT 1, L_0x223fe70, C4<0>, C4<0>, C4<0>;
L_0x2242470 .delay 1 (10000,10000,10000) L_0x2242470/d;
L_0x2242780/d .functor NOT 1, L_0x2242840, C4<0>, C4<0>, C4<0>;
L_0x2242780 .delay 1 (10000,10000,10000) L_0x2242780/d;
L_0x21904e0/d .functor AND 1, L_0x220d180, L_0x2242470, L_0x2242780, C4<1>;
L_0x21904e0 .delay 1 (30000,30000,30000) L_0x21904e0/d;
L_0x220d2e0/d .functor XOR 1, L_0x21904e0, L_0x2245910, C4<0>, C4<0>;
L_0x220d2e0 .delay 1 (20000,20000,20000) L_0x220d2e0/d;
L_0x220d3f0/d .functor XOR 1, L_0x22457b0, L_0x220d2e0, C4<0>, C4<0>;
L_0x220d3f0 .delay 1 (20000,20000,20000) L_0x220d3f0/d;
L_0x220d550/d .functor XOR 1, L_0x220d3f0, L_0x2240bd0, C4<0>, C4<0>;
L_0x220d550 .delay 1 (20000,20000,20000) L_0x220d550/d;
L_0x220d740/d .functor AND 1, L_0x22457b0, L_0x2245910, C4<1>, C4<1>;
L_0x220d740 .delay 1 (20000,20000,20000) L_0x220d740/d;
L_0x2243a00/d .functor AND 1, L_0x2240bd0, L_0x220d3f0, C4<1>, C4<1>;
L_0x2243a00 .delay 1 (20000,20000,20000) L_0x2243a00/d;
L_0x2243bb0/d .functor OR 1, L_0x220d740, L_0x2243a00, C4<0>, C4<0>;
L_0x2243bb0 .delay 1 (20000,20000,20000) L_0x2243bb0/d;
L_0x220df10/d .functor OR 1, L_0x22457b0, L_0x2245910, C4<0>, C4<0>;
L_0x220df10 .delay 1 (20000,20000,20000) L_0x220df10/d;
L_0x220e0d0/d .functor XOR 1, v0x21918a0_0, L_0x220df10, C4<0>, C4<0>;
L_0x220e0d0 .delay 1 (20000,20000,20000) L_0x220e0d0/d;
L_0x2244430/d .functor XOR 1, v0x21918a0_0, L_0x220d740, C4<0>, C4<0>;
L_0x2244430 .delay 1 (20000,20000,20000) L_0x2244430/d;
L_0x2244600/d .functor XOR 1, L_0x22457b0, L_0x2245910, C4<0>, C4<0>;
L_0x2244600 .delay 1 (20000,20000,20000) L_0x2244600/d;
v0x2192c00_0 .net "AB", 0 0, L_0x220d740;  1 drivers
v0x2192ce0_0 .net "AorB", 0 0, L_0x220df10;  1 drivers
v0x2192da0_0 .net "AxorB", 0 0, L_0x2244600;  1 drivers
v0x2192e70_0 .net "AxorB2", 0 0, L_0x220d3f0;  1 drivers
v0x2192f10_0 .net "AxorBC", 0 0, L_0x2243a00;  1 drivers
v0x2192fb0_0 .net *"_s1", 0 0, L_0x223fe70;  1 drivers
v0x2193090_0 .net *"_s3", 0 0, L_0x2242840;  1 drivers
v0x2193170_0 .net *"_s5", 0 0, L_0x220d180;  1 drivers
v0x2193250_0 .net "a", 0 0, L_0x22457b0;  1 drivers
v0x21933a0_0 .net "address0", 0 0, v0x2191710_0;  1 drivers
v0x2193440_0 .net "address1", 0 0, v0x21917d0_0;  1 drivers
v0x2193530_0 .net "b", 0 0, L_0x2245910;  1 drivers
v0x21935f0_0 .net "carryin", 0 0, L_0x2240bd0;  alias, 1 drivers
v0x2193690_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2193730_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21937d0_0 .net "invert", 0 0, v0x21918a0_0;  1 drivers
v0x2193870_0 .net "nandand", 0 0, L_0x2244430;  1 drivers
v0x2193a20_0 .net "newB", 0 0, L_0x220d2e0;  1 drivers
v0x2193ac0_0 .net "noror", 0 0, L_0x220e0d0;  1 drivers
v0x2193b60_0 .net "notControl1", 0 0, L_0x2242470;  1 drivers
v0x2193c00_0 .net "notControl2", 0 0, L_0x2242780;  1 drivers
v0x2193ca0_0 .net "subtract", 0 0, L_0x21904e0;  1 drivers
v0x2193d40_0 .net "sum", 0 0, L_0x2245560;  1 drivers
v0x2193de0_0 .net "sumval", 0 0, L_0x220d550;  1 drivers
L_0x223fe70 .part v0x21ace70_0, 1, 1;
L_0x2242840 .part v0x21ace70_0, 2, 1;
L_0x220d180 .part v0x21ace70_0, 0, 1;
S_0x21913c0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2191130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2191630_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2191710_0 .var "address0", 0 0;
v0x21917d0_0 .var "address1", 0 0;
v0x21918a0_0 .var "invert", 0 0;
S_0x2191a10 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2191130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2244860/d .functor NOT 1, v0x2191710_0, C4<0>, C4<0>, C4<0>;
L_0x2244860 .delay 1 (10000,10000,10000) L_0x2244860/d;
L_0x2244920/d .functor NOT 1, v0x21917d0_0, C4<0>, C4<0>, C4<0>;
L_0x2244920 .delay 1 (10000,10000,10000) L_0x2244920/d;
L_0x2244a80/d .functor AND 1, v0x2191710_0, v0x21917d0_0, C4<1>, C4<1>;
L_0x2244a80 .delay 1 (20000,20000,20000) L_0x2244a80/d;
L_0x2244c10/d .functor AND 1, v0x2191710_0, L_0x2244920, C4<1>, C4<1>;
L_0x2244c10 .delay 1 (20000,20000,20000) L_0x2244c10/d;
L_0x2244d20/d .functor AND 1, L_0x2244860, v0x21917d0_0, C4<1>, C4<1>;
L_0x2244d20 .delay 1 (20000,20000,20000) L_0x2244d20/d;
L_0x2244e80/d .functor AND 1, L_0x2244860, L_0x2244920, C4<1>, C4<1>;
L_0x2244e80 .delay 1 (20000,20000,20000) L_0x2244e80/d;
L_0x2244fe0/d .functor AND 1, L_0x220d550, L_0x2244e80, C4<1>, C4<1>;
L_0x2244fe0 .delay 1 (20000,20000,20000) L_0x2244fe0/d;
L_0x22450f0/d .functor AND 1, L_0x220e0d0, L_0x2244c10, C4<1>, C4<1>;
L_0x22450f0 .delay 1 (20000,20000,20000) L_0x22450f0/d;
L_0x22452a0/d .functor AND 1, L_0x2244430, L_0x2244d20, C4<1>, C4<1>;
L_0x22452a0 .delay 1 (20000,20000,20000) L_0x22452a0/d;
L_0x2245400/d .functor AND 1, L_0x2244600, L_0x2244a80, C4<1>, C4<1>;
L_0x2245400 .delay 1 (20000,20000,20000) L_0x2245400/d;
L_0x2245560/d .functor OR 1, L_0x2244fe0, L_0x22450f0, L_0x22452a0, L_0x2245400;
L_0x2245560 .delay 1 (40000,40000,40000) L_0x2245560/d;
v0x2191cf0_0 .net "A0andA1", 0 0, L_0x2244a80;  1 drivers
v0x2191db0_0 .net "A0andnotA1", 0 0, L_0x2244c10;  1 drivers
v0x2191e70_0 .net "addr0", 0 0, v0x2191710_0;  alias, 1 drivers
v0x2191f40_0 .net "addr1", 0 0, v0x21917d0_0;  alias, 1 drivers
v0x2192010_0 .net "in0", 0 0, L_0x220d550;  alias, 1 drivers
v0x2192100_0 .net "in0and", 0 0, L_0x2244fe0;  1 drivers
v0x21921a0_0 .net "in1", 0 0, L_0x220e0d0;  alias, 1 drivers
v0x2192240_0 .net "in1and", 0 0, L_0x22450f0;  1 drivers
v0x2192300_0 .net "in2", 0 0, L_0x2244430;  alias, 1 drivers
v0x2192450_0 .net "in2and", 0 0, L_0x22452a0;  1 drivers
v0x2192510_0 .net "in3", 0 0, L_0x2244600;  alias, 1 drivers
v0x21925d0_0 .net "in3and", 0 0, L_0x2245400;  1 drivers
v0x2192690_0 .net "notA0", 0 0, L_0x2244860;  1 drivers
v0x2192750_0 .net "notA0andA1", 0 0, L_0x2244d20;  1 drivers
v0x2192810_0 .net "notA0andnotA1", 0 0, L_0x2244e80;  1 drivers
v0x21928d0_0 .net "notA1", 0 0, L_0x2244920;  1 drivers
v0x2192990_0 .net "out", 0 0, L_0x2245560;  alias, 1 drivers
S_0x2194040 .scope generate, "genblock[23]" "genblock[23]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x2194250 .param/l "i" 0 3 30, +C4<010111>;
v0x2199ef0_0 .net "carryout2", 0 0, L_0x22467d0;  1 drivers
S_0x2194310 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x2194040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2245850/d .functor NOT 1, L_0x2242620, C4<0>, C4<0>, C4<0>;
L_0x2245850 .delay 1 (10000,10000,10000) L_0x2245850/d;
L_0x2245b70/d .functor NOT 1, L_0x2245c30, C4<0>, C4<0>, C4<0>;
L_0x2245b70 .delay 1 (10000,10000,10000) L_0x2245b70/d;
L_0x2245d90/d .functor AND 1, L_0x2245ef0, L_0x2245850, L_0x2245b70, C4<1>;
L_0x2245d90 .delay 1 (30000,30000,30000) L_0x2245d90/d;
L_0x2246050/d .functor XOR 1, L_0x2245d90, L_0x2248130, C4<0>, C4<0>;
L_0x2246050 .delay 1 (20000,20000,20000) L_0x2246050/d;
L_0x2246160/d .functor XOR 1, L_0x2247fd0, L_0x2246050, C4<0>, C4<0>;
L_0x2246160 .delay 1 (20000,20000,20000) L_0x2246160/d;
L_0x22462c0/d .functor XOR 1, L_0x2246160, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x22462c0 .delay 1 (20000,20000,20000) L_0x22462c0/d;
L_0x2246470/d .functor AND 1, L_0x2247fd0, L_0x2248130, C4<1>, C4<1>;
L_0x2246470 .delay 1 (20000,20000,20000) L_0x2246470/d;
L_0x2246620/d .functor AND 1, RS_0x7feee6773798, L_0x2246160, C4<1>, C4<1>;
L_0x2246620 .delay 1 (20000,20000,20000) L_0x2246620/d;
L_0x22467d0/d .functor OR 1, L_0x2246470, L_0x2246620, C4<0>, C4<0>;
L_0x22467d0 .delay 1 (20000,20000,20000) L_0x22467d0/d;
L_0x2246930/d .functor OR 1, L_0x2247fd0, L_0x2248130, C4<0>, C4<0>;
L_0x2246930 .delay 1 (20000,20000,20000) L_0x2246930/d;
L_0x2246af0/d .functor XOR 1, v0x2194a50_0, L_0x2246930, C4<0>, C4<0>;
L_0x2246af0 .delay 1 (20000,20000,20000) L_0x2246af0/d;
L_0x2246c50/d .functor XOR 1, v0x2194a50_0, L_0x2246470, C4<0>, C4<0>;
L_0x2246c50 .delay 1 (20000,20000,20000) L_0x2246c50/d;
L_0x2246e20/d .functor XOR 1, L_0x2247fd0, L_0x2248130, C4<0>, C4<0>;
L_0x2246e20 .delay 1 (20000,20000,20000) L_0x2246e20/d;
v0x2195db0_0 .net "AB", 0 0, L_0x2246470;  1 drivers
v0x2195e90_0 .net "AorB", 0 0, L_0x2246930;  1 drivers
v0x2195f50_0 .net "AxorB", 0 0, L_0x2246e20;  1 drivers
v0x2196020_0 .net "AxorB2", 0 0, L_0x2246160;  1 drivers
v0x21960c0_0 .net "AxorBC", 0 0, L_0x2246620;  1 drivers
v0x2196160_0 .net *"_s1", 0 0, L_0x2242620;  1 drivers
v0x2196240_0 .net *"_s3", 0 0, L_0x2245c30;  1 drivers
v0x2196320_0 .net *"_s5", 0 0, L_0x2245ef0;  1 drivers
v0x2196400_0 .net "a", 0 0, L_0x2247fd0;  1 drivers
v0x2196550_0 .net "address0", 0 0, v0x21948c0_0;  1 drivers
v0x21965f0_0 .net "address1", 0 0, v0x2194980_0;  1 drivers
v0x21966e0_0 .net "b", 0 0, L_0x2248130;  1 drivers
v0x21967a0_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x2196840_0 .net "carryout", 0 0, L_0x22467d0;  alias, 1 drivers
v0x2196900_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21969c0_0 .net "invert", 0 0, v0x2194a50_0;  1 drivers
v0x2196a60_0 .net "nandand", 0 0, L_0x2246c50;  1 drivers
v0x2196c10_0 .net "newB", 0 0, L_0x2246050;  1 drivers
v0x2196cb0_0 .net "noror", 0 0, L_0x2246af0;  1 drivers
v0x2196d50_0 .net "notControl1", 0 0, L_0x2245850;  1 drivers
v0x2196df0_0 .net "notControl2", 0 0, L_0x2245b70;  1 drivers
v0x2196e90_0 .net "subtract", 0 0, L_0x2245d90;  1 drivers
v0x2196f30_0 .net "sum", 0 0, L_0x2247d80;  1 drivers
v0x2196fd0_0 .net "sumval", 0 0, L_0x22462c0;  1 drivers
L_0x2242620 .part v0x21ace70_0, 1, 1;
L_0x2245c30 .part v0x21ace70_0, 2, 1;
L_0x2245ef0 .part v0x21ace70_0, 0, 1;
S_0x2194580 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2194310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21947e0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21948c0_0 .var "address0", 0 0;
v0x2194980_0 .var "address1", 0 0;
v0x2194a50_0 .var "invert", 0 0;
S_0x2194bc0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2194310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2247080/d .functor NOT 1, v0x21948c0_0, C4<0>, C4<0>, C4<0>;
L_0x2247080 .delay 1 (10000,10000,10000) L_0x2247080/d;
L_0x2247140/d .functor NOT 1, v0x2194980_0, C4<0>, C4<0>, C4<0>;
L_0x2247140 .delay 1 (10000,10000,10000) L_0x2247140/d;
L_0x22472a0/d .functor AND 1, v0x21948c0_0, v0x2194980_0, C4<1>, C4<1>;
L_0x22472a0 .delay 1 (20000,20000,20000) L_0x22472a0/d;
L_0x2247430/d .functor AND 1, v0x21948c0_0, L_0x2247140, C4<1>, C4<1>;
L_0x2247430 .delay 1 (20000,20000,20000) L_0x2247430/d;
L_0x2247540/d .functor AND 1, L_0x2247080, v0x2194980_0, C4<1>, C4<1>;
L_0x2247540 .delay 1 (20000,20000,20000) L_0x2247540/d;
L_0x22476a0/d .functor AND 1, L_0x2247080, L_0x2247140, C4<1>, C4<1>;
L_0x22476a0 .delay 1 (20000,20000,20000) L_0x22476a0/d;
L_0x2247800/d .functor AND 1, L_0x22462c0, L_0x22476a0, C4<1>, C4<1>;
L_0x2247800 .delay 1 (20000,20000,20000) L_0x2247800/d;
L_0x2247910/d .functor AND 1, L_0x2246af0, L_0x2247430, C4<1>, C4<1>;
L_0x2247910 .delay 1 (20000,20000,20000) L_0x2247910/d;
L_0x2247ac0/d .functor AND 1, L_0x2246c50, L_0x2247540, C4<1>, C4<1>;
L_0x2247ac0 .delay 1 (20000,20000,20000) L_0x2247ac0/d;
L_0x2247c20/d .functor AND 1, L_0x2246e20, L_0x22472a0, C4<1>, C4<1>;
L_0x2247c20 .delay 1 (20000,20000,20000) L_0x2247c20/d;
L_0x2247d80/d .functor OR 1, L_0x2247800, L_0x2247910, L_0x2247ac0, L_0x2247c20;
L_0x2247d80 .delay 1 (40000,40000,40000) L_0x2247d80/d;
v0x2194ea0_0 .net "A0andA1", 0 0, L_0x22472a0;  1 drivers
v0x2194f60_0 .net "A0andnotA1", 0 0, L_0x2247430;  1 drivers
v0x2195020_0 .net "addr0", 0 0, v0x21948c0_0;  alias, 1 drivers
v0x21950f0_0 .net "addr1", 0 0, v0x2194980_0;  alias, 1 drivers
v0x21951c0_0 .net "in0", 0 0, L_0x22462c0;  alias, 1 drivers
v0x21952b0_0 .net "in0and", 0 0, L_0x2247800;  1 drivers
v0x2195350_0 .net "in1", 0 0, L_0x2246af0;  alias, 1 drivers
v0x21953f0_0 .net "in1and", 0 0, L_0x2247910;  1 drivers
v0x21954b0_0 .net "in2", 0 0, L_0x2246c50;  alias, 1 drivers
v0x2195600_0 .net "in2and", 0 0, L_0x2247ac0;  1 drivers
v0x21956c0_0 .net "in3", 0 0, L_0x2246e20;  alias, 1 drivers
v0x2195780_0 .net "in3and", 0 0, L_0x2247c20;  1 drivers
v0x2195840_0 .net "notA0", 0 0, L_0x2247080;  1 drivers
v0x2195900_0 .net "notA0andA1", 0 0, L_0x2247540;  1 drivers
v0x21959c0_0 .net "notA0andnotA1", 0 0, L_0x22476a0;  1 drivers
v0x2195a80_0 .net "notA1", 0 0, L_0x2247140;  1 drivers
v0x2195b40_0 .net "out", 0 0, L_0x2247d80;  alias, 1 drivers
S_0x21970f0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x2194040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2248070/d .functor NOT 1, L_0x2245a00, C4<0>, C4<0>, C4<0>;
L_0x2248070 .delay 1 (10000,10000,10000) L_0x2248070/d;
L_0x22483a0/d .functor NOT 1, L_0x2248460, C4<0>, C4<0>, C4<0>;
L_0x22483a0 .delay 1 (10000,10000,10000) L_0x22483a0/d;
L_0x22485c0/d .functor AND 1, L_0x2248720, L_0x2248070, L_0x22483a0, C4<1>;
L_0x22485c0 .delay 1 (30000,30000,30000) L_0x22485c0/d;
L_0x2248880/d .functor XOR 1, L_0x22485c0, L_0x224a9a0, C4<0>, C4<0>;
L_0x2248880 .delay 1 (20000,20000,20000) L_0x2248880/d;
L_0x2248990/d .functor XOR 1, L_0x224a840, L_0x2248880, C4<0>, C4<0>;
L_0x2248990 .delay 1 (20000,20000,20000) L_0x2248990/d;
L_0x2248af0/d .functor XOR 1, L_0x2248990, L_0x22467d0, C4<0>, C4<0>;
L_0x2248af0 .delay 1 (20000,20000,20000) L_0x2248af0/d;
L_0x2248ce0/d .functor AND 1, L_0x224a840, L_0x224a9a0, C4<1>, C4<1>;
L_0x2248ce0 .delay 1 (20000,20000,20000) L_0x2248ce0/d;
L_0x2248e90/d .functor AND 1, L_0x22467d0, L_0x2248990, C4<1>, C4<1>;
L_0x2248e90 .delay 1 (20000,20000,20000) L_0x2248e90/d;
L_0x2249040/d .functor OR 1, L_0x2248ce0, L_0x2248e90, C4<0>, C4<0>;
L_0x2249040 .delay 1 (20000,20000,20000) L_0x2249040/d;
L_0x22491a0/d .functor OR 1, L_0x224a840, L_0x224a9a0, C4<0>, C4<0>;
L_0x22491a0 .delay 1 (20000,20000,20000) L_0x22491a0/d;
L_0x2249360/d .functor XOR 1, v0x2197860_0, L_0x22491a0, C4<0>, C4<0>;
L_0x2249360 .delay 1 (20000,20000,20000) L_0x2249360/d;
L_0x22494c0/d .functor XOR 1, v0x2197860_0, L_0x2248ce0, C4<0>, C4<0>;
L_0x22494c0 .delay 1 (20000,20000,20000) L_0x22494c0/d;
L_0x2249690/d .functor XOR 1, L_0x224a840, L_0x224a9a0, C4<0>, C4<0>;
L_0x2249690 .delay 1 (20000,20000,20000) L_0x2249690/d;
v0x2198bc0_0 .net "AB", 0 0, L_0x2248ce0;  1 drivers
v0x2198ca0_0 .net "AorB", 0 0, L_0x22491a0;  1 drivers
v0x2198d60_0 .net "AxorB", 0 0, L_0x2249690;  1 drivers
v0x2198e30_0 .net "AxorB2", 0 0, L_0x2248990;  1 drivers
v0x2198ed0_0 .net "AxorBC", 0 0, L_0x2248e90;  1 drivers
v0x2198f70_0 .net *"_s1", 0 0, L_0x2245a00;  1 drivers
v0x2199050_0 .net *"_s3", 0 0, L_0x2248460;  1 drivers
v0x2199130_0 .net *"_s5", 0 0, L_0x2248720;  1 drivers
v0x2199210_0 .net "a", 0 0, L_0x224a840;  1 drivers
v0x2199360_0 .net "address0", 0 0, v0x21976d0_0;  1 drivers
v0x2199400_0 .net "address1", 0 0, v0x2197790_0;  1 drivers
v0x21994f0_0 .net "b", 0 0, L_0x224a9a0;  1 drivers
v0x21995b0_0 .net "carryin", 0 0, L_0x22467d0;  alias, 1 drivers
v0x2199650_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x21996f0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x2199790_0 .net "invert", 0 0, v0x2197860_0;  1 drivers
v0x2199830_0 .net "nandand", 0 0, L_0x22494c0;  1 drivers
v0x21999e0_0 .net "newB", 0 0, L_0x2248880;  1 drivers
v0x2199a80_0 .net "noror", 0 0, L_0x2249360;  1 drivers
v0x2199b20_0 .net "notControl1", 0 0, L_0x2248070;  1 drivers
v0x2199bc0_0 .net "notControl2", 0 0, L_0x22483a0;  1 drivers
v0x2199c60_0 .net "subtract", 0 0, L_0x22485c0;  1 drivers
v0x2199d00_0 .net "sum", 0 0, L_0x224a5f0;  1 drivers
v0x2199da0_0 .net "sumval", 0 0, L_0x2248af0;  1 drivers
L_0x2245a00 .part v0x21ace70_0, 1, 1;
L_0x2248460 .part v0x21ace70_0, 2, 1;
L_0x2248720 .part v0x21ace70_0, 0, 1;
S_0x2197380 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21970f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21975f0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21976d0_0 .var "address0", 0 0;
v0x2197790_0 .var "address1", 0 0;
v0x2197860_0 .var "invert", 0 0;
S_0x21979d0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21970f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22498f0/d .functor NOT 1, v0x21976d0_0, C4<0>, C4<0>, C4<0>;
L_0x22498f0 .delay 1 (10000,10000,10000) L_0x22498f0/d;
L_0x22499b0/d .functor NOT 1, v0x2197790_0, C4<0>, C4<0>, C4<0>;
L_0x22499b0 .delay 1 (10000,10000,10000) L_0x22499b0/d;
L_0x2249b10/d .functor AND 1, v0x21976d0_0, v0x2197790_0, C4<1>, C4<1>;
L_0x2249b10 .delay 1 (20000,20000,20000) L_0x2249b10/d;
L_0x2249ca0/d .functor AND 1, v0x21976d0_0, L_0x22499b0, C4<1>, C4<1>;
L_0x2249ca0 .delay 1 (20000,20000,20000) L_0x2249ca0/d;
L_0x2249db0/d .functor AND 1, L_0x22498f0, v0x2197790_0, C4<1>, C4<1>;
L_0x2249db0 .delay 1 (20000,20000,20000) L_0x2249db0/d;
L_0x2249f10/d .functor AND 1, L_0x22498f0, L_0x22499b0, C4<1>, C4<1>;
L_0x2249f10 .delay 1 (20000,20000,20000) L_0x2249f10/d;
L_0x224a070/d .functor AND 1, L_0x2248af0, L_0x2249f10, C4<1>, C4<1>;
L_0x224a070 .delay 1 (20000,20000,20000) L_0x224a070/d;
L_0x224a180/d .functor AND 1, L_0x2249360, L_0x2249ca0, C4<1>, C4<1>;
L_0x224a180 .delay 1 (20000,20000,20000) L_0x224a180/d;
L_0x224a330/d .functor AND 1, L_0x22494c0, L_0x2249db0, C4<1>, C4<1>;
L_0x224a330 .delay 1 (20000,20000,20000) L_0x224a330/d;
L_0x224a490/d .functor AND 1, L_0x2249690, L_0x2249b10, C4<1>, C4<1>;
L_0x224a490 .delay 1 (20000,20000,20000) L_0x224a490/d;
L_0x224a5f0/d .functor OR 1, L_0x224a070, L_0x224a180, L_0x224a330, L_0x224a490;
L_0x224a5f0 .delay 1 (40000,40000,40000) L_0x224a5f0/d;
v0x2197cb0_0 .net "A0andA1", 0 0, L_0x2249b10;  1 drivers
v0x2197d70_0 .net "A0andnotA1", 0 0, L_0x2249ca0;  1 drivers
v0x2197e30_0 .net "addr0", 0 0, v0x21976d0_0;  alias, 1 drivers
v0x2197f00_0 .net "addr1", 0 0, v0x2197790_0;  alias, 1 drivers
v0x2197fd0_0 .net "in0", 0 0, L_0x2248af0;  alias, 1 drivers
v0x21980c0_0 .net "in0and", 0 0, L_0x224a070;  1 drivers
v0x2198160_0 .net "in1", 0 0, L_0x2249360;  alias, 1 drivers
v0x2198200_0 .net "in1and", 0 0, L_0x224a180;  1 drivers
v0x21982c0_0 .net "in2", 0 0, L_0x22494c0;  alias, 1 drivers
v0x2198410_0 .net "in2and", 0 0, L_0x224a330;  1 drivers
v0x21984d0_0 .net "in3", 0 0, L_0x2249690;  alias, 1 drivers
v0x2198590_0 .net "in3and", 0 0, L_0x224a490;  1 drivers
v0x2198650_0 .net "notA0", 0 0, L_0x22498f0;  1 drivers
v0x2198710_0 .net "notA0andA1", 0 0, L_0x2249db0;  1 drivers
v0x21987d0_0 .net "notA0andnotA1", 0 0, L_0x2249f10;  1 drivers
v0x2198890_0 .net "notA1", 0 0, L_0x22499b0;  1 drivers
v0x2198950_0 .net "out", 0 0, L_0x224a5f0;  alias, 1 drivers
S_0x219a000 .scope generate, "genblock[25]" "genblock[25]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x219a210 .param/l "i" 0 3 30, +C4<011001>;
v0x219feb0_0 .net "carryout2", 0 0, L_0x224b880;  1 drivers
S_0x219a2d0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x219a000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x224a8e0/d .functor NOT 1, L_0x2248220, C4<0>, C4<0>, C4<0>;
L_0x224a8e0 .delay 1 (10000,10000,10000) L_0x224a8e0/d;
L_0x224ac20/d .functor NOT 1, L_0x224ace0, C4<0>, C4<0>, C4<0>;
L_0x224ac20 .delay 1 (10000,10000,10000) L_0x224ac20/d;
L_0x224ae40/d .functor AND 1, L_0x224afa0, L_0x224a8e0, L_0x224ac20, C4<1>;
L_0x224ae40 .delay 1 (30000,30000,30000) L_0x224ae40/d;
L_0x224b100/d .functor XOR 1, L_0x224ae40, L_0x224d1e0, C4<0>, C4<0>;
L_0x224b100 .delay 1 (20000,20000,20000) L_0x224b100/d;
L_0x224b210/d .functor XOR 1, L_0x224d080, L_0x224b100, C4<0>, C4<0>;
L_0x224b210 .delay 1 (20000,20000,20000) L_0x224b210/d;
L_0x224b370/d .functor XOR 1, L_0x224b210, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x224b370 .delay 1 (20000,20000,20000) L_0x224b370/d;
L_0x224b520/d .functor AND 1, L_0x224d080, L_0x224d1e0, C4<1>, C4<1>;
L_0x224b520 .delay 1 (20000,20000,20000) L_0x224b520/d;
L_0x224b6d0/d .functor AND 1, RS_0x7feee6773798, L_0x224b210, C4<1>, C4<1>;
L_0x224b6d0 .delay 1 (20000,20000,20000) L_0x224b6d0/d;
L_0x224b880/d .functor OR 1, L_0x224b520, L_0x224b6d0, C4<0>, C4<0>;
L_0x224b880 .delay 1 (20000,20000,20000) L_0x224b880/d;
L_0x224b9e0/d .functor OR 1, L_0x224d080, L_0x224d1e0, C4<0>, C4<0>;
L_0x224b9e0 .delay 1 (20000,20000,20000) L_0x224b9e0/d;
L_0x224bba0/d .functor XOR 1, v0x219aa10_0, L_0x224b9e0, C4<0>, C4<0>;
L_0x224bba0 .delay 1 (20000,20000,20000) L_0x224bba0/d;
L_0x224bd00/d .functor XOR 1, v0x219aa10_0, L_0x224b520, C4<0>, C4<0>;
L_0x224bd00 .delay 1 (20000,20000,20000) L_0x224bd00/d;
L_0x224bed0/d .functor XOR 1, L_0x224d080, L_0x224d1e0, C4<0>, C4<0>;
L_0x224bed0 .delay 1 (20000,20000,20000) L_0x224bed0/d;
v0x219bd70_0 .net "AB", 0 0, L_0x224b520;  1 drivers
v0x219be50_0 .net "AorB", 0 0, L_0x224b9e0;  1 drivers
v0x219bf10_0 .net "AxorB", 0 0, L_0x224bed0;  1 drivers
v0x219bfe0_0 .net "AxorB2", 0 0, L_0x224b210;  1 drivers
v0x219c080_0 .net "AxorBC", 0 0, L_0x224b6d0;  1 drivers
v0x219c120_0 .net *"_s1", 0 0, L_0x2248220;  1 drivers
v0x219c200_0 .net *"_s3", 0 0, L_0x224ace0;  1 drivers
v0x219c2e0_0 .net *"_s5", 0 0, L_0x224afa0;  1 drivers
v0x219c3c0_0 .net "a", 0 0, L_0x224d080;  1 drivers
v0x219c510_0 .net "address0", 0 0, v0x219a880_0;  1 drivers
v0x219c5b0_0 .net "address1", 0 0, v0x219a940_0;  1 drivers
v0x219c6a0_0 .net "b", 0 0, L_0x224d1e0;  1 drivers
v0x219c760_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x219c800_0 .net "carryout", 0 0, L_0x224b880;  alias, 1 drivers
v0x219c8c0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x219c980_0 .net "invert", 0 0, v0x219aa10_0;  1 drivers
v0x219ca20_0 .net "nandand", 0 0, L_0x224bd00;  1 drivers
v0x219cbd0_0 .net "newB", 0 0, L_0x224b100;  1 drivers
v0x219cc70_0 .net "noror", 0 0, L_0x224bba0;  1 drivers
v0x219cd10_0 .net "notControl1", 0 0, L_0x224a8e0;  1 drivers
v0x219cdb0_0 .net "notControl2", 0 0, L_0x224ac20;  1 drivers
v0x219ce50_0 .net "subtract", 0 0, L_0x224ae40;  1 drivers
v0x219cef0_0 .net "sum", 0 0, L_0x224ce30;  1 drivers
v0x219cf90_0 .net "sumval", 0 0, L_0x224b370;  1 drivers
L_0x2248220 .part v0x21ace70_0, 1, 1;
L_0x224ace0 .part v0x21ace70_0, 2, 1;
L_0x224afa0 .part v0x21ace70_0, 0, 1;
S_0x219a540 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x219a2d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x219a7a0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x219a880_0 .var "address0", 0 0;
v0x219a940_0 .var "address1", 0 0;
v0x219aa10_0 .var "invert", 0 0;
S_0x219ab80 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x219a2d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x224c130/d .functor NOT 1, v0x219a880_0, C4<0>, C4<0>, C4<0>;
L_0x224c130 .delay 1 (10000,10000,10000) L_0x224c130/d;
L_0x224c1f0/d .functor NOT 1, v0x219a940_0, C4<0>, C4<0>, C4<0>;
L_0x224c1f0 .delay 1 (10000,10000,10000) L_0x224c1f0/d;
L_0x224c350/d .functor AND 1, v0x219a880_0, v0x219a940_0, C4<1>, C4<1>;
L_0x224c350 .delay 1 (20000,20000,20000) L_0x224c350/d;
L_0x224c4e0/d .functor AND 1, v0x219a880_0, L_0x224c1f0, C4<1>, C4<1>;
L_0x224c4e0 .delay 1 (20000,20000,20000) L_0x224c4e0/d;
L_0x224c5f0/d .functor AND 1, L_0x224c130, v0x219a940_0, C4<1>, C4<1>;
L_0x224c5f0 .delay 1 (20000,20000,20000) L_0x224c5f0/d;
L_0x224c750/d .functor AND 1, L_0x224c130, L_0x224c1f0, C4<1>, C4<1>;
L_0x224c750 .delay 1 (20000,20000,20000) L_0x224c750/d;
L_0x224c8b0/d .functor AND 1, L_0x224b370, L_0x224c750, C4<1>, C4<1>;
L_0x224c8b0 .delay 1 (20000,20000,20000) L_0x224c8b0/d;
L_0x224c9c0/d .functor AND 1, L_0x224bba0, L_0x224c4e0, C4<1>, C4<1>;
L_0x224c9c0 .delay 1 (20000,20000,20000) L_0x224c9c0/d;
L_0x224cb70/d .functor AND 1, L_0x224bd00, L_0x224c5f0, C4<1>, C4<1>;
L_0x224cb70 .delay 1 (20000,20000,20000) L_0x224cb70/d;
L_0x224ccd0/d .functor AND 1, L_0x224bed0, L_0x224c350, C4<1>, C4<1>;
L_0x224ccd0 .delay 1 (20000,20000,20000) L_0x224ccd0/d;
L_0x224ce30/d .functor OR 1, L_0x224c8b0, L_0x224c9c0, L_0x224cb70, L_0x224ccd0;
L_0x224ce30 .delay 1 (40000,40000,40000) L_0x224ce30/d;
v0x219ae60_0 .net "A0andA1", 0 0, L_0x224c350;  1 drivers
v0x219af20_0 .net "A0andnotA1", 0 0, L_0x224c4e0;  1 drivers
v0x219afe0_0 .net "addr0", 0 0, v0x219a880_0;  alias, 1 drivers
v0x219b0b0_0 .net "addr1", 0 0, v0x219a940_0;  alias, 1 drivers
v0x219b180_0 .net "in0", 0 0, L_0x224b370;  alias, 1 drivers
v0x219b270_0 .net "in0and", 0 0, L_0x224c8b0;  1 drivers
v0x219b310_0 .net "in1", 0 0, L_0x224bba0;  alias, 1 drivers
v0x219b3b0_0 .net "in1and", 0 0, L_0x224c9c0;  1 drivers
v0x219b470_0 .net "in2", 0 0, L_0x224bd00;  alias, 1 drivers
v0x219b5c0_0 .net "in2and", 0 0, L_0x224cb70;  1 drivers
v0x219b680_0 .net "in3", 0 0, L_0x224bed0;  alias, 1 drivers
v0x219b740_0 .net "in3and", 0 0, L_0x224ccd0;  1 drivers
v0x219b800_0 .net "notA0", 0 0, L_0x224c130;  1 drivers
v0x219b8c0_0 .net "notA0andA1", 0 0, L_0x224c5f0;  1 drivers
v0x219b980_0 .net "notA0andnotA1", 0 0, L_0x224c750;  1 drivers
v0x219ba40_0 .net "notA1", 0 0, L_0x224c1f0;  1 drivers
v0x219bb00_0 .net "out", 0 0, L_0x224ce30;  alias, 1 drivers
S_0x219d0b0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x219a000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x224d120/d .functor NOT 1, L_0x224aa90, C4<0>, C4<0>, C4<0>;
L_0x224d120 .delay 1 (10000,10000,10000) L_0x224d120/d;
L_0x224d470/d .functor NOT 1, L_0x224d4e0, C4<0>, C4<0>, C4<0>;
L_0x224d470 .delay 1 (10000,10000,10000) L_0x224d470/d;
L_0x224d640/d .functor AND 1, L_0x224d7a0, L_0x224d120, L_0x224d470, C4<1>;
L_0x224d640 .delay 1 (30000,30000,30000) L_0x224d640/d;
L_0x224d900/d .functor XOR 1, L_0x224d640, L_0x224fa20, C4<0>, C4<0>;
L_0x224d900 .delay 1 (20000,20000,20000) L_0x224d900/d;
L_0x224da10/d .functor XOR 1, L_0x224f8c0, L_0x224d900, C4<0>, C4<0>;
L_0x224da10 .delay 1 (20000,20000,20000) L_0x224da10/d;
L_0x224db70/d .functor XOR 1, L_0x224da10, L_0x224b880, C4<0>, C4<0>;
L_0x224db70 .delay 1 (20000,20000,20000) L_0x224db70/d;
L_0x224dd60/d .functor AND 1, L_0x224f8c0, L_0x224fa20, C4<1>, C4<1>;
L_0x224dd60 .delay 1 (20000,20000,20000) L_0x224dd60/d;
L_0x224df10/d .functor AND 1, L_0x224b880, L_0x224da10, C4<1>, C4<1>;
L_0x224df10 .delay 1 (20000,20000,20000) L_0x224df10/d;
L_0x224e0c0/d .functor OR 1, L_0x224dd60, L_0x224df10, C4<0>, C4<0>;
L_0x224e0c0 .delay 1 (20000,20000,20000) L_0x224e0c0/d;
L_0x224e220/d .functor OR 1, L_0x224f8c0, L_0x224fa20, C4<0>, C4<0>;
L_0x224e220 .delay 1 (20000,20000,20000) L_0x224e220/d;
L_0x224e3e0/d .functor XOR 1, v0x219d820_0, L_0x224e220, C4<0>, C4<0>;
L_0x224e3e0 .delay 1 (20000,20000,20000) L_0x224e3e0/d;
L_0x224e540/d .functor XOR 1, v0x219d820_0, L_0x224dd60, C4<0>, C4<0>;
L_0x224e540 .delay 1 (20000,20000,20000) L_0x224e540/d;
L_0x224e710/d .functor XOR 1, L_0x224f8c0, L_0x224fa20, C4<0>, C4<0>;
L_0x224e710 .delay 1 (20000,20000,20000) L_0x224e710/d;
v0x219eb80_0 .net "AB", 0 0, L_0x224dd60;  1 drivers
v0x219ec60_0 .net "AorB", 0 0, L_0x224e220;  1 drivers
v0x219ed20_0 .net "AxorB", 0 0, L_0x224e710;  1 drivers
v0x219edf0_0 .net "AxorB2", 0 0, L_0x224da10;  1 drivers
v0x219ee90_0 .net "AxorBC", 0 0, L_0x224df10;  1 drivers
v0x219ef30_0 .net *"_s1", 0 0, L_0x224aa90;  1 drivers
v0x219f010_0 .net *"_s3", 0 0, L_0x224d4e0;  1 drivers
v0x219f0f0_0 .net *"_s5", 0 0, L_0x224d7a0;  1 drivers
v0x219f1d0_0 .net "a", 0 0, L_0x224f8c0;  1 drivers
v0x219f320_0 .net "address0", 0 0, v0x219d690_0;  1 drivers
v0x219f3c0_0 .net "address1", 0 0, v0x219d750_0;  1 drivers
v0x219f4b0_0 .net "b", 0 0, L_0x224fa20;  1 drivers
v0x219f570_0 .net "carryin", 0 0, L_0x224b880;  alias, 1 drivers
v0x219f610_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x219f6b0_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x219f750_0 .net "invert", 0 0, v0x219d820_0;  1 drivers
v0x219f7f0_0 .net "nandand", 0 0, L_0x224e540;  1 drivers
v0x219f9a0_0 .net "newB", 0 0, L_0x224d900;  1 drivers
v0x219fa40_0 .net "noror", 0 0, L_0x224e3e0;  1 drivers
v0x219fae0_0 .net "notControl1", 0 0, L_0x224d120;  1 drivers
v0x219fb80_0 .net "notControl2", 0 0, L_0x224d470;  1 drivers
v0x219fc20_0 .net "subtract", 0 0, L_0x224d640;  1 drivers
v0x219fcc0_0 .net "sum", 0 0, L_0x224f670;  1 drivers
v0x219fd60_0 .net "sumval", 0 0, L_0x224db70;  1 drivers
L_0x224aa90 .part v0x21ace70_0, 1, 1;
L_0x224d4e0 .part v0x21ace70_0, 2, 1;
L_0x224d7a0 .part v0x21ace70_0, 0, 1;
S_0x219d340 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x219d0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x219d5b0_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x219d690_0 .var "address0", 0 0;
v0x219d750_0 .var "address1", 0 0;
v0x219d820_0 .var "invert", 0 0;
S_0x219d990 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x219d0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x224e970/d .functor NOT 1, v0x219d690_0, C4<0>, C4<0>, C4<0>;
L_0x224e970 .delay 1 (10000,10000,10000) L_0x224e970/d;
L_0x224ea30/d .functor NOT 1, v0x219d750_0, C4<0>, C4<0>, C4<0>;
L_0x224ea30 .delay 1 (10000,10000,10000) L_0x224ea30/d;
L_0x224eb90/d .functor AND 1, v0x219d690_0, v0x219d750_0, C4<1>, C4<1>;
L_0x224eb90 .delay 1 (20000,20000,20000) L_0x224eb90/d;
L_0x224ed20/d .functor AND 1, v0x219d690_0, L_0x224ea30, C4<1>, C4<1>;
L_0x224ed20 .delay 1 (20000,20000,20000) L_0x224ed20/d;
L_0x224ee30/d .functor AND 1, L_0x224e970, v0x219d750_0, C4<1>, C4<1>;
L_0x224ee30 .delay 1 (20000,20000,20000) L_0x224ee30/d;
L_0x224ef90/d .functor AND 1, L_0x224e970, L_0x224ea30, C4<1>, C4<1>;
L_0x224ef90 .delay 1 (20000,20000,20000) L_0x224ef90/d;
L_0x224f0f0/d .functor AND 1, L_0x224db70, L_0x224ef90, C4<1>, C4<1>;
L_0x224f0f0 .delay 1 (20000,20000,20000) L_0x224f0f0/d;
L_0x224f200/d .functor AND 1, L_0x224e3e0, L_0x224ed20, C4<1>, C4<1>;
L_0x224f200 .delay 1 (20000,20000,20000) L_0x224f200/d;
L_0x224f3b0/d .functor AND 1, L_0x224e540, L_0x224ee30, C4<1>, C4<1>;
L_0x224f3b0 .delay 1 (20000,20000,20000) L_0x224f3b0/d;
L_0x224f510/d .functor AND 1, L_0x224e710, L_0x224eb90, C4<1>, C4<1>;
L_0x224f510 .delay 1 (20000,20000,20000) L_0x224f510/d;
L_0x224f670/d .functor OR 1, L_0x224f0f0, L_0x224f200, L_0x224f3b0, L_0x224f510;
L_0x224f670 .delay 1 (40000,40000,40000) L_0x224f670/d;
v0x219dc70_0 .net "A0andA1", 0 0, L_0x224eb90;  1 drivers
v0x219dd30_0 .net "A0andnotA1", 0 0, L_0x224ed20;  1 drivers
v0x219ddf0_0 .net "addr0", 0 0, v0x219d690_0;  alias, 1 drivers
v0x219dec0_0 .net "addr1", 0 0, v0x219d750_0;  alias, 1 drivers
v0x219df90_0 .net "in0", 0 0, L_0x224db70;  alias, 1 drivers
v0x219e080_0 .net "in0and", 0 0, L_0x224f0f0;  1 drivers
v0x219e120_0 .net "in1", 0 0, L_0x224e3e0;  alias, 1 drivers
v0x219e1c0_0 .net "in1and", 0 0, L_0x224f200;  1 drivers
v0x219e280_0 .net "in2", 0 0, L_0x224e540;  alias, 1 drivers
v0x219e3d0_0 .net "in2and", 0 0, L_0x224f3b0;  1 drivers
v0x219e490_0 .net "in3", 0 0, L_0x224e710;  alias, 1 drivers
v0x219e550_0 .net "in3and", 0 0, L_0x224f510;  1 drivers
v0x219e610_0 .net "notA0", 0 0, L_0x224e970;  1 drivers
v0x219e6d0_0 .net "notA0andA1", 0 0, L_0x224ee30;  1 drivers
v0x219e790_0 .net "notA0andnotA1", 0 0, L_0x224ef90;  1 drivers
v0x219e850_0 .net "notA1", 0 0, L_0x224ea30;  1 drivers
v0x219e910_0 .net "out", 0 0, L_0x224f670;  alias, 1 drivers
S_0x219ffc0 .scope generate, "genblock[27]" "genblock[27]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x21a01d0 .param/l "i" 0 3 30, +C4<011011>;
v0x21a5e70_0 .net "carryout2", 0 0, L_0x22508d0;  1 drivers
S_0x21a0290 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x219ffc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x224f960/d .functor NOT 1, L_0x224d2d0, C4<0>, C4<0>, C4<0>;
L_0x224f960 .delay 1 (10000,10000,10000) L_0x224f960/d;
L_0x224fcc0/d .functor NOT 1, L_0x224fd30, C4<0>, C4<0>, C4<0>;
L_0x224fcc0 .delay 1 (10000,10000,10000) L_0x224fcc0/d;
L_0x224fe90/d .functor AND 1, L_0x224fff0, L_0x224f960, L_0x224fcc0, C4<1>;
L_0x224fe90 .delay 1 (30000,30000,30000) L_0x224fe90/d;
L_0x2250150/d .functor XOR 1, L_0x224fe90, L_0x2252120, C4<0>, C4<0>;
L_0x2250150 .delay 1 (20000,20000,20000) L_0x2250150/d;
L_0x2250260/d .functor XOR 1, L_0x2251fc0, L_0x2250150, C4<0>, C4<0>;
L_0x2250260 .delay 1 (20000,20000,20000) L_0x2250260/d;
L_0x22503c0/d .functor XOR 1, L_0x2250260, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x22503c0 .delay 1 (20000,20000,20000) L_0x22503c0/d;
L_0x2250570/d .functor AND 1, L_0x2251fc0, L_0x2252120, C4<1>, C4<1>;
L_0x2250570 .delay 1 (20000,20000,20000) L_0x2250570/d;
L_0x2250720/d .functor AND 1, RS_0x7feee6773798, L_0x2250260, C4<1>, C4<1>;
L_0x2250720 .delay 1 (20000,20000,20000) L_0x2250720/d;
L_0x22508d0/d .functor OR 1, L_0x2250570, L_0x2250720, C4<0>, C4<0>;
L_0x22508d0 .delay 1 (20000,20000,20000) L_0x22508d0/d;
L_0x2250a30/d .functor OR 1, L_0x2251fc0, L_0x2252120, C4<0>, C4<0>;
L_0x2250a30 .delay 1 (20000,20000,20000) L_0x2250a30/d;
L_0x2250bf0/d .functor XOR 1, v0x21a09d0_0, L_0x2250a30, C4<0>, C4<0>;
L_0x2250bf0 .delay 1 (20000,20000,20000) L_0x2250bf0/d;
L_0x2250d50/d .functor XOR 1, v0x21a09d0_0, L_0x2250570, C4<0>, C4<0>;
L_0x2250d50 .delay 1 (20000,20000,20000) L_0x2250d50/d;
L_0x21932f0/d .functor XOR 1, L_0x2251fc0, L_0x2252120, C4<0>, C4<0>;
L_0x21932f0 .delay 1 (20000,20000,20000) L_0x21932f0/d;
v0x21a1d30_0 .net "AB", 0 0, L_0x2250570;  1 drivers
v0x21a1e10_0 .net "AorB", 0 0, L_0x2250a30;  1 drivers
v0x21a1ed0_0 .net "AxorB", 0 0, L_0x21932f0;  1 drivers
v0x21a1fa0_0 .net "AxorB2", 0 0, L_0x2250260;  1 drivers
v0x21a2040_0 .net "AxorBC", 0 0, L_0x2250720;  1 drivers
v0x21a20e0_0 .net *"_s1", 0 0, L_0x224d2d0;  1 drivers
v0x21a21c0_0 .net *"_s3", 0 0, L_0x224fd30;  1 drivers
v0x21a22a0_0 .net *"_s5", 0 0, L_0x224fff0;  1 drivers
v0x21a2380_0 .net "a", 0 0, L_0x2251fc0;  1 drivers
v0x21a24d0_0 .net "address0", 0 0, v0x21a0840_0;  1 drivers
v0x21a2570_0 .net "address1", 0 0, v0x21a0900_0;  1 drivers
v0x21a2660_0 .net "b", 0 0, L_0x2252120;  1 drivers
v0x21a2720_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x21a27c0_0 .net "carryout", 0 0, L_0x22508d0;  alias, 1 drivers
v0x21a2880_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21a2940_0 .net "invert", 0 0, v0x21a09d0_0;  1 drivers
v0x21a29e0_0 .net "nandand", 0 0, L_0x2250d50;  1 drivers
v0x21a2b90_0 .net "newB", 0 0, L_0x2250150;  1 drivers
v0x21a2c30_0 .net "noror", 0 0, L_0x2250bf0;  1 drivers
v0x21a2cd0_0 .net "notControl1", 0 0, L_0x224f960;  1 drivers
v0x21a2d70_0 .net "notControl2", 0 0, L_0x224fcc0;  1 drivers
v0x21a2e10_0 .net "subtract", 0 0, L_0x224fe90;  1 drivers
v0x21a2eb0_0 .net "sum", 0 0, L_0x2251d30;  1 drivers
v0x21a2f50_0 .net "sumval", 0 0, L_0x22503c0;  1 drivers
L_0x224d2d0 .part v0x21ace70_0, 1, 1;
L_0x224fd30 .part v0x21ace70_0, 2, 1;
L_0x224fff0 .part v0x21ace70_0, 0, 1;
S_0x21a0500 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21a0290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21a0760_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21a0840_0 .var "address0", 0 0;
v0x21a0900_0 .var "address1", 0 0;
v0x21a09d0_0 .var "invert", 0 0;
S_0x21a0b40 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21a0290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2251020/d .functor NOT 1, v0x21a0840_0, C4<0>, C4<0>, C4<0>;
L_0x2251020 .delay 1 (10000,10000,10000) L_0x2251020/d;
L_0x2251090/d .functor NOT 1, v0x21a0900_0, C4<0>, C4<0>, C4<0>;
L_0x2251090 .delay 1 (10000,10000,10000) L_0x2251090/d;
L_0x22511f0/d .functor AND 1, v0x21a0840_0, v0x21a0900_0, C4<1>, C4<1>;
L_0x22511f0 .delay 1 (20000,20000,20000) L_0x22511f0/d;
L_0x2251380/d .functor AND 1, v0x21a0840_0, L_0x2251090, C4<1>, C4<1>;
L_0x2251380 .delay 1 (20000,20000,20000) L_0x2251380/d;
L_0x2251490/d .functor AND 1, L_0x2251020, v0x21a0900_0, C4<1>, C4<1>;
L_0x2251490 .delay 1 (20000,20000,20000) L_0x2251490/d;
L_0x22515f0/d .functor AND 1, L_0x2251020, L_0x2251090, C4<1>, C4<1>;
L_0x22515f0 .delay 1 (20000,20000,20000) L_0x22515f0/d;
L_0x2251750/d .functor AND 1, L_0x22503c0, L_0x22515f0, C4<1>, C4<1>;
L_0x2251750 .delay 1 (20000,20000,20000) L_0x2251750/d;
L_0x2251860/d .functor AND 1, L_0x2250bf0, L_0x2251380, C4<1>, C4<1>;
L_0x2251860 .delay 1 (20000,20000,20000) L_0x2251860/d;
L_0x2251a10/d .functor AND 1, L_0x2250d50, L_0x2251490, C4<1>, C4<1>;
L_0x2251a10 .delay 1 (20000,20000,20000) L_0x2251a10/d;
L_0x2251b70/d .functor AND 1, L_0x21932f0, L_0x22511f0, C4<1>, C4<1>;
L_0x2251b70 .delay 1 (20000,20000,20000) L_0x2251b70/d;
L_0x2251d30/d .functor OR 1, L_0x2251750, L_0x2251860, L_0x2251a10, L_0x2251b70;
L_0x2251d30 .delay 1 (40000,40000,40000) L_0x2251d30/d;
v0x21a0e20_0 .net "A0andA1", 0 0, L_0x22511f0;  1 drivers
v0x21a0ee0_0 .net "A0andnotA1", 0 0, L_0x2251380;  1 drivers
v0x21a0fa0_0 .net "addr0", 0 0, v0x21a0840_0;  alias, 1 drivers
v0x21a1070_0 .net "addr1", 0 0, v0x21a0900_0;  alias, 1 drivers
v0x21a1140_0 .net "in0", 0 0, L_0x22503c0;  alias, 1 drivers
v0x21a1230_0 .net "in0and", 0 0, L_0x2251750;  1 drivers
v0x21a12d0_0 .net "in1", 0 0, L_0x2250bf0;  alias, 1 drivers
v0x21a1370_0 .net "in1and", 0 0, L_0x2251860;  1 drivers
v0x21a1430_0 .net "in2", 0 0, L_0x2250d50;  alias, 1 drivers
v0x21a1580_0 .net "in2and", 0 0, L_0x2251a10;  1 drivers
v0x21a1640_0 .net "in3", 0 0, L_0x21932f0;  alias, 1 drivers
v0x21a1700_0 .net "in3and", 0 0, L_0x2251b70;  1 drivers
v0x21a17c0_0 .net "notA0", 0 0, L_0x2251020;  1 drivers
v0x21a1880_0 .net "notA0andA1", 0 0, L_0x2251490;  1 drivers
v0x21a1940_0 .net "notA0andnotA1", 0 0, L_0x22515f0;  1 drivers
v0x21a1a00_0 .net "notA1", 0 0, L_0x2251090;  1 drivers
v0x21a1ac0_0 .net "out", 0 0, L_0x2251d30;  alias, 1 drivers
S_0x21a3070 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x219ffc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2252060/d .functor NOT 1, L_0x224fb10, C4<0>, C4<0>, C4<0>;
L_0x2252060 .delay 1 (10000,10000,10000) L_0x2252060/d;
L_0x2252380/d .functor NOT 1, L_0x2252440, C4<0>, C4<0>, C4<0>;
L_0x2252380 .delay 1 (10000,10000,10000) L_0x2252380/d;
L_0x22525a0/d .functor AND 1, L_0x2252700, L_0x2252060, L_0x2252380, C4<1>;
L_0x22525a0 .delay 1 (30000,30000,30000) L_0x22525a0/d;
L_0x2252860/d .functor XOR 1, L_0x22525a0, L_0x2254900, C4<0>, C4<0>;
L_0x2252860 .delay 1 (20000,20000,20000) L_0x2252860/d;
L_0x2252970/d .functor XOR 1, L_0x22547a0, L_0x2252860, C4<0>, C4<0>;
L_0x2252970 .delay 1 (20000,20000,20000) L_0x2252970/d;
L_0x2252ad0/d .functor XOR 1, L_0x2252970, L_0x22508d0, C4<0>, C4<0>;
L_0x2252ad0 .delay 1 (20000,20000,20000) L_0x2252ad0/d;
L_0x2252cc0/d .functor AND 1, L_0x22547a0, L_0x2254900, C4<1>, C4<1>;
L_0x2252cc0 .delay 1 (20000,20000,20000) L_0x2252cc0/d;
L_0x2252e70/d .functor AND 1, L_0x22508d0, L_0x2252970, C4<1>, C4<1>;
L_0x2252e70 .delay 1 (20000,20000,20000) L_0x2252e70/d;
L_0x2252fd0/d .functor OR 1, L_0x2252cc0, L_0x2252e70, C4<0>, C4<0>;
L_0x2252fd0 .delay 1 (20000,20000,20000) L_0x2252fd0/d;
L_0x2253130/d .functor OR 1, L_0x22547a0, L_0x2254900, C4<0>, C4<0>;
L_0x2253130 .delay 1 (20000,20000,20000) L_0x2253130/d;
L_0x2253290/d .functor XOR 1, v0x21a37e0_0, L_0x2253130, C4<0>, C4<0>;
L_0x2253290 .delay 1 (20000,20000,20000) L_0x2253290/d;
L_0x2253440/d .functor XOR 1, v0x21a37e0_0, L_0x2252cc0, C4<0>, C4<0>;
L_0x2253440 .delay 1 (20000,20000,20000) L_0x2253440/d;
L_0x2253610/d .functor XOR 1, L_0x22547a0, L_0x2254900, C4<0>, C4<0>;
L_0x2253610 .delay 1 (20000,20000,20000) L_0x2253610/d;
v0x21a4b40_0 .net "AB", 0 0, L_0x2252cc0;  1 drivers
v0x21a4c20_0 .net "AorB", 0 0, L_0x2253130;  1 drivers
v0x21a4ce0_0 .net "AxorB", 0 0, L_0x2253610;  1 drivers
v0x21a4db0_0 .net "AxorB2", 0 0, L_0x2252970;  1 drivers
v0x21a4e50_0 .net "AxorBC", 0 0, L_0x2252e70;  1 drivers
v0x21a4ef0_0 .net *"_s1", 0 0, L_0x224fb10;  1 drivers
v0x21a4fd0_0 .net *"_s3", 0 0, L_0x2252440;  1 drivers
v0x21a50b0_0 .net *"_s5", 0 0, L_0x2252700;  1 drivers
v0x21a5190_0 .net "a", 0 0, L_0x22547a0;  1 drivers
v0x21a52e0_0 .net "address0", 0 0, v0x21a3650_0;  1 drivers
v0x21a5380_0 .net "address1", 0 0, v0x21a3710_0;  1 drivers
v0x21a5470_0 .net "b", 0 0, L_0x2254900;  1 drivers
v0x21a5530_0 .net "carryin", 0 0, L_0x22508d0;  alias, 1 drivers
v0x21a55d0_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x21a5670_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21a5710_0 .net "invert", 0 0, v0x21a37e0_0;  1 drivers
v0x21a57b0_0 .net "nandand", 0 0, L_0x2253440;  1 drivers
v0x21a5960_0 .net "newB", 0 0, L_0x2252860;  1 drivers
v0x21a5a00_0 .net "noror", 0 0, L_0x2253290;  1 drivers
v0x21a5aa0_0 .net "notControl1", 0 0, L_0x2252060;  1 drivers
v0x21a5b40_0 .net "notControl2", 0 0, L_0x2252380;  1 drivers
v0x21a5be0_0 .net "subtract", 0 0, L_0x22525a0;  1 drivers
v0x21a5c80_0 .net "sum", 0 0, L_0x2254510;  1 drivers
v0x21a5d20_0 .net "sumval", 0 0, L_0x2252ad0;  1 drivers
L_0x224fb10 .part v0x21ace70_0, 1, 1;
L_0x2252440 .part v0x21ace70_0, 2, 1;
L_0x2252700 .part v0x21ace70_0, 0, 1;
S_0x21a3300 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21a3070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21a3570_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21a3650_0 .var "address0", 0 0;
v0x21a3710_0 .var "address1", 0 0;
v0x21a37e0_0 .var "invert", 0 0;
S_0x21a3950 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21a3070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x21a2420/d .functor NOT 1, v0x21a3650_0, C4<0>, C4<0>, C4<0>;
L_0x21a2420 .delay 1 (10000,10000,10000) L_0x21a2420/d;
L_0x2253870/d .functor NOT 1, v0x21a3710_0, C4<0>, C4<0>, C4<0>;
L_0x2253870 .delay 1 (10000,10000,10000) L_0x2253870/d;
L_0x22539d0/d .functor AND 1, v0x21a3650_0, v0x21a3710_0, C4<1>, C4<1>;
L_0x22539d0 .delay 1 (20000,20000,20000) L_0x22539d0/d;
L_0x2253b60/d .functor AND 1, v0x21a3650_0, L_0x2253870, C4<1>, C4<1>;
L_0x2253b60 .delay 1 (20000,20000,20000) L_0x2253b60/d;
L_0x2253c70/d .functor AND 1, L_0x21a2420, v0x21a3710_0, C4<1>, C4<1>;
L_0x2253c70 .delay 1 (20000,20000,20000) L_0x2253c70/d;
L_0x2253dd0/d .functor AND 1, L_0x21a2420, L_0x2253870, C4<1>, C4<1>;
L_0x2253dd0 .delay 1 (20000,20000,20000) L_0x2253dd0/d;
L_0x2253f30/d .functor AND 1, L_0x2252ad0, L_0x2253dd0, C4<1>, C4<1>;
L_0x2253f30 .delay 1 (20000,20000,20000) L_0x2253f30/d;
L_0x2254040/d .functor AND 1, L_0x2253290, L_0x2253b60, C4<1>, C4<1>;
L_0x2254040 .delay 1 (20000,20000,20000) L_0x2254040/d;
L_0x22541f0/d .functor AND 1, L_0x2253440, L_0x2253c70, C4<1>, C4<1>;
L_0x22541f0 .delay 1 (20000,20000,20000) L_0x22541f0/d;
L_0x2254350/d .functor AND 1, L_0x2253610, L_0x22539d0, C4<1>, C4<1>;
L_0x2254350 .delay 1 (20000,20000,20000) L_0x2254350/d;
L_0x2254510/d .functor OR 1, L_0x2253f30, L_0x2254040, L_0x22541f0, L_0x2254350;
L_0x2254510 .delay 1 (40000,40000,40000) L_0x2254510/d;
v0x21a3c30_0 .net "A0andA1", 0 0, L_0x22539d0;  1 drivers
v0x21a3cf0_0 .net "A0andnotA1", 0 0, L_0x2253b60;  1 drivers
v0x21a3db0_0 .net "addr0", 0 0, v0x21a3650_0;  alias, 1 drivers
v0x21a3e80_0 .net "addr1", 0 0, v0x21a3710_0;  alias, 1 drivers
v0x21a3f50_0 .net "in0", 0 0, L_0x2252ad0;  alias, 1 drivers
v0x21a4040_0 .net "in0and", 0 0, L_0x2253f30;  1 drivers
v0x21a40e0_0 .net "in1", 0 0, L_0x2253290;  alias, 1 drivers
v0x21a4180_0 .net "in1and", 0 0, L_0x2254040;  1 drivers
v0x21a4240_0 .net "in2", 0 0, L_0x2253440;  alias, 1 drivers
v0x21a4390_0 .net "in2and", 0 0, L_0x22541f0;  1 drivers
v0x21a4450_0 .net "in3", 0 0, L_0x2253610;  alias, 1 drivers
v0x21a4510_0 .net "in3and", 0 0, L_0x2254350;  1 drivers
v0x21a45d0_0 .net "notA0", 0 0, L_0x21a2420;  1 drivers
v0x21a4690_0 .net "notA0andA1", 0 0, L_0x2253c70;  1 drivers
v0x21a4750_0 .net "notA0andnotA1", 0 0, L_0x2253dd0;  1 drivers
v0x21a4810_0 .net "notA1", 0 0, L_0x2253870;  1 drivers
v0x21a48d0_0 .net "out", 0 0, L_0x2254510;  alias, 1 drivers
S_0x21a5f80 .scope generate, "genblock[29]" "genblock[29]" 3 30, 3 30 0, S_0x1ecd640;
 .timescale -9 -12;
P_0x21a6190 .param/l "i" 0 3 30, +C4<011101>;
v0x21abe30_0 .net "carryout2", 0 0, L_0x22557d0;  1 drivers
S_0x21a6250 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21a5f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2254840/d .functor NOT 1, L_0x2252210, C4<0>, C4<0>, C4<0>;
L_0x2254840 .delay 1 (10000,10000,10000) L_0x2254840/d;
L_0x2254b70/d .functor NOT 1, L_0x2254c30, C4<0>, C4<0>, C4<0>;
L_0x2254b70 .delay 1 (10000,10000,10000) L_0x2254b70/d;
L_0x2254d90/d .functor AND 1, L_0x2254ef0, L_0x2254840, L_0x2254b70, C4<1>;
L_0x2254d90 .delay 1 (30000,30000,30000) L_0x2254d90/d;
L_0x2255050/d .functor XOR 1, L_0x2254d90, L_0x2257180, C4<0>, C4<0>;
L_0x2255050 .delay 1 (20000,20000,20000) L_0x2255050/d;
L_0x2255160/d .functor XOR 1, L_0x2257020, L_0x2255050, C4<0>, C4<0>;
L_0x2255160 .delay 1 (20000,20000,20000) L_0x2255160/d;
L_0x22552c0/d .functor XOR 1, L_0x2255160, RS_0x7feee6773798, C4<0>, C4<0>;
L_0x22552c0 .delay 1 (20000,20000,20000) L_0x22552c0/d;
L_0x2255470/d .functor AND 1, L_0x2257020, L_0x2257180, C4<1>, C4<1>;
L_0x2255470 .delay 1 (20000,20000,20000) L_0x2255470/d;
L_0x2255620/d .functor AND 1, RS_0x7feee6773798, L_0x2255160, C4<1>, C4<1>;
L_0x2255620 .delay 1 (20000,20000,20000) L_0x2255620/d;
L_0x22557d0/d .functor OR 1, L_0x2255470, L_0x2255620, C4<0>, C4<0>;
L_0x22557d0 .delay 1 (20000,20000,20000) L_0x22557d0/d;
L_0x2255930/d .functor OR 1, L_0x2257020, L_0x2257180, C4<0>, C4<0>;
L_0x2255930 .delay 1 (20000,20000,20000) L_0x2255930/d;
L_0x2255af0/d .functor XOR 1, v0x21a6990_0, L_0x2255930, C4<0>, C4<0>;
L_0x2255af0 .delay 1 (20000,20000,20000) L_0x2255af0/d;
L_0x2255c50/d .functor XOR 1, v0x21a6990_0, L_0x2255470, C4<0>, C4<0>;
L_0x2255c50 .delay 1 (20000,20000,20000) L_0x2255c50/d;
L_0x2255e20/d .functor XOR 1, L_0x2257020, L_0x2257180, C4<0>, C4<0>;
L_0x2255e20 .delay 1 (20000,20000,20000) L_0x2255e20/d;
v0x21a7cf0_0 .net "AB", 0 0, L_0x2255470;  1 drivers
v0x21a7dd0_0 .net "AorB", 0 0, L_0x2255930;  1 drivers
v0x21a7e90_0 .net "AxorB", 0 0, L_0x2255e20;  1 drivers
v0x21a7f60_0 .net "AxorB2", 0 0, L_0x2255160;  1 drivers
v0x21a8000_0 .net "AxorBC", 0 0, L_0x2255620;  1 drivers
v0x21a80a0_0 .net *"_s1", 0 0, L_0x2252210;  1 drivers
v0x21a8180_0 .net *"_s3", 0 0, L_0x2254c30;  1 drivers
v0x21a8260_0 .net *"_s5", 0 0, L_0x2254ef0;  1 drivers
v0x21a8340_0 .net "a", 0 0, L_0x2257020;  1 drivers
v0x21a8490_0 .net "address0", 0 0, v0x21a6800_0;  1 drivers
v0x21a8530_0 .net "address1", 0 0, v0x21a68c0_0;  1 drivers
v0x21a8620_0 .net "b", 0 0, L_0x2257180;  1 drivers
v0x21a86e0_0 .net8 "carryin", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x21a8780_0 .net "carryout", 0 0, L_0x22557d0;  alias, 1 drivers
v0x21a8840_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21a8900_0 .net "invert", 0 0, v0x21a6990_0;  1 drivers
v0x21a89a0_0 .net "nandand", 0 0, L_0x2255c50;  1 drivers
v0x21a8b50_0 .net "newB", 0 0, L_0x2255050;  1 drivers
v0x21a8bf0_0 .net "noror", 0 0, L_0x2255af0;  1 drivers
v0x21a8c90_0 .net "notControl1", 0 0, L_0x2254840;  1 drivers
v0x21a8d30_0 .net "notControl2", 0 0, L_0x2254b70;  1 drivers
v0x21a8dd0_0 .net "subtract", 0 0, L_0x2254d90;  1 drivers
v0x21a8e70_0 .net "sum", 0 0, L_0x2256d90;  1 drivers
v0x21a8f10_0 .net "sumval", 0 0, L_0x22552c0;  1 drivers
L_0x2252210 .part v0x21ace70_0, 1, 1;
L_0x2254c30 .part v0x21ace70_0, 2, 1;
L_0x2254ef0 .part v0x21ace70_0, 0, 1;
S_0x21a64c0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21a6250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21a6720_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21a6800_0 .var "address0", 0 0;
v0x21a68c0_0 .var "address1", 0 0;
v0x21a6990_0 .var "invert", 0 0;
S_0x21a6b00 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21a6250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2256080/d .functor NOT 1, v0x21a6800_0, C4<0>, C4<0>, C4<0>;
L_0x2256080 .delay 1 (10000,10000,10000) L_0x2256080/d;
L_0x22560f0/d .functor NOT 1, v0x21a68c0_0, C4<0>, C4<0>, C4<0>;
L_0x22560f0 .delay 1 (10000,10000,10000) L_0x22560f0/d;
L_0x2256250/d .functor AND 1, v0x21a6800_0, v0x21a68c0_0, C4<1>, C4<1>;
L_0x2256250 .delay 1 (20000,20000,20000) L_0x2256250/d;
L_0x22563e0/d .functor AND 1, v0x21a6800_0, L_0x22560f0, C4<1>, C4<1>;
L_0x22563e0 .delay 1 (20000,20000,20000) L_0x22563e0/d;
L_0x22564f0/d .functor AND 1, L_0x2256080, v0x21a68c0_0, C4<1>, C4<1>;
L_0x22564f0 .delay 1 (20000,20000,20000) L_0x22564f0/d;
L_0x2256650/d .functor AND 1, L_0x2256080, L_0x22560f0, C4<1>, C4<1>;
L_0x2256650 .delay 1 (20000,20000,20000) L_0x2256650/d;
L_0x22567b0/d .functor AND 1, L_0x22552c0, L_0x2256650, C4<1>, C4<1>;
L_0x22567b0 .delay 1 (20000,20000,20000) L_0x22567b0/d;
L_0x22568c0/d .functor AND 1, L_0x2255af0, L_0x22563e0, C4<1>, C4<1>;
L_0x22568c0 .delay 1 (20000,20000,20000) L_0x22568c0/d;
L_0x2256a70/d .functor AND 1, L_0x2255c50, L_0x22564f0, C4<1>, C4<1>;
L_0x2256a70 .delay 1 (20000,20000,20000) L_0x2256a70/d;
L_0x2256bd0/d .functor AND 1, L_0x2255e20, L_0x2256250, C4<1>, C4<1>;
L_0x2256bd0 .delay 1 (20000,20000,20000) L_0x2256bd0/d;
L_0x2256d90/d .functor OR 1, L_0x22567b0, L_0x22568c0, L_0x2256a70, L_0x2256bd0;
L_0x2256d90 .delay 1 (40000,40000,40000) L_0x2256d90/d;
v0x21a6de0_0 .net "A0andA1", 0 0, L_0x2256250;  1 drivers
v0x21a6ea0_0 .net "A0andnotA1", 0 0, L_0x22563e0;  1 drivers
v0x21a6f60_0 .net "addr0", 0 0, v0x21a6800_0;  alias, 1 drivers
v0x21a7030_0 .net "addr1", 0 0, v0x21a68c0_0;  alias, 1 drivers
v0x21a7100_0 .net "in0", 0 0, L_0x22552c0;  alias, 1 drivers
v0x21a71f0_0 .net "in0and", 0 0, L_0x22567b0;  1 drivers
v0x21a7290_0 .net "in1", 0 0, L_0x2255af0;  alias, 1 drivers
v0x21a7330_0 .net "in1and", 0 0, L_0x22568c0;  1 drivers
v0x21a73f0_0 .net "in2", 0 0, L_0x2255c50;  alias, 1 drivers
v0x21a7540_0 .net "in2and", 0 0, L_0x2256a70;  1 drivers
v0x21a7600_0 .net "in3", 0 0, L_0x2255e20;  alias, 1 drivers
v0x21a76c0_0 .net "in3and", 0 0, L_0x2256bd0;  1 drivers
v0x21a7780_0 .net "notA0", 0 0, L_0x2256080;  1 drivers
v0x21a7840_0 .net "notA0andA1", 0 0, L_0x22564f0;  1 drivers
v0x21a7900_0 .net "notA0andnotA1", 0 0, L_0x2256650;  1 drivers
v0x21a79c0_0 .net "notA1", 0 0, L_0x22560f0;  1 drivers
v0x21a7a80_0 .net "out", 0 0, L_0x2256d90;  alias, 1 drivers
S_0x21a9030 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21a5f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22570c0/d .functor NOT 1, L_0x22549f0, C4<0>, C4<0>, C4<0>;
L_0x22570c0 .delay 1 (10000,10000,10000) L_0x22570c0/d;
L_0x2257400/d .functor NOT 1, L_0x22574c0, C4<0>, C4<0>, C4<0>;
L_0x2257400 .delay 1 (10000,10000,10000) L_0x2257400/d;
L_0x2257620/d .functor AND 1, L_0x2257780, L_0x22570c0, L_0x2257400, C4<1>;
L_0x2257620 .delay 1 (30000,30000,30000) L_0x2257620/d;
L_0x22578e0/d .functor XOR 1, L_0x2257620, L_0x2259980, C4<0>, C4<0>;
L_0x22578e0 .delay 1 (20000,20000,20000) L_0x22578e0/d;
L_0x22579f0/d .functor XOR 1, L_0x2259820, L_0x22578e0, C4<0>, C4<0>;
L_0x22579f0 .delay 1 (20000,20000,20000) L_0x22579f0/d;
L_0x2257b50/d .functor XOR 1, L_0x22579f0, L_0x22557d0, C4<0>, C4<0>;
L_0x2257b50 .delay 1 (20000,20000,20000) L_0x2257b50/d;
L_0x2257d40/d .functor AND 1, L_0x2259820, L_0x2259980, C4<1>, C4<1>;
L_0x2257d40 .delay 1 (20000,20000,20000) L_0x2257d40/d;
L_0x2257ef0/d .functor AND 1, L_0x22557d0, L_0x22579f0, C4<1>, C4<1>;
L_0x2257ef0 .delay 1 (20000,20000,20000) L_0x2257ef0/d;
L_0x2258050/d .functor OR 1, L_0x2257d40, L_0x2257ef0, C4<0>, C4<0>;
L_0x2258050 .delay 1 (20000,20000,20000) L_0x2258050/d;
L_0x22581b0/d .functor OR 1, L_0x2259820, L_0x2259980, C4<0>, C4<0>;
L_0x22581b0 .delay 1 (20000,20000,20000) L_0x22581b0/d;
L_0x2258310/d .functor XOR 1, v0x21a97a0_0, L_0x22581b0, C4<0>, C4<0>;
L_0x2258310 .delay 1 (20000,20000,20000) L_0x2258310/d;
L_0x22584c0/d .functor XOR 1, v0x21a97a0_0, L_0x2257d40, C4<0>, C4<0>;
L_0x22584c0 .delay 1 (20000,20000,20000) L_0x22584c0/d;
L_0x2258690/d .functor XOR 1, L_0x2259820, L_0x2259980, C4<0>, C4<0>;
L_0x2258690 .delay 1 (20000,20000,20000) L_0x2258690/d;
v0x21aab00_0 .net "AB", 0 0, L_0x2257d40;  1 drivers
v0x21aabe0_0 .net "AorB", 0 0, L_0x22581b0;  1 drivers
v0x21aaca0_0 .net "AxorB", 0 0, L_0x2258690;  1 drivers
v0x21aad70_0 .net "AxorB2", 0 0, L_0x22579f0;  1 drivers
v0x21aae10_0 .net "AxorBC", 0 0, L_0x2257ef0;  1 drivers
v0x21aaeb0_0 .net *"_s1", 0 0, L_0x22549f0;  1 drivers
v0x21aaf90_0 .net *"_s3", 0 0, L_0x22574c0;  1 drivers
v0x21ab070_0 .net *"_s5", 0 0, L_0x2257780;  1 drivers
v0x21ab150_0 .net "a", 0 0, L_0x2259820;  1 drivers
v0x21ab2a0_0 .net "address0", 0 0, v0x21a9610_0;  1 drivers
v0x21ab340_0 .net "address1", 0 0, v0x21a96d0_0;  1 drivers
v0x21ab430_0 .net "b", 0 0, L_0x2259980;  1 drivers
v0x21ab4f0_0 .net "carryin", 0 0, L_0x22557d0;  alias, 1 drivers
v0x21ab590_0 .net8 "carryout", 0 0, RS_0x7feee6773798;  alias, 16 drivers
v0x21ab630_0 .net "control", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21ab6d0_0 .net "invert", 0 0, v0x21a97a0_0;  1 drivers
v0x21ab770_0 .net "nandand", 0 0, L_0x22584c0;  1 drivers
v0x21ab920_0 .net "newB", 0 0, L_0x22578e0;  1 drivers
v0x21ab9c0_0 .net "noror", 0 0, L_0x2258310;  1 drivers
v0x21aba60_0 .net "notControl1", 0 0, L_0x22570c0;  1 drivers
v0x21abb00_0 .net "notControl2", 0 0, L_0x2257400;  1 drivers
v0x21abba0_0 .net "subtract", 0 0, L_0x2257620;  1 drivers
v0x21abc40_0 .net "sum", 0 0, L_0x2259590;  1 drivers
v0x21abce0_0 .net "sumval", 0 0, L_0x2257b50;  1 drivers
L_0x22549f0 .part v0x21ace70_0, 1, 1;
L_0x22574c0 .part v0x21ace70_0, 2, 1;
L_0x2257780 .part v0x21ace70_0, 0, 1;
S_0x21a92c0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21a9030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21a9530_0 .net "ALUcommand", 2 0, v0x21ace70_0;  alias, 1 drivers
v0x21a9610_0 .var "address0", 0 0;
v0x21a96d0_0 .var "address1", 0 0;
v0x21a97a0_0 .var "invert", 0 0;
S_0x21a9910 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21a9030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x21a83e0/d .functor NOT 1, v0x21a9610_0, C4<0>, C4<0>, C4<0>;
L_0x21a83e0 .delay 1 (10000,10000,10000) L_0x21a83e0/d;
L_0x22588f0/d .functor NOT 1, v0x21a96d0_0, C4<0>, C4<0>, C4<0>;
L_0x22588f0 .delay 1 (10000,10000,10000) L_0x22588f0/d;
L_0x2258a50/d .functor AND 1, v0x21a9610_0, v0x21a96d0_0, C4<1>, C4<1>;
L_0x2258a50 .delay 1 (20000,20000,20000) L_0x2258a50/d;
L_0x2258be0/d .functor AND 1, v0x21a9610_0, L_0x22588f0, C4<1>, C4<1>;
L_0x2258be0 .delay 1 (20000,20000,20000) L_0x2258be0/d;
L_0x2258cf0/d .functor AND 1, L_0x21a83e0, v0x21a96d0_0, C4<1>, C4<1>;
L_0x2258cf0 .delay 1 (20000,20000,20000) L_0x2258cf0/d;
L_0x2258e50/d .functor AND 1, L_0x21a83e0, L_0x22588f0, C4<1>, C4<1>;
L_0x2258e50 .delay 1 (20000,20000,20000) L_0x2258e50/d;
L_0x2258fb0/d .functor AND 1, L_0x2257b50, L_0x2258e50, C4<1>, C4<1>;
L_0x2258fb0 .delay 1 (20000,20000,20000) L_0x2258fb0/d;
L_0x22590c0/d .functor AND 1, L_0x2258310, L_0x2258be0, C4<1>, C4<1>;
L_0x22590c0 .delay 1 (20000,20000,20000) L_0x22590c0/d;
L_0x2259270/d .functor AND 1, L_0x22584c0, L_0x2258cf0, C4<1>, C4<1>;
L_0x2259270 .delay 1 (20000,20000,20000) L_0x2259270/d;
L_0x22593d0/d .functor AND 1, L_0x2258690, L_0x2258a50, C4<1>, C4<1>;
L_0x22593d0 .delay 1 (20000,20000,20000) L_0x22593d0/d;
L_0x2259590/d .functor OR 1, L_0x2258fb0, L_0x22590c0, L_0x2259270, L_0x22593d0;
L_0x2259590 .delay 1 (40000,40000,40000) L_0x2259590/d;
v0x21a9bf0_0 .net "A0andA1", 0 0, L_0x2258a50;  1 drivers
v0x21a9cb0_0 .net "A0andnotA1", 0 0, L_0x2258be0;  1 drivers
v0x21a9d70_0 .net "addr0", 0 0, v0x21a9610_0;  alias, 1 drivers
v0x21a9e40_0 .net "addr1", 0 0, v0x21a96d0_0;  alias, 1 drivers
v0x21a9f10_0 .net "in0", 0 0, L_0x2257b50;  alias, 1 drivers
v0x21aa000_0 .net "in0and", 0 0, L_0x2258fb0;  1 drivers
v0x21aa0a0_0 .net "in1", 0 0, L_0x2258310;  alias, 1 drivers
v0x21aa140_0 .net "in1and", 0 0, L_0x22590c0;  1 drivers
v0x21aa200_0 .net "in2", 0 0, L_0x22584c0;  alias, 1 drivers
v0x21aa350_0 .net "in2and", 0 0, L_0x2259270;  1 drivers
v0x21aa410_0 .net "in3", 0 0, L_0x2258690;  alias, 1 drivers
v0x21aa4d0_0 .net "in3and", 0 0, L_0x22593d0;  1 drivers
v0x21aa590_0 .net "notA0", 0 0, L_0x21a83e0;  1 drivers
v0x21aa650_0 .net "notA0andA1", 0 0, L_0x2258cf0;  1 drivers
v0x21aa710_0 .net "notA0andnotA1", 0 0, L_0x2258e50;  1 drivers
v0x21aa7d0_0 .net "notA1", 0 0, L_0x22588f0;  1 drivers
v0x21aa890_0 .net "out", 0 0, L_0x2259590;  alias, 1 drivers
S_0x1f84e30 .scope module, "testALU" "testALU" 2 29;
 .timescale -9 -12;
v0x220c2c0_0 .net "alupassed", 0 0, v0x220b8b0_0;  1 drivers
v0x220c3b0_0 .var "begintest", 0 0;
v0x220c480_0 .net "carryout", 0 0, L_0x22aa100;  1 drivers
v0x220c550_0 .net "command", 2 0, v0x220bb50_0;  1 drivers
v0x21ddcb0_0 .net "endtest", 0 0, v0x220bbf0_0;  1 drivers
v0x21ddda0_0 .net "operandA", 31 0, v0x220bce0_0;  1 drivers
v0x21dde90_0 .net "operandB", 31 0, v0x220bda0_0;  1 drivers
v0x21ddf80_0 .net "overflow", 0 0, L_0x22acae0;  1 drivers
v0x220ce00_0 .net "result", 31 0, L_0x2233240;  1 drivers
E_0x1dfbf60 .event edge, v0x220bbf0_0;
S_0x21ad250 .scope module, "alu" "ALU" 2 41, 3 8 0, S_0x1f84e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x22a96e0/d .functor NOT 1, L_0x2280a20, C4<0>, C4<0>, C4<0>;
L_0x22a96e0 .delay 1 (10000,10000,10000) L_0x22a96e0/d;
L_0x22a6fc0/d .functor NOT 1, L_0x22a7080, C4<0>, C4<0>, C4<0>;
L_0x22a6fc0 .delay 1 (10000,10000,10000) L_0x22a6fc0/d;
L_0x2280830/d .functor AND 1, L_0x22aa210, L_0x22a96e0, L_0x22a6fc0, C4<1>;
L_0x2280830 .delay 1 (30000,30000,30000) L_0x2280830/d;
RS_0x7feee67855b8 .resolv tri, L_0x22609f0, L_0x2265b00, L_0x226abd0, L_0x226fdc0, L_0x2274da0, L_0x2279d80, L_0x227ee20, L_0x2284150, L_0x22891c0, L_0x228e270, L_0x22938a0, L_0x2298d30, L_0x229dd80, L_0x22a2dc0, L_0x22a7e40, L_0x22ab1f0;
o0x7feee6796988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x22acae0/d .functor XOR 1, RS_0x7feee67855b8, o0x7feee6796988, C4<0>, C4<0>;
L_0x22acae0 .delay 1 (20000,20000,20000) L_0x22acae0/d;
L_0x22aa100/d .functor AND 1, RS_0x7feee67855b8, C4<1>, C4<1>, C4<1>;
L_0x22aa100 .delay 1 (10000,10000,10000) L_0x22aa100/d;
v0x220a750_0 .net *"_s121", 0 0, L_0x2280a20;  1 drivers
v0x220a850_0 .net *"_s123", 0 0, L_0x22a7080;  1 drivers
v0x220a930_0 .net *"_s125", 0 0, L_0x22aa210;  1 drivers
o0x7feee6796928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x220a9f0_0 name=_s134
v0x220aad0_0 .net "carryout", 0 0, L_0x22aa100;  alias, 1 drivers
v0x220abe0_0 .net8 "carryout1", 0 0, RS_0x7feee67855b8;  16 drivers
v0x220ac80_0 .net "carryout2", 0 0, o0x7feee6796988;  0 drivers
v0x220ad40_0 .net "command", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x220ae00_0 .net "notCommand1", 0 0, L_0x22a96e0;  1 drivers
v0x220af50_0 .net "notCommand2", 0 0, L_0x22a6fc0;  1 drivers
v0x220b010_0 .net "operandA", 31 0, v0x220bce0_0;  alias, 1 drivers
v0x220b0f0_0 .net "operandB", 31 0, v0x220bda0_0;  alias, 1 drivers
v0x220b1d0_0 .net "overflow", 0 0, L_0x22acae0;  alias, 1 drivers
v0x220b290_0 .net "result", 31 0, L_0x2233240;  alias, 1 drivers
v0x220b370_0 .net "subtract", 0 0, L_0x2280830;  1 drivers
o0x7feee6796ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x220b410_0 .net "zero", 0 0, o0x7feee6796ad8;  0 drivers
L_0x225f9a0 .part v0x220bce0_0, 1, 1;
L_0x225fb00 .part v0x220bda0_0, 1, 1;
L_0x2262240 .part v0x220bce0_0, 2, 1;
L_0x2262430 .part v0x220bda0_0, 2, 1;
L_0x2264ab0 .part v0x220bce0_0, 3, 1;
L_0x2264c10 .part v0x220bda0_0, 3, 1;
L_0x2267300 .part v0x220bce0_0, 4, 1;
L_0x2267460 .part v0x220bda0_0, 4, 1;
L_0x2269b80 .part v0x220bce0_0, 5, 1;
L_0x2269ce0 .part v0x220bda0_0, 5, 1;
L_0x226c3d0 .part v0x220bce0_0, 6, 1;
L_0x226c640 .part v0x220bda0_0, 6, 1;
L_0x226ed40 .part v0x220bce0_0, 7, 1;
L_0x226eea0 .part v0x220bda0_0, 7, 1;
L_0x22715c0 .part v0x220bce0_0, 8, 1;
L_0x2271720 .part v0x220bda0_0, 8, 1;
L_0x2273d50 .part v0x220bce0_0, 9, 1;
L_0x2273eb0 .part v0x220bda0_0, 9, 1;
L_0x2276530 .part v0x220bce0_0, 10, 1;
L_0x2276690 .part v0x220bda0_0, 10, 1;
L_0x2278d80 .part v0x220bce0_0, 11, 1;
L_0x2278ee0 .part v0x220bda0_0, 11, 1;
L_0x227b590 .part v0x220bce0_0, 12, 1;
L_0x227b6f0 .part v0x220bda0_0, 12, 1;
L_0x227de00 .part v0x220bce0_0, 13, 1;
L_0x227df60 .part v0x220bda0_0, 13, 1;
L_0x2280630 .part v0x220bce0_0, 14, 1;
L_0x226c530 .part v0x220bda0_0, 14, 1;
L_0x2283100 .part v0x220bce0_0, 15, 1;
L_0x2283260 .part v0x220bda0_0, 15, 1;
L_0x2285950 .part v0x220bce0_0, 16, 1;
L_0x2285ab0 .part v0x220bda0_0, 16, 1;
L_0x2288160 .part v0x220bce0_0, 17, 1;
L_0x22882c0 .part v0x220bda0_0, 17, 1;
L_0x228a9c0 .part v0x220bce0_0, 18, 1;
L_0x228ab20 .part v0x220bda0_0, 18, 1;
L_0x228d1f0 .part v0x220bce0_0, 19, 1;
L_0x228d350 .part v0x220bda0_0, 19, 1;
L_0x228fa70 .part v0x220bce0_0, 20, 1;
L_0x228fbd0 .part v0x220bda0_0, 20, 1;
L_0x2292270 .part v0x220bce0_0, 21, 1;
L_0x22923d0 .part v0x220bda0_0, 21, 1;
L_0x22954a0 .part v0x220bce0_0, 22, 1;
L_0x2295600 .part v0x220bda0_0, 22, 1;
L_0x2297d10 .part v0x220bce0_0, 23, 1;
L_0x2297e70 .part v0x220bda0_0, 23, 1;
L_0x229a500 .part v0x220bce0_0, 24, 1;
L_0x229a660 .part v0x220bda0_0, 24, 1;
L_0x229cd90 .part v0x220bce0_0, 25, 1;
L_0x229cef0 .part v0x220bda0_0, 25, 1;
L_0x229f550 .part v0x220bce0_0, 26, 1;
L_0x229f6b0 .part v0x220bda0_0, 26, 1;
L_0x22a1db0 .part v0x220bce0_0, 27, 1;
L_0x22a1f10 .part v0x220bda0_0, 27, 1;
L_0x22a4590 .part v0x220bce0_0, 28, 1;
L_0x22a46f0 .part v0x220bda0_0, 28, 1;
L_0x22a6dc0 .part v0x220bce0_0, 29, 1;
L_0x22a6f20 .part v0x220bda0_0, 29, 1;
L_0x22a9640 .part v0x220bce0_0, 30, 1;
L_0x2280790 .part v0x220bda0_0, 30, 1;
L_0x2280a20 .part v0x220bb50_0, 1, 1;
L_0x22a7080 .part v0x220bb50_0, 2, 1;
L_0x22aa210 .part v0x220bb50_0, 0, 1;
L_0x22aca40 .part v0x220bce0_0, 0, 1;
L_0x22aa010 .part v0x220bda0_0, 0, 1;
LS_0x2233240_0_0 .concat [ 1 1 1 1], L_0x22ac7f0, L_0x225f710, L_0x2261fb0, L_0x2264860;
LS_0x2233240_0_4 .concat [ 1 1 1 1], L_0x22670b0, L_0x2269930, L_0x226c180, L_0x226eaf0;
LS_0x2233240_0_8 .concat [ 1 1 1 1], L_0x2271370, L_0x2273ac0, L_0x22762a0, L_0x2278af0;
LS_0x2233240_0_12 .concat [ 1 1 1 1], L_0x227b300, L_0x227db70, L_0x22803a0, L_0x2282e70;
LS_0x2233240_0_16 .concat [ 1 1 1 1], L_0x2285700, L_0x2287f10, L_0x228a770, L_0x228cfa0;
LS_0x2233240_0_20 .concat [ 1 1 1 1], L_0x228f820, L_0x2292020, L_0x2295210, L_0x2297a80;
LS_0x2233240_0_24 .concat [ 1 1 1 1], L_0x229a270, L_0x229cb00, L_0x229f2c0, L_0x22a1b20;
LS_0x2233240_0_28 .concat [ 1 1 1 1], L_0x22a4300, L_0x22a6b70, L_0x22a93f0, o0x7feee6796928;
LS_0x2233240_1_0 .concat [ 4 4 4 4], LS_0x2233240_0_0, LS_0x2233240_0_4, LS_0x2233240_0_8, LS_0x2233240_0_12;
LS_0x2233240_1_4 .concat [ 4 4 4 4], LS_0x2233240_0_16, LS_0x2233240_0_20, LS_0x2233240_0_24, LS_0x2233240_0_28;
L_0x2233240 .concat [ 16 16 0 0], LS_0x2233240_1_0, LS_0x2233240_1_4;
S_0x21ad530 .scope module, "bitslice1" "structuralBitSlice" 3 26, 4 65 0, S_0x21ad250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22aa370/d .functor NOT 1, L_0x22aa430, C4<0>, C4<0>, C4<0>;
L_0x22aa370 .delay 1 (10000,10000,10000) L_0x22aa370/d;
L_0x22aa590/d .functor NOT 1, L_0x22aa650, C4<0>, C4<0>, C4<0>;
L_0x22aa590 .delay 1 (10000,10000,10000) L_0x22aa590/d;
L_0x22aa7b0/d .functor AND 1, L_0x22aa910, L_0x22aa370, L_0x22aa590, C4<1>;
L_0x22aa7b0 .delay 1 (30000,30000,30000) L_0x22aa7b0/d;
L_0x22aaa70/d .functor XOR 1, L_0x22aa7b0, L_0x22aa010, C4<0>, C4<0>;
L_0x22aaa70 .delay 1 (20000,20000,20000) L_0x22aaa70/d;
L_0x22aab80/d .functor XOR 1, L_0x22aca40, L_0x22aaa70, C4<0>, C4<0>;
L_0x22aab80 .delay 1 (20000,20000,20000) L_0x22aab80/d;
L_0x22aace0/d .functor XOR 1, L_0x22aab80, L_0x2280830, C4<0>, C4<0>;
L_0x22aace0 .delay 1 (20000,20000,20000) L_0x22aace0/d;
L_0x22aae90/d .functor AND 1, L_0x22aca40, L_0x22aa010, C4<1>, C4<1>;
L_0x22aae90 .delay 1 (20000,20000,20000) L_0x22aae90/d;
L_0x22ab040/d .functor AND 1, L_0x2280830, L_0x22aab80, C4<1>, C4<1>;
L_0x22ab040 .delay 1 (20000,20000,20000) L_0x22ab040/d;
L_0x22ab1f0/d .functor OR 1, L_0x22aae90, L_0x22ab040, C4<0>, C4<0>;
L_0x22ab1f0 .delay 1 (20000,20000,20000) L_0x22ab1f0/d;
L_0x22ab3a0/d .functor OR 1, L_0x22aca40, L_0x22aa010, C4<0>, C4<0>;
L_0x22ab3a0 .delay 1 (20000,20000,20000) L_0x22ab3a0/d;
L_0x22ab560/d .functor XOR 1, v0x21adda0_0, L_0x22ab3a0, C4<0>, C4<0>;
L_0x22ab560 .delay 1 (20000,20000,20000) L_0x22ab560/d;
L_0x22ab6c0/d .functor XOR 1, v0x21adda0_0, L_0x22aae90, C4<0>, C4<0>;
L_0x22ab6c0 .delay 1 (20000,20000,20000) L_0x22ab6c0/d;
L_0x22ab890/d .functor XOR 1, L_0x22aca40, L_0x22aa010, C4<0>, C4<0>;
L_0x22ab890 .delay 1 (20000,20000,20000) L_0x22ab890/d;
v0x21af100_0 .net "AB", 0 0, L_0x22aae90;  1 drivers
v0x21af1e0_0 .net "AorB", 0 0, L_0x22ab3a0;  1 drivers
v0x21af2a0_0 .net "AxorB", 0 0, L_0x22ab890;  1 drivers
v0x21af370_0 .net "AxorB2", 0 0, L_0x22aab80;  1 drivers
v0x21af410_0 .net "AxorBC", 0 0, L_0x22ab040;  1 drivers
v0x21af4b0_0 .net *"_s1", 0 0, L_0x22aa430;  1 drivers
v0x21af590_0 .net *"_s3", 0 0, L_0x22aa650;  1 drivers
v0x21af670_0 .net *"_s5", 0 0, L_0x22aa910;  1 drivers
v0x21af750_0 .net "a", 0 0, L_0x22aca40;  1 drivers
v0x21af8a0_0 .net "address0", 0 0, v0x21adc10_0;  1 drivers
v0x21af940_0 .net "address1", 0 0, v0x21adcd0_0;  1 drivers
v0x21afa30_0 .net "b", 0 0, L_0x22aa010;  1 drivers
v0x21afaf0_0 .net "carryin", 0 0, L_0x2280830;  alias, 1 drivers
v0x21afbb0_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21afc70_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21afd30_0 .net "invert", 0 0, v0x21adda0_0;  1 drivers
v0x21afdd0_0 .net "nandand", 0 0, L_0x22ab6c0;  1 drivers
v0x21aff80_0 .net "newB", 0 0, L_0x22aaa70;  1 drivers
v0x21b0020_0 .net "noror", 0 0, L_0x22ab560;  1 drivers
v0x21b00c0_0 .net "notControl1", 0 0, L_0x22aa370;  1 drivers
v0x21b0160_0 .net "notControl2", 0 0, L_0x22aa590;  1 drivers
v0x21b0200_0 .net "subtract", 0 0, L_0x22aa7b0;  1 drivers
v0x21b02a0_0 .net "sum", 0 0, L_0x22ac7f0;  1 drivers
v0x21b0340_0 .net "sumval", 0 0, L_0x22aace0;  1 drivers
L_0x22aa430 .part v0x220bb50_0, 1, 1;
L_0x22aa650 .part v0x220bb50_0, 2, 1;
L_0x22aa910 .part v0x220bb50_0, 0, 1;
S_0x21ad800 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21ad530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21adb10_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21adc10_0 .var "address0", 0 0;
v0x21adcd0_0 .var "address1", 0 0;
v0x21adda0_0 .var "invert", 0 0;
E_0x21ada90 .event edge, v0x21adb10_0;
S_0x21adf10 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21ad530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22abaf0/d .functor NOT 1, v0x21adc10_0, C4<0>, C4<0>, C4<0>;
L_0x22abaf0 .delay 1 (10000,10000,10000) L_0x22abaf0/d;
L_0x22abbb0/d .functor NOT 1, v0x21adcd0_0, C4<0>, C4<0>, C4<0>;
L_0x22abbb0 .delay 1 (10000,10000,10000) L_0x22abbb0/d;
L_0x22abd10/d .functor AND 1, v0x21adc10_0, v0x21adcd0_0, C4<1>, C4<1>;
L_0x22abd10 .delay 1 (20000,20000,20000) L_0x22abd10/d;
L_0x22abea0/d .functor AND 1, v0x21adc10_0, L_0x22abbb0, C4<1>, C4<1>;
L_0x22abea0 .delay 1 (20000,20000,20000) L_0x22abea0/d;
L_0x22abfb0/d .functor AND 1, L_0x22abaf0, v0x21adcd0_0, C4<1>, C4<1>;
L_0x22abfb0 .delay 1 (20000,20000,20000) L_0x22abfb0/d;
L_0x22ac110/d .functor AND 1, L_0x22abaf0, L_0x22abbb0, C4<1>, C4<1>;
L_0x22ac110 .delay 1 (20000,20000,20000) L_0x22ac110/d;
L_0x22ac270/d .functor AND 1, L_0x22aace0, L_0x22ac110, C4<1>, C4<1>;
L_0x22ac270 .delay 1 (20000,20000,20000) L_0x22ac270/d;
L_0x22ac380/d .functor AND 1, L_0x22ab560, L_0x22abea0, C4<1>, C4<1>;
L_0x22ac380 .delay 1 (20000,20000,20000) L_0x22ac380/d;
L_0x22ac530/d .functor AND 1, L_0x22ab6c0, L_0x22abfb0, C4<1>, C4<1>;
L_0x22ac530 .delay 1 (20000,20000,20000) L_0x22ac530/d;
L_0x22ac690/d .functor AND 1, L_0x22ab890, L_0x22abd10, C4<1>, C4<1>;
L_0x22ac690 .delay 1 (20000,20000,20000) L_0x22ac690/d;
L_0x22ac7f0/d .functor OR 1, L_0x22ac270, L_0x22ac380, L_0x22ac530, L_0x22ac690;
L_0x22ac7f0 .delay 1 (40000,40000,40000) L_0x22ac7f0/d;
v0x21ae1f0_0 .net "A0andA1", 0 0, L_0x22abd10;  1 drivers
v0x21ae2b0_0 .net "A0andnotA1", 0 0, L_0x22abea0;  1 drivers
v0x21ae370_0 .net "addr0", 0 0, v0x21adc10_0;  alias, 1 drivers
v0x21ae440_0 .net "addr1", 0 0, v0x21adcd0_0;  alias, 1 drivers
v0x21ae510_0 .net "in0", 0 0, L_0x22aace0;  alias, 1 drivers
v0x21ae600_0 .net "in0and", 0 0, L_0x22ac270;  1 drivers
v0x21ae6a0_0 .net "in1", 0 0, L_0x22ab560;  alias, 1 drivers
v0x21ae740_0 .net "in1and", 0 0, L_0x22ac380;  1 drivers
v0x21ae800_0 .net "in2", 0 0, L_0x22ab6c0;  alias, 1 drivers
v0x21ae950_0 .net "in2and", 0 0, L_0x22ac530;  1 drivers
v0x21aea10_0 .net "in3", 0 0, L_0x22ab890;  alias, 1 drivers
v0x21aead0_0 .net "in3and", 0 0, L_0x22ac690;  1 drivers
v0x21aeb90_0 .net "notA0", 0 0, L_0x22abaf0;  1 drivers
v0x21aec50_0 .net "notA0andA1", 0 0, L_0x22abfb0;  1 drivers
v0x21aed10_0 .net "notA0andnotA1", 0 0, L_0x22ac110;  1 drivers
v0x21aedd0_0 .net "notA1", 0 0, L_0x22abbb0;  1 drivers
v0x21aee90_0 .net "out", 0 0, L_0x22ac7f0;  alias, 1 drivers
S_0x21b0460 .scope generate, "genblock[1]" "genblock[1]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21b0670 .param/l "i" 0 3 30, +C4<01>;
v0x21b63d0_0 .net "carryout2", 0 0, L_0x225e1e0;  1 drivers
S_0x21b0730 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21b0460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2233450/d .functor NOT 1, L_0x225d280, C4<0>, C4<0>, C4<0>;
L_0x2233450 .delay 1 (10000,10000,10000) L_0x2233450/d;
L_0x225d370/d .functor NOT 1, L_0x225d430, C4<0>, C4<0>, C4<0>;
L_0x225d370 .delay 1 (10000,10000,10000) L_0x225d370/d;
L_0x225d590/d .functor AND 1, L_0x225d6f0, L_0x2233450, L_0x225d370, C4<1>;
L_0x225d590 .delay 1 (30000,30000,30000) L_0x225d590/d;
L_0x225d850/d .functor XOR 1, L_0x225d590, L_0x225fb00, C4<0>, C4<0>;
L_0x225d850 .delay 1 (20000,20000,20000) L_0x225d850/d;
L_0x225d960/d .functor XOR 1, L_0x225f9a0, L_0x225d850, C4<0>, C4<0>;
L_0x225d960 .delay 1 (20000,20000,20000) L_0x225d960/d;
L_0x225dac0/d .functor XOR 1, L_0x225d960, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x225dac0 .delay 1 (20000,20000,20000) L_0x225dac0/d;
L_0x21dff30/d .functor AND 1, L_0x225f9a0, L_0x225fb00, C4<1>, C4<1>;
L_0x21dff30 .delay 1 (20000,20000,20000) L_0x21dff30/d;
L_0x225e030/d .functor AND 1, RS_0x7feee67855b8, L_0x225d960, C4<1>, C4<1>;
L_0x225e030 .delay 1 (20000,20000,20000) L_0x225e030/d;
L_0x225e1e0/d .functor OR 1, L_0x21dff30, L_0x225e030, C4<0>, C4<0>;
L_0x225e1e0 .delay 1 (20000,20000,20000) L_0x225e1e0/d;
L_0x225e340/d .functor OR 1, L_0x225f9a0, L_0x225fb00, C4<0>, C4<0>;
L_0x225e340 .delay 1 (20000,20000,20000) L_0x225e340/d;
L_0x225e500/d .functor XOR 1, v0x21b0ec0_0, L_0x225e340, C4<0>, C4<0>;
L_0x225e500 .delay 1 (20000,20000,20000) L_0x225e500/d;
L_0x225e660/d .functor XOR 1, v0x21b0ec0_0, L_0x21dff30, C4<0>, C4<0>;
L_0x225e660 .delay 1 (20000,20000,20000) L_0x225e660/d;
L_0x225e830/d .functor XOR 1, L_0x225f9a0, L_0x225fb00, C4<0>, C4<0>;
L_0x225e830 .delay 1 (20000,20000,20000) L_0x225e830/d;
v0x21b2220_0 .net "AB", 0 0, L_0x21dff30;  1 drivers
v0x21b2300_0 .net "AorB", 0 0, L_0x225e340;  1 drivers
v0x21b23c0_0 .net "AxorB", 0 0, L_0x225e830;  1 drivers
v0x21b2490_0 .net "AxorB2", 0 0, L_0x225d960;  1 drivers
v0x21b2530_0 .net "AxorBC", 0 0, L_0x225e030;  1 drivers
v0x21b25d0_0 .net *"_s1", 0 0, L_0x225d280;  1 drivers
v0x21b26b0_0 .net *"_s3", 0 0, L_0x225d430;  1 drivers
v0x21b2790_0 .net *"_s5", 0 0, L_0x225d6f0;  1 drivers
v0x21b2870_0 .net "a", 0 0, L_0x225f9a0;  1 drivers
v0x21b29c0_0 .net "address0", 0 0, v0x21b0d60_0;  1 drivers
v0x21b2a60_0 .net "address1", 0 0, v0x21b0e20_0;  1 drivers
v0x21b2b50_0 .net "b", 0 0, L_0x225fb00;  1 drivers
v0x21b2c10_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21b2cb0_0 .net "carryout", 0 0, L_0x225e1e0;  alias, 1 drivers
v0x21b2d50_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b2e10_0 .net "invert", 0 0, v0x21b0ec0_0;  1 drivers
v0x21b2eb0_0 .net "nandand", 0 0, L_0x225e660;  1 drivers
v0x21b3060_0 .net "newB", 0 0, L_0x225d850;  1 drivers
v0x21b3100_0 .net "noror", 0 0, L_0x225e500;  1 drivers
v0x21b31a0_0 .net "notControl1", 0 0, L_0x2233450;  1 drivers
v0x21b3240_0 .net "notControl2", 0 0, L_0x225d370;  1 drivers
v0x21b32e0_0 .net "subtract", 0 0, L_0x225d590;  1 drivers
v0x21b3380_0 .net "sum", 0 0, L_0x225f710;  1 drivers
v0x21b3420_0 .net "sumval", 0 0, L_0x225dac0;  1 drivers
L_0x225d280 .part v0x220bb50_0, 1, 1;
L_0x225d430 .part v0x220bb50_0, 2, 1;
L_0x225d6f0 .part v0x220bb50_0, 0, 1;
S_0x21b09a0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21b0730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21b0c30_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b0d60_0 .var "address0", 0 0;
v0x21b0e20_0 .var "address1", 0 0;
v0x21b0ec0_0 .var "invert", 0 0;
S_0x21b1030 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21b0730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x225ea90/d .functor NOT 1, v0x21b0d60_0, C4<0>, C4<0>, C4<0>;
L_0x225ea90 .delay 1 (10000,10000,10000) L_0x225ea90/d;
L_0x225eb00/d .functor NOT 1, v0x21b0e20_0, C4<0>, C4<0>, C4<0>;
L_0x225eb00 .delay 1 (10000,10000,10000) L_0x225eb00/d;
L_0x225ebc0/d .functor AND 1, v0x21b0d60_0, v0x21b0e20_0, C4<1>, C4<1>;
L_0x225ebc0 .delay 1 (20000,20000,20000) L_0x225ebc0/d;
L_0x225edb0/d .functor AND 1, v0x21b0d60_0, L_0x225eb00, C4<1>, C4<1>;
L_0x225edb0 .delay 1 (20000,20000,20000) L_0x225edb0/d;
L_0x225eec0/d .functor AND 1, L_0x225ea90, v0x21b0e20_0, C4<1>, C4<1>;
L_0x225eec0 .delay 1 (20000,20000,20000) L_0x225eec0/d;
L_0x225f020/d .functor AND 1, L_0x225ea90, L_0x225eb00, C4<1>, C4<1>;
L_0x225f020 .delay 1 (20000,20000,20000) L_0x225f020/d;
L_0x225f180/d .functor AND 1, L_0x225dac0, L_0x225f020, C4<1>, C4<1>;
L_0x225f180 .delay 1 (20000,20000,20000) L_0x225f180/d;
L_0x225f240/d .functor AND 1, L_0x225e500, L_0x225edb0, C4<1>, C4<1>;
L_0x225f240 .delay 1 (20000,20000,20000) L_0x225f240/d;
L_0x225f3f0/d .functor AND 1, L_0x225e660, L_0x225eec0, C4<1>, C4<1>;
L_0x225f3f0 .delay 1 (20000,20000,20000) L_0x225f3f0/d;
L_0x225f550/d .functor AND 1, L_0x225e830, L_0x225ebc0, C4<1>, C4<1>;
L_0x225f550 .delay 1 (20000,20000,20000) L_0x225f550/d;
L_0x225f710/d .functor OR 1, L_0x225f180, L_0x225f240, L_0x225f3f0, L_0x225f550;
L_0x225f710 .delay 1 (40000,40000,40000) L_0x225f710/d;
v0x21b1310_0 .net "A0andA1", 0 0, L_0x225ebc0;  1 drivers
v0x21b13d0_0 .net "A0andnotA1", 0 0, L_0x225edb0;  1 drivers
v0x21b1490_0 .net "addr0", 0 0, v0x21b0d60_0;  alias, 1 drivers
v0x21b1560_0 .net "addr1", 0 0, v0x21b0e20_0;  alias, 1 drivers
v0x21b1630_0 .net "in0", 0 0, L_0x225dac0;  alias, 1 drivers
v0x21b1720_0 .net "in0and", 0 0, L_0x225f180;  1 drivers
v0x21b17c0_0 .net "in1", 0 0, L_0x225e500;  alias, 1 drivers
v0x21b1860_0 .net "in1and", 0 0, L_0x225f240;  1 drivers
v0x21b1920_0 .net "in2", 0 0, L_0x225e660;  alias, 1 drivers
v0x21b1a70_0 .net "in2and", 0 0, L_0x225f3f0;  1 drivers
v0x21b1b30_0 .net "in3", 0 0, L_0x225e830;  alias, 1 drivers
v0x21b1bf0_0 .net "in3and", 0 0, L_0x225f550;  1 drivers
v0x21b1cb0_0 .net "notA0", 0 0, L_0x225ea90;  1 drivers
v0x21b1d70_0 .net "notA0andA1", 0 0, L_0x225eec0;  1 drivers
v0x21b1e30_0 .net "notA0andnotA1", 0 0, L_0x225f020;  1 drivers
v0x21b1ef0_0 .net "notA1", 0 0, L_0x225eb00;  1 drivers
v0x21b1fb0_0 .net "out", 0 0, L_0x225f710;  alias, 1 drivers
S_0x21b3570 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21b0460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x225fa40/d .functor NOT 1, L_0x225fbf0, C4<0>, C4<0>, C4<0>;
L_0x225fa40 .delay 1 (10000,10000,10000) L_0x225fa40/d;
L_0x225fd50/d .functor NOT 1, L_0x225fe10, C4<0>, C4<0>, C4<0>;
L_0x225fd50 .delay 1 (10000,10000,10000) L_0x225fd50/d;
L_0x225ff70/d .functor AND 1, L_0x22600d0, L_0x225fa40, L_0x225fd50, C4<1>;
L_0x225ff70 .delay 1 (30000,30000,30000) L_0x225ff70/d;
L_0x2260230/d .functor XOR 1, L_0x225ff70, L_0x2262430, C4<0>, C4<0>;
L_0x2260230 .delay 1 (20000,20000,20000) L_0x2260230/d;
L_0x2260340/d .functor XOR 1, L_0x2262240, L_0x2260230, C4<0>, C4<0>;
L_0x2260340 .delay 1 (20000,20000,20000) L_0x2260340/d;
L_0x22604a0/d .functor XOR 1, L_0x2260340, L_0x225e1e0, C4<0>, C4<0>;
L_0x22604a0 .delay 1 (20000,20000,20000) L_0x22604a0/d;
L_0x2260690/d .functor AND 1, L_0x2262240, L_0x2262430, C4<1>, C4<1>;
L_0x2260690 .delay 1 (20000,20000,20000) L_0x2260690/d;
L_0x2260840/d .functor AND 1, L_0x225e1e0, L_0x2260340, C4<1>, C4<1>;
L_0x2260840 .delay 1 (20000,20000,20000) L_0x2260840/d;
L_0x22609f0/d .functor OR 1, L_0x2260690, L_0x2260840, C4<0>, C4<0>;
L_0x22609f0 .delay 1 (20000,20000,20000) L_0x22609f0/d;
L_0x2260b50/d .functor OR 1, L_0x2262240, L_0x2262430, C4<0>, C4<0>;
L_0x2260b50 .delay 1 (20000,20000,20000) L_0x2260b50/d;
L_0x2260d10/d .functor XOR 1, v0x21b3d70_0, L_0x2260b50, C4<0>, C4<0>;
L_0x2260d10 .delay 1 (20000,20000,20000) L_0x2260d10/d;
L_0x2260e70/d .functor XOR 1, v0x21b3d70_0, L_0x2260690, C4<0>, C4<0>;
L_0x2260e70 .delay 1 (20000,20000,20000) L_0x2260e70/d;
L_0x2261040/d .functor XOR 1, L_0x2262240, L_0x2262430, C4<0>, C4<0>;
L_0x2261040 .delay 1 (20000,20000,20000) L_0x2261040/d;
v0x21b5080_0 .net "AB", 0 0, L_0x2260690;  1 drivers
v0x21b5160_0 .net "AorB", 0 0, L_0x2260b50;  1 drivers
v0x21b5220_0 .net "AxorB", 0 0, L_0x2261040;  1 drivers
v0x21b52f0_0 .net "AxorB2", 0 0, L_0x2260340;  1 drivers
v0x21b5390_0 .net "AxorBC", 0 0, L_0x2260840;  1 drivers
v0x21b5430_0 .net *"_s1", 0 0, L_0x225fbf0;  1 drivers
v0x21b5510_0 .net *"_s3", 0 0, L_0x225fe10;  1 drivers
v0x21b55f0_0 .net *"_s5", 0 0, L_0x22600d0;  1 drivers
v0x21b56d0_0 .net "a", 0 0, L_0x2262240;  1 drivers
v0x21b5820_0 .net "address0", 0 0, v0x21b3be0_0;  1 drivers
v0x21b58c0_0 .net "address1", 0 0, v0x21b3ca0_0;  1 drivers
v0x21b59b0_0 .net "b", 0 0, L_0x2262430;  1 drivers
v0x21b5a70_0 .net "carryin", 0 0, L_0x225e1e0;  alias, 1 drivers
v0x21b5b10_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21b5c00_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b5ca0_0 .net "invert", 0 0, v0x21b3d70_0;  1 drivers
v0x21b5d40_0 .net "nandand", 0 0, L_0x2260e70;  1 drivers
v0x21b5ef0_0 .net "newB", 0 0, L_0x2260230;  1 drivers
v0x21b5f90_0 .net "noror", 0 0, L_0x2260d10;  1 drivers
v0x21b6030_0 .net "notControl1", 0 0, L_0x225fa40;  1 drivers
v0x21b60d0_0 .net "notControl2", 0 0, L_0x225fd50;  1 drivers
v0x21b6170_0 .net "subtract", 0 0, L_0x225ff70;  1 drivers
v0x21b6210_0 .net "sum", 0 0, L_0x2261fb0;  1 drivers
v0x21b62b0_0 .net "sumval", 0 0, L_0x22604a0;  1 drivers
L_0x225fbf0 .part v0x220bb50_0, 1, 1;
L_0x225fe10 .part v0x220bb50_0, 2, 1;
L_0x22600d0 .part v0x220bb50_0, 0, 1;
S_0x21b3800 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21b3570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21b3a70_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b3be0_0 .var "address0", 0 0;
v0x21b3ca0_0 .var "address1", 0 0;
v0x21b3d70_0 .var "invert", 0 0;
S_0x21b3ee0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21b3570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22612a0/d .functor NOT 1, v0x21b3be0_0, C4<0>, C4<0>, C4<0>;
L_0x22612a0 .delay 1 (10000,10000,10000) L_0x22612a0/d;
L_0x2261310/d .functor NOT 1, v0x21b3ca0_0, C4<0>, C4<0>, C4<0>;
L_0x2261310 .delay 1 (10000,10000,10000) L_0x2261310/d;
L_0x2261470/d .functor AND 1, v0x21b3be0_0, v0x21b3ca0_0, C4<1>, C4<1>;
L_0x2261470 .delay 1 (20000,20000,20000) L_0x2261470/d;
L_0x2261600/d .functor AND 1, v0x21b3be0_0, L_0x2261310, C4<1>, C4<1>;
L_0x2261600 .delay 1 (20000,20000,20000) L_0x2261600/d;
L_0x2261710/d .functor AND 1, L_0x22612a0, v0x21b3ca0_0, C4<1>, C4<1>;
L_0x2261710 .delay 1 (20000,20000,20000) L_0x2261710/d;
L_0x2261870/d .functor AND 1, L_0x22612a0, L_0x2261310, C4<1>, C4<1>;
L_0x2261870 .delay 1 (20000,20000,20000) L_0x2261870/d;
L_0x22619d0/d .functor AND 1, L_0x22604a0, L_0x2261870, C4<1>, C4<1>;
L_0x22619d0 .delay 1 (20000,20000,20000) L_0x22619d0/d;
L_0x2261ae0/d .functor AND 1, L_0x2260d10, L_0x2261600, C4<1>, C4<1>;
L_0x2261ae0 .delay 1 (20000,20000,20000) L_0x2261ae0/d;
L_0x2261c90/d .functor AND 1, L_0x2260e70, L_0x2261710, C4<1>, C4<1>;
L_0x2261c90 .delay 1 (20000,20000,20000) L_0x2261c90/d;
L_0x2261df0/d .functor AND 1, L_0x2261040, L_0x2261470, C4<1>, C4<1>;
L_0x2261df0 .delay 1 (20000,20000,20000) L_0x2261df0/d;
L_0x2261fb0/d .functor OR 1, L_0x22619d0, L_0x2261ae0, L_0x2261c90, L_0x2261df0;
L_0x2261fb0 .delay 1 (40000,40000,40000) L_0x2261fb0/d;
v0x21b4170_0 .net "A0andA1", 0 0, L_0x2261470;  1 drivers
v0x21b4230_0 .net "A0andnotA1", 0 0, L_0x2261600;  1 drivers
v0x21b42f0_0 .net "addr0", 0 0, v0x21b3be0_0;  alias, 1 drivers
v0x21b43c0_0 .net "addr1", 0 0, v0x21b3ca0_0;  alias, 1 drivers
v0x21b4490_0 .net "in0", 0 0, L_0x22604a0;  alias, 1 drivers
v0x21b4580_0 .net "in0and", 0 0, L_0x22619d0;  1 drivers
v0x21b4620_0 .net "in1", 0 0, L_0x2260d10;  alias, 1 drivers
v0x21b46c0_0 .net "in1and", 0 0, L_0x2261ae0;  1 drivers
v0x21b4780_0 .net "in2", 0 0, L_0x2260e70;  alias, 1 drivers
v0x21b48d0_0 .net "in2and", 0 0, L_0x2261c90;  1 drivers
v0x21b4990_0 .net "in3", 0 0, L_0x2261040;  alias, 1 drivers
v0x21b4a50_0 .net "in3and", 0 0, L_0x2261df0;  1 drivers
v0x21b4b10_0 .net "notA0", 0 0, L_0x22612a0;  1 drivers
v0x21b4bd0_0 .net "notA0andA1", 0 0, L_0x2261710;  1 drivers
v0x21b4c90_0 .net "notA0andnotA1", 0 0, L_0x2261870;  1 drivers
v0x21b4d50_0 .net "notA1", 0 0, L_0x2261310;  1 drivers
v0x21b4e10_0 .net "out", 0 0, L_0x2261fb0;  alias, 1 drivers
S_0x21b64e0 .scope generate, "genblock[3]" "genblock[3]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21b66f0 .param/l "i" 0 3 30, +C4<011>;
v0x21bc4b0_0 .net "carryout2", 0 0, L_0x22632b0;  1 drivers
S_0x21b6790 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21b64e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22622e0/d .functor NOT 1, L_0x2262560, C4<0>, C4<0>, C4<0>;
L_0x22622e0 .delay 1 (10000,10000,10000) L_0x22622e0/d;
L_0x2262650/d .functor NOT 1, L_0x2262710, C4<0>, C4<0>, C4<0>;
L_0x2262650 .delay 1 (10000,10000,10000) L_0x2262650/d;
L_0x2262870/d .functor AND 1, L_0x22629d0, L_0x22622e0, L_0x2262650, C4<1>;
L_0x2262870 .delay 1 (30000,30000,30000) L_0x2262870/d;
L_0x2262b30/d .functor XOR 1, L_0x2262870, L_0x2264c10, C4<0>, C4<0>;
L_0x2262b30 .delay 1 (20000,20000,20000) L_0x2262b30/d;
L_0x2262c40/d .functor XOR 1, L_0x2264ab0, L_0x2262b30, C4<0>, C4<0>;
L_0x2262c40 .delay 1 (20000,20000,20000) L_0x2262c40/d;
L_0x2262da0/d .functor XOR 1, L_0x2262c40, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x2262da0 .delay 1 (20000,20000,20000) L_0x2262da0/d;
L_0x2262f50/d .functor AND 1, L_0x2264ab0, L_0x2264c10, C4<1>, C4<1>;
L_0x2262f50 .delay 1 (20000,20000,20000) L_0x2262f50/d;
L_0x2263100/d .functor AND 1, RS_0x7feee67855b8, L_0x2262c40, C4<1>, C4<1>;
L_0x2263100 .delay 1 (20000,20000,20000) L_0x2263100/d;
L_0x22632b0/d .functor OR 1, L_0x2262f50, L_0x2263100, C4<0>, C4<0>;
L_0x22632b0 .delay 1 (20000,20000,20000) L_0x22632b0/d;
L_0x2263410/d .functor OR 1, L_0x2264ab0, L_0x2264c10, C4<0>, C4<0>;
L_0x2263410 .delay 1 (20000,20000,20000) L_0x2263410/d;
L_0x22635d0/d .functor XOR 1, v0x21b6f00_0, L_0x2263410, C4<0>, C4<0>;
L_0x22635d0 .delay 1 (20000,20000,20000) L_0x22635d0/d;
L_0x2263730/d .functor XOR 1, v0x21b6f00_0, L_0x2262f50, C4<0>, C4<0>;
L_0x2263730 .delay 1 (20000,20000,20000) L_0x2263730/d;
L_0x2263900/d .functor XOR 1, L_0x2264ab0, L_0x2264c10, C4<0>, C4<0>;
L_0x2263900 .delay 1 (20000,20000,20000) L_0x2263900/d;
v0x21b8260_0 .net "AB", 0 0, L_0x2262f50;  1 drivers
v0x21b8340_0 .net "AorB", 0 0, L_0x2263410;  1 drivers
v0x21b8400_0 .net "AxorB", 0 0, L_0x2263900;  1 drivers
v0x21b84d0_0 .net "AxorB2", 0 0, L_0x2262c40;  1 drivers
v0x21b8570_0 .net "AxorBC", 0 0, L_0x2263100;  1 drivers
v0x21b8610_0 .net *"_s1", 0 0, L_0x2262560;  1 drivers
v0x21b86f0_0 .net *"_s3", 0 0, L_0x2262710;  1 drivers
v0x21b87d0_0 .net *"_s5", 0 0, L_0x22629d0;  1 drivers
v0x21b88b0_0 .net "a", 0 0, L_0x2264ab0;  1 drivers
v0x21b8a00_0 .net "address0", 0 0, v0x21b6d70_0;  1 drivers
v0x21b8aa0_0 .net "address1", 0 0, v0x21b6e30_0;  1 drivers
v0x21b8b90_0 .net "b", 0 0, L_0x2264c10;  1 drivers
v0x21b8c50_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21b8cf0_0 .net "carryout", 0 0, L_0x22632b0;  alias, 1 drivers
v0x21b8db0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b8e70_0 .net "invert", 0 0, v0x21b6f00_0;  1 drivers
v0x21b8f10_0 .net "nandand", 0 0, L_0x2263730;  1 drivers
v0x21b90c0_0 .net "newB", 0 0, L_0x2262b30;  1 drivers
v0x21b9160_0 .net "noror", 0 0, L_0x22635d0;  1 drivers
v0x21b9200_0 .net "notControl1", 0 0, L_0x22622e0;  1 drivers
v0x21b92a0_0 .net "notControl2", 0 0, L_0x2262650;  1 drivers
v0x21b9340_0 .net "subtract", 0 0, L_0x2262870;  1 drivers
v0x21b93e0_0 .net "sum", 0 0, L_0x2264860;  1 drivers
v0x21b9480_0 .net "sumval", 0 0, L_0x2262da0;  1 drivers
L_0x2262560 .part v0x220bb50_0, 1, 1;
L_0x2262710 .part v0x220bb50_0, 2, 1;
L_0x22629d0 .part v0x220bb50_0, 0, 1;
S_0x21b6a00 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21b6790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21b6c90_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b6d70_0 .var "address0", 0 0;
v0x21b6e30_0 .var "address1", 0 0;
v0x21b6f00_0 .var "invert", 0 0;
S_0x21b7070 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21b6790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2263b60/d .functor NOT 1, v0x21b6d70_0, C4<0>, C4<0>, C4<0>;
L_0x2263b60 .delay 1 (10000,10000,10000) L_0x2263b60/d;
L_0x2263c20/d .functor NOT 1, v0x21b6e30_0, C4<0>, C4<0>, C4<0>;
L_0x2263c20 .delay 1 (10000,10000,10000) L_0x2263c20/d;
L_0x2263d80/d .functor AND 1, v0x21b6d70_0, v0x21b6e30_0, C4<1>, C4<1>;
L_0x2263d80 .delay 1 (20000,20000,20000) L_0x2263d80/d;
L_0x2263f10/d .functor AND 1, v0x21b6d70_0, L_0x2263c20, C4<1>, C4<1>;
L_0x2263f10 .delay 1 (20000,20000,20000) L_0x2263f10/d;
L_0x2264020/d .functor AND 1, L_0x2263b60, v0x21b6e30_0, C4<1>, C4<1>;
L_0x2264020 .delay 1 (20000,20000,20000) L_0x2264020/d;
L_0x2264180/d .functor AND 1, L_0x2263b60, L_0x2263c20, C4<1>, C4<1>;
L_0x2264180 .delay 1 (20000,20000,20000) L_0x2264180/d;
L_0x22642e0/d .functor AND 1, L_0x2262da0, L_0x2264180, C4<1>, C4<1>;
L_0x22642e0 .delay 1 (20000,20000,20000) L_0x22642e0/d;
L_0x22643f0/d .functor AND 1, L_0x22635d0, L_0x2263f10, C4<1>, C4<1>;
L_0x22643f0 .delay 1 (20000,20000,20000) L_0x22643f0/d;
L_0x22645a0/d .functor AND 1, L_0x2263730, L_0x2264020, C4<1>, C4<1>;
L_0x22645a0 .delay 1 (20000,20000,20000) L_0x22645a0/d;
L_0x2264700/d .functor AND 1, L_0x2263900, L_0x2263d80, C4<1>, C4<1>;
L_0x2264700 .delay 1 (20000,20000,20000) L_0x2264700/d;
L_0x2264860/d .functor OR 1, L_0x22642e0, L_0x22643f0, L_0x22645a0, L_0x2264700;
L_0x2264860 .delay 1 (40000,40000,40000) L_0x2264860/d;
v0x21b7350_0 .net "A0andA1", 0 0, L_0x2263d80;  1 drivers
v0x21b7410_0 .net "A0andnotA1", 0 0, L_0x2263f10;  1 drivers
v0x21b74d0_0 .net "addr0", 0 0, v0x21b6d70_0;  alias, 1 drivers
v0x21b75a0_0 .net "addr1", 0 0, v0x21b6e30_0;  alias, 1 drivers
v0x21b7670_0 .net "in0", 0 0, L_0x2262da0;  alias, 1 drivers
v0x21b7760_0 .net "in0and", 0 0, L_0x22642e0;  1 drivers
v0x21b7800_0 .net "in1", 0 0, L_0x22635d0;  alias, 1 drivers
v0x21b78a0_0 .net "in1and", 0 0, L_0x22643f0;  1 drivers
v0x21b7960_0 .net "in2", 0 0, L_0x2263730;  alias, 1 drivers
v0x21b7ab0_0 .net "in2and", 0 0, L_0x22645a0;  1 drivers
v0x21b7b70_0 .net "in3", 0 0, L_0x2263900;  alias, 1 drivers
v0x21b7c30_0 .net "in3and", 0 0, L_0x2264700;  1 drivers
v0x21b7cf0_0 .net "notA0", 0 0, L_0x2263b60;  1 drivers
v0x21b7db0_0 .net "notA0andA1", 0 0, L_0x2264020;  1 drivers
v0x21b7e70_0 .net "notA0andnotA1", 0 0, L_0x2264180;  1 drivers
v0x21b7f30_0 .net "notA1", 0 0, L_0x2263c20;  1 drivers
v0x21b7ff0_0 .net "out", 0 0, L_0x2264860;  alias, 1 drivers
S_0x21b95a0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21b64e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2264b50/d .functor NOT 1, L_0x2264d00, C4<0>, C4<0>, C4<0>;
L_0x2264b50 .delay 1 (10000,10000,10000) L_0x2264b50/d;
L_0x2264e60/d .functor NOT 1, L_0x2264f20, C4<0>, C4<0>, C4<0>;
L_0x2264e60 .delay 1 (10000,10000,10000) L_0x2264e60/d;
L_0x2265080/d .functor AND 1, L_0x22651e0, L_0x2264b50, L_0x2264e60, C4<1>;
L_0x2265080 .delay 1 (30000,30000,30000) L_0x2265080/d;
L_0x2265340/d .functor XOR 1, L_0x2265080, L_0x2267460, C4<0>, C4<0>;
L_0x2265340 .delay 1 (20000,20000,20000) L_0x2265340/d;
L_0x2265450/d .functor XOR 1, L_0x2267300, L_0x2265340, C4<0>, C4<0>;
L_0x2265450 .delay 1 (20000,20000,20000) L_0x2265450/d;
L_0x22655b0/d .functor XOR 1, L_0x2265450, L_0x22632b0, C4<0>, C4<0>;
L_0x22655b0 .delay 1 (20000,20000,20000) L_0x22655b0/d;
L_0x22657a0/d .functor AND 1, L_0x2267300, L_0x2267460, C4<1>, C4<1>;
L_0x22657a0 .delay 1 (20000,20000,20000) L_0x22657a0/d;
L_0x2265950/d .functor AND 1, L_0x22632b0, L_0x2265450, C4<1>, C4<1>;
L_0x2265950 .delay 1 (20000,20000,20000) L_0x2265950/d;
L_0x2265b00/d .functor OR 1, L_0x22657a0, L_0x2265950, C4<0>, C4<0>;
L_0x2265b00 .delay 1 (20000,20000,20000) L_0x2265b00/d;
L_0x2265c60/d .functor OR 1, L_0x2267300, L_0x2267460, C4<0>, C4<0>;
L_0x2265c60 .delay 1 (20000,20000,20000) L_0x2265c60/d;
L_0x2265e20/d .functor XOR 1, v0x21b9dd0_0, L_0x2265c60, C4<0>, C4<0>;
L_0x2265e20 .delay 1 (20000,20000,20000) L_0x2265e20/d;
L_0x2265f80/d .functor XOR 1, v0x21b9dd0_0, L_0x22657a0, C4<0>, C4<0>;
L_0x2265f80 .delay 1 (20000,20000,20000) L_0x2265f80/d;
L_0x2266150/d .functor XOR 1, L_0x2267300, L_0x2267460, C4<0>, C4<0>;
L_0x2266150 .delay 1 (20000,20000,20000) L_0x2266150/d;
v0x21bb0f0_0 .net "AB", 0 0, L_0x22657a0;  1 drivers
v0x21bb1d0_0 .net "AorB", 0 0, L_0x2265c60;  1 drivers
v0x21bb290_0 .net "AxorB", 0 0, L_0x2266150;  1 drivers
v0x21bb360_0 .net "AxorB2", 0 0, L_0x2265450;  1 drivers
v0x21bb400_0 .net "AxorBC", 0 0, L_0x2265950;  1 drivers
v0x21bb4a0_0 .net *"_s1", 0 0, L_0x2264d00;  1 drivers
v0x21bb580_0 .net *"_s3", 0 0, L_0x2264f20;  1 drivers
v0x21bb660_0 .net *"_s5", 0 0, L_0x22651e0;  1 drivers
v0x21bb740_0 .net "a", 0 0, L_0x2267300;  1 drivers
v0x21bb890_0 .net "address0", 0 0, v0x21b9c90_0;  1 drivers
v0x21bb930_0 .net "address1", 0 0, v0x21b9d30_0;  1 drivers
v0x21bba20_0 .net "b", 0 0, L_0x2267460;  1 drivers
v0x21bbae0_0 .net "carryin", 0 0, L_0x22632b0;  alias, 1 drivers
v0x21bbb80_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21bbcb0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21bbd50_0 .net "invert", 0 0, v0x21b9dd0_0;  1 drivers
v0x21bbdf0_0 .net "nandand", 0 0, L_0x2265f80;  1 drivers
v0x21bbfa0_0 .net "newB", 0 0, L_0x2265340;  1 drivers
v0x21bc040_0 .net "noror", 0 0, L_0x2265e20;  1 drivers
v0x21bc0e0_0 .net "notControl1", 0 0, L_0x2264b50;  1 drivers
v0x21bc180_0 .net "notControl2", 0 0, L_0x2264e60;  1 drivers
v0x21bc220_0 .net "subtract", 0 0, L_0x2265080;  1 drivers
v0x21bc2c0_0 .net "sum", 0 0, L_0x22670b0;  1 drivers
v0x21bc360_0 .net "sumval", 0 0, L_0x22655b0;  1 drivers
L_0x2264d00 .part v0x220bb50_0, 1, 1;
L_0x2264f20 .part v0x220bb50_0, 2, 1;
L_0x22651e0 .part v0x220bb50_0, 0, 1;
S_0x21b9830 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21b95a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21b9aa0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b9c90_0 .var "address0", 0 0;
v0x21b9d30_0 .var "address1", 0 0;
v0x21b9dd0_0 .var "invert", 0 0;
S_0x21b9f00 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21b95a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22663b0/d .functor NOT 1, v0x21b9c90_0, C4<0>, C4<0>, C4<0>;
L_0x22663b0 .delay 1 (10000,10000,10000) L_0x22663b0/d;
L_0x2266470/d .functor NOT 1, v0x21b9d30_0, C4<0>, C4<0>, C4<0>;
L_0x2266470 .delay 1 (10000,10000,10000) L_0x2266470/d;
L_0x22665d0/d .functor AND 1, v0x21b9c90_0, v0x21b9d30_0, C4<1>, C4<1>;
L_0x22665d0 .delay 1 (20000,20000,20000) L_0x22665d0/d;
L_0x2266760/d .functor AND 1, v0x21b9c90_0, L_0x2266470, C4<1>, C4<1>;
L_0x2266760 .delay 1 (20000,20000,20000) L_0x2266760/d;
L_0x2266870/d .functor AND 1, L_0x22663b0, v0x21b9d30_0, C4<1>, C4<1>;
L_0x2266870 .delay 1 (20000,20000,20000) L_0x2266870/d;
L_0x22669d0/d .functor AND 1, L_0x22663b0, L_0x2266470, C4<1>, C4<1>;
L_0x22669d0 .delay 1 (20000,20000,20000) L_0x22669d0/d;
L_0x2266b30/d .functor AND 1, L_0x22655b0, L_0x22669d0, C4<1>, C4<1>;
L_0x2266b30 .delay 1 (20000,20000,20000) L_0x2266b30/d;
L_0x2266c40/d .functor AND 1, L_0x2265e20, L_0x2266760, C4<1>, C4<1>;
L_0x2266c40 .delay 1 (20000,20000,20000) L_0x2266c40/d;
L_0x2266df0/d .functor AND 1, L_0x2265f80, L_0x2266870, C4<1>, C4<1>;
L_0x2266df0 .delay 1 (20000,20000,20000) L_0x2266df0/d;
L_0x2266f50/d .functor AND 1, L_0x2266150, L_0x22665d0, C4<1>, C4<1>;
L_0x2266f50 .delay 1 (20000,20000,20000) L_0x2266f50/d;
L_0x22670b0/d .functor OR 1, L_0x2266b30, L_0x2266c40, L_0x2266df0, L_0x2266f50;
L_0x22670b0 .delay 1 (40000,40000,40000) L_0x22670b0/d;
v0x21ba1e0_0 .net "A0andA1", 0 0, L_0x22665d0;  1 drivers
v0x21ba2a0_0 .net "A0andnotA1", 0 0, L_0x2266760;  1 drivers
v0x21ba360_0 .net "addr0", 0 0, v0x21b9c90_0;  alias, 1 drivers
v0x21ba430_0 .net "addr1", 0 0, v0x21b9d30_0;  alias, 1 drivers
v0x21ba500_0 .net "in0", 0 0, L_0x22655b0;  alias, 1 drivers
v0x21ba5f0_0 .net "in0and", 0 0, L_0x2266b30;  1 drivers
v0x21ba690_0 .net "in1", 0 0, L_0x2265e20;  alias, 1 drivers
v0x21ba730_0 .net "in1and", 0 0, L_0x2266c40;  1 drivers
v0x21ba7f0_0 .net "in2", 0 0, L_0x2265f80;  alias, 1 drivers
v0x21ba940_0 .net "in2and", 0 0, L_0x2266df0;  1 drivers
v0x21baa00_0 .net "in3", 0 0, L_0x2266150;  alias, 1 drivers
v0x21baac0_0 .net "in3and", 0 0, L_0x2266f50;  1 drivers
v0x21bab80_0 .net "notA0", 0 0, L_0x22663b0;  1 drivers
v0x21bac40_0 .net "notA0andA1", 0 0, L_0x2266870;  1 drivers
v0x21bad00_0 .net "notA0andnotA1", 0 0, L_0x22669d0;  1 drivers
v0x21badc0_0 .net "notA1", 0 0, L_0x2266470;  1 drivers
v0x21bae80_0 .net "out", 0 0, L_0x22670b0;  alias, 1 drivers
S_0x21bc570 .scope generate, "genblock[5]" "genblock[5]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21bc780 .param/l "i" 0 3 30, +C4<0101>;
v0x21c2420_0 .net "carryout2", 0 0, L_0x2268380;  1 drivers
S_0x21bc840 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21bc570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2267500/d .functor NOT 1, L_0x22675c0, C4<0>, C4<0>, C4<0>;
L_0x2267500 .delay 1 (10000,10000,10000) L_0x2267500/d;
L_0x2267720/d .functor NOT 1, L_0x22677e0, C4<0>, C4<0>, C4<0>;
L_0x2267720 .delay 1 (10000,10000,10000) L_0x2267720/d;
L_0x2267940/d .functor AND 1, L_0x2267aa0, L_0x2267500, L_0x2267720, C4<1>;
L_0x2267940 .delay 1 (30000,30000,30000) L_0x2267940/d;
L_0x2267c00/d .functor XOR 1, L_0x2267940, L_0x2269ce0, C4<0>, C4<0>;
L_0x2267c00 .delay 1 (20000,20000,20000) L_0x2267c00/d;
L_0x2267d10/d .functor XOR 1, L_0x2269b80, L_0x2267c00, C4<0>, C4<0>;
L_0x2267d10 .delay 1 (20000,20000,20000) L_0x2267d10/d;
L_0x2267e70/d .functor XOR 1, L_0x2267d10, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x2267e70 .delay 1 (20000,20000,20000) L_0x2267e70/d;
L_0x2268020/d .functor AND 1, L_0x2269b80, L_0x2269ce0, C4<1>, C4<1>;
L_0x2268020 .delay 1 (20000,20000,20000) L_0x2268020/d;
L_0x22681d0/d .functor AND 1, RS_0x7feee67855b8, L_0x2267d10, C4<1>, C4<1>;
L_0x22681d0 .delay 1 (20000,20000,20000) L_0x22681d0/d;
L_0x2268380/d .functor OR 1, L_0x2268020, L_0x22681d0, C4<0>, C4<0>;
L_0x2268380 .delay 1 (20000,20000,20000) L_0x2268380/d;
L_0x22684e0/d .functor OR 1, L_0x2269b80, L_0x2269ce0, C4<0>, C4<0>;
L_0x22684e0 .delay 1 (20000,20000,20000) L_0x22684e0/d;
L_0x22686a0/d .functor XOR 1, v0x21bcf80_0, L_0x22684e0, C4<0>, C4<0>;
L_0x22686a0 .delay 1 (20000,20000,20000) L_0x22686a0/d;
L_0x2268800/d .functor XOR 1, v0x21bcf80_0, L_0x2268020, C4<0>, C4<0>;
L_0x2268800 .delay 1 (20000,20000,20000) L_0x2268800/d;
L_0x22689d0/d .functor XOR 1, L_0x2269b80, L_0x2269ce0, C4<0>, C4<0>;
L_0x22689d0 .delay 1 (20000,20000,20000) L_0x22689d0/d;
v0x21be2e0_0 .net "AB", 0 0, L_0x2268020;  1 drivers
v0x21be3c0_0 .net "AorB", 0 0, L_0x22684e0;  1 drivers
v0x21be480_0 .net "AxorB", 0 0, L_0x22689d0;  1 drivers
v0x21be550_0 .net "AxorB2", 0 0, L_0x2267d10;  1 drivers
v0x21be5f0_0 .net "AxorBC", 0 0, L_0x22681d0;  1 drivers
v0x21be690_0 .net *"_s1", 0 0, L_0x22675c0;  1 drivers
v0x21be770_0 .net *"_s3", 0 0, L_0x22677e0;  1 drivers
v0x21be850_0 .net *"_s5", 0 0, L_0x2267aa0;  1 drivers
v0x21be930_0 .net "a", 0 0, L_0x2269b80;  1 drivers
v0x21bea80_0 .net "address0", 0 0, v0x21bcdf0_0;  1 drivers
v0x21beb20_0 .net "address1", 0 0, v0x21bceb0_0;  1 drivers
v0x21bec10_0 .net "b", 0 0, L_0x2269ce0;  1 drivers
v0x21becd0_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21bed70_0 .net "carryout", 0 0, L_0x2268380;  alias, 1 drivers
v0x21bee30_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21beef0_0 .net "invert", 0 0, v0x21bcf80_0;  1 drivers
v0x21bef90_0 .net "nandand", 0 0, L_0x2268800;  1 drivers
v0x21bf140_0 .net "newB", 0 0, L_0x2267c00;  1 drivers
v0x21bf1e0_0 .net "noror", 0 0, L_0x22686a0;  1 drivers
v0x21bf280_0 .net "notControl1", 0 0, L_0x2267500;  1 drivers
v0x21bf320_0 .net "notControl2", 0 0, L_0x2267720;  1 drivers
v0x21bf3c0_0 .net "subtract", 0 0, L_0x2267940;  1 drivers
v0x21bf460_0 .net "sum", 0 0, L_0x2269930;  1 drivers
v0x21bf500_0 .net "sumval", 0 0, L_0x2267e70;  1 drivers
L_0x22675c0 .part v0x220bb50_0, 1, 1;
L_0x22677e0 .part v0x220bb50_0, 2, 1;
L_0x2267aa0 .part v0x220bb50_0, 0, 1;
S_0x21bcab0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21bc840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21bcd10_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21bcdf0_0 .var "address0", 0 0;
v0x21bceb0_0 .var "address1", 0 0;
v0x21bcf80_0 .var "invert", 0 0;
S_0x21bd0f0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21bc840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2268c30/d .functor NOT 1, v0x21bcdf0_0, C4<0>, C4<0>, C4<0>;
L_0x2268c30 .delay 1 (10000,10000,10000) L_0x2268c30/d;
L_0x2268cf0/d .functor NOT 1, v0x21bceb0_0, C4<0>, C4<0>, C4<0>;
L_0x2268cf0 .delay 1 (10000,10000,10000) L_0x2268cf0/d;
L_0x2268e50/d .functor AND 1, v0x21bcdf0_0, v0x21bceb0_0, C4<1>, C4<1>;
L_0x2268e50 .delay 1 (20000,20000,20000) L_0x2268e50/d;
L_0x2268fe0/d .functor AND 1, v0x21bcdf0_0, L_0x2268cf0, C4<1>, C4<1>;
L_0x2268fe0 .delay 1 (20000,20000,20000) L_0x2268fe0/d;
L_0x22690f0/d .functor AND 1, L_0x2268c30, v0x21bceb0_0, C4<1>, C4<1>;
L_0x22690f0 .delay 1 (20000,20000,20000) L_0x22690f0/d;
L_0x2269250/d .functor AND 1, L_0x2268c30, L_0x2268cf0, C4<1>, C4<1>;
L_0x2269250 .delay 1 (20000,20000,20000) L_0x2269250/d;
L_0x22693b0/d .functor AND 1, L_0x2267e70, L_0x2269250, C4<1>, C4<1>;
L_0x22693b0 .delay 1 (20000,20000,20000) L_0x22693b0/d;
L_0x22694c0/d .functor AND 1, L_0x22686a0, L_0x2268fe0, C4<1>, C4<1>;
L_0x22694c0 .delay 1 (20000,20000,20000) L_0x22694c0/d;
L_0x2269670/d .functor AND 1, L_0x2268800, L_0x22690f0, C4<1>, C4<1>;
L_0x2269670 .delay 1 (20000,20000,20000) L_0x2269670/d;
L_0x22697d0/d .functor AND 1, L_0x22689d0, L_0x2268e50, C4<1>, C4<1>;
L_0x22697d0 .delay 1 (20000,20000,20000) L_0x22697d0/d;
L_0x2269930/d .functor OR 1, L_0x22693b0, L_0x22694c0, L_0x2269670, L_0x22697d0;
L_0x2269930 .delay 1 (40000,40000,40000) L_0x2269930/d;
v0x21bd3d0_0 .net "A0andA1", 0 0, L_0x2268e50;  1 drivers
v0x21bd490_0 .net "A0andnotA1", 0 0, L_0x2268fe0;  1 drivers
v0x21bd550_0 .net "addr0", 0 0, v0x21bcdf0_0;  alias, 1 drivers
v0x21bd620_0 .net "addr1", 0 0, v0x21bceb0_0;  alias, 1 drivers
v0x21bd6f0_0 .net "in0", 0 0, L_0x2267e70;  alias, 1 drivers
v0x21bd7e0_0 .net "in0and", 0 0, L_0x22693b0;  1 drivers
v0x21bd880_0 .net "in1", 0 0, L_0x22686a0;  alias, 1 drivers
v0x21bd920_0 .net "in1and", 0 0, L_0x22694c0;  1 drivers
v0x21bd9e0_0 .net "in2", 0 0, L_0x2268800;  alias, 1 drivers
v0x21bdb30_0 .net "in2and", 0 0, L_0x2269670;  1 drivers
v0x21bdbf0_0 .net "in3", 0 0, L_0x22689d0;  alias, 1 drivers
v0x21bdcb0_0 .net "in3and", 0 0, L_0x22697d0;  1 drivers
v0x21bdd70_0 .net "notA0", 0 0, L_0x2268c30;  1 drivers
v0x21bde30_0 .net "notA0andA1", 0 0, L_0x22690f0;  1 drivers
v0x21bdef0_0 .net "notA0andnotA1", 0 0, L_0x2269250;  1 drivers
v0x21bdfb0_0 .net "notA1", 0 0, L_0x2268cf0;  1 drivers
v0x21be070_0 .net "out", 0 0, L_0x2269930;  alias, 1 drivers
S_0x21bf620 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21bc570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2269c20/d .functor NOT 1, L_0x2269dd0, C4<0>, C4<0>, C4<0>;
L_0x2269c20 .delay 1 (10000,10000,10000) L_0x2269c20/d;
L_0x2269f30/d .functor NOT 1, L_0x2269ff0, C4<0>, C4<0>, C4<0>;
L_0x2269f30 .delay 1 (10000,10000,10000) L_0x2269f30/d;
L_0x226a150/d .functor AND 1, L_0x226a2b0, L_0x2269c20, L_0x2269f30, C4<1>;
L_0x226a150 .delay 1 (30000,30000,30000) L_0x226a150/d;
L_0x226a410/d .functor XOR 1, L_0x226a150, L_0x226c640, C4<0>, C4<0>;
L_0x226a410 .delay 1 (20000,20000,20000) L_0x226a410/d;
L_0x226a520/d .functor XOR 1, L_0x226c3d0, L_0x226a410, C4<0>, C4<0>;
L_0x226a520 .delay 1 (20000,20000,20000) L_0x226a520/d;
L_0x226a680/d .functor XOR 1, L_0x226a520, L_0x2268380, C4<0>, C4<0>;
L_0x226a680 .delay 1 (20000,20000,20000) L_0x226a680/d;
L_0x226a870/d .functor AND 1, L_0x226c3d0, L_0x226c640, C4<1>, C4<1>;
L_0x226a870 .delay 1 (20000,20000,20000) L_0x226a870/d;
L_0x226aa20/d .functor AND 1, L_0x2268380, L_0x226a520, C4<1>, C4<1>;
L_0x226aa20 .delay 1 (20000,20000,20000) L_0x226aa20/d;
L_0x226abd0/d .functor OR 1, L_0x226a870, L_0x226aa20, C4<0>, C4<0>;
L_0x226abd0 .delay 1 (20000,20000,20000) L_0x226abd0/d;
L_0x226ad30/d .functor OR 1, L_0x226c3d0, L_0x226c640, C4<0>, C4<0>;
L_0x226ad30 .delay 1 (20000,20000,20000) L_0x226ad30/d;
L_0x226aef0/d .functor XOR 1, v0x21bfd90_0, L_0x226ad30, C4<0>, C4<0>;
L_0x226aef0 .delay 1 (20000,20000,20000) L_0x226aef0/d;
L_0x226b050/d .functor XOR 1, v0x21bfd90_0, L_0x226a870, C4<0>, C4<0>;
L_0x226b050 .delay 1 (20000,20000,20000) L_0x226b050/d;
L_0x226b220/d .functor XOR 1, L_0x226c3d0, L_0x226c640, C4<0>, C4<0>;
L_0x226b220 .delay 1 (20000,20000,20000) L_0x226b220/d;
v0x21c10f0_0 .net "AB", 0 0, L_0x226a870;  1 drivers
v0x21c11d0_0 .net "AorB", 0 0, L_0x226ad30;  1 drivers
v0x21c1290_0 .net "AxorB", 0 0, L_0x226b220;  1 drivers
v0x21c1360_0 .net "AxorB2", 0 0, L_0x226a520;  1 drivers
v0x21c1400_0 .net "AxorBC", 0 0, L_0x226aa20;  1 drivers
v0x21c14a0_0 .net *"_s1", 0 0, L_0x2269dd0;  1 drivers
v0x21c1580_0 .net *"_s3", 0 0, L_0x2269ff0;  1 drivers
v0x21c1660_0 .net *"_s5", 0 0, L_0x226a2b0;  1 drivers
v0x21c1740_0 .net "a", 0 0, L_0x226c3d0;  1 drivers
v0x21c1890_0 .net "address0", 0 0, v0x21bfc00_0;  1 drivers
v0x21c1930_0 .net "address1", 0 0, v0x21bfcc0_0;  1 drivers
v0x21c1a20_0 .net "b", 0 0, L_0x226c640;  1 drivers
v0x21c1ae0_0 .net "carryin", 0 0, L_0x2268380;  alias, 1 drivers
v0x21c1b80_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21c1c20_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21c1cc0_0 .net "invert", 0 0, v0x21bfd90_0;  1 drivers
v0x21c1d60_0 .net "nandand", 0 0, L_0x226b050;  1 drivers
v0x21c1f10_0 .net "newB", 0 0, L_0x226a410;  1 drivers
v0x21c1fb0_0 .net "noror", 0 0, L_0x226aef0;  1 drivers
v0x21c2050_0 .net "notControl1", 0 0, L_0x2269c20;  1 drivers
v0x21c20f0_0 .net "notControl2", 0 0, L_0x2269f30;  1 drivers
v0x21c2190_0 .net "subtract", 0 0, L_0x226a150;  1 drivers
v0x21c2230_0 .net "sum", 0 0, L_0x226c180;  1 drivers
v0x21c22d0_0 .net "sumval", 0 0, L_0x226a680;  1 drivers
L_0x2269dd0 .part v0x220bb50_0, 1, 1;
L_0x2269ff0 .part v0x220bb50_0, 2, 1;
L_0x226a2b0 .part v0x220bb50_0, 0, 1;
S_0x21bf8b0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21bf620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21bfb20_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21bfc00_0 .var "address0", 0 0;
v0x21bfcc0_0 .var "address1", 0 0;
v0x21bfd90_0 .var "invert", 0 0;
S_0x21bff00 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21bf620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x226b480/d .functor NOT 1, v0x21bfc00_0, C4<0>, C4<0>, C4<0>;
L_0x226b480 .delay 1 (10000,10000,10000) L_0x226b480/d;
L_0x226b540/d .functor NOT 1, v0x21bfcc0_0, C4<0>, C4<0>, C4<0>;
L_0x226b540 .delay 1 (10000,10000,10000) L_0x226b540/d;
L_0x226b6a0/d .functor AND 1, v0x21bfc00_0, v0x21bfcc0_0, C4<1>, C4<1>;
L_0x226b6a0 .delay 1 (20000,20000,20000) L_0x226b6a0/d;
L_0x226b830/d .functor AND 1, v0x21bfc00_0, L_0x226b540, C4<1>, C4<1>;
L_0x226b830 .delay 1 (20000,20000,20000) L_0x226b830/d;
L_0x226b940/d .functor AND 1, L_0x226b480, v0x21bfcc0_0, C4<1>, C4<1>;
L_0x226b940 .delay 1 (20000,20000,20000) L_0x226b940/d;
L_0x226baa0/d .functor AND 1, L_0x226b480, L_0x226b540, C4<1>, C4<1>;
L_0x226baa0 .delay 1 (20000,20000,20000) L_0x226baa0/d;
L_0x226bc00/d .functor AND 1, L_0x226a680, L_0x226baa0, C4<1>, C4<1>;
L_0x226bc00 .delay 1 (20000,20000,20000) L_0x226bc00/d;
L_0x226bd10/d .functor AND 1, L_0x226aef0, L_0x226b830, C4<1>, C4<1>;
L_0x226bd10 .delay 1 (20000,20000,20000) L_0x226bd10/d;
L_0x226bec0/d .functor AND 1, L_0x226b050, L_0x226b940, C4<1>, C4<1>;
L_0x226bec0 .delay 1 (20000,20000,20000) L_0x226bec0/d;
L_0x226c020/d .functor AND 1, L_0x226b220, L_0x226b6a0, C4<1>, C4<1>;
L_0x226c020 .delay 1 (20000,20000,20000) L_0x226c020/d;
L_0x226c180/d .functor OR 1, L_0x226bc00, L_0x226bd10, L_0x226bec0, L_0x226c020;
L_0x226c180 .delay 1 (40000,40000,40000) L_0x226c180/d;
v0x21c01e0_0 .net "A0andA1", 0 0, L_0x226b6a0;  1 drivers
v0x21c02a0_0 .net "A0andnotA1", 0 0, L_0x226b830;  1 drivers
v0x21c0360_0 .net "addr0", 0 0, v0x21bfc00_0;  alias, 1 drivers
v0x21c0430_0 .net "addr1", 0 0, v0x21bfcc0_0;  alias, 1 drivers
v0x21c0500_0 .net "in0", 0 0, L_0x226a680;  alias, 1 drivers
v0x21c05f0_0 .net "in0and", 0 0, L_0x226bc00;  1 drivers
v0x21c0690_0 .net "in1", 0 0, L_0x226aef0;  alias, 1 drivers
v0x21c0730_0 .net "in1and", 0 0, L_0x226bd10;  1 drivers
v0x21c07f0_0 .net "in2", 0 0, L_0x226b050;  alias, 1 drivers
v0x21c0940_0 .net "in2and", 0 0, L_0x226bec0;  1 drivers
v0x21c0a00_0 .net "in3", 0 0, L_0x226b220;  alias, 1 drivers
v0x21c0ac0_0 .net "in3and", 0 0, L_0x226c020;  1 drivers
v0x21c0b80_0 .net "notA0", 0 0, L_0x226b480;  1 drivers
v0x21c0c40_0 .net "notA0andA1", 0 0, L_0x226b940;  1 drivers
v0x21c0d00_0 .net "notA0andnotA1", 0 0, L_0x226baa0;  1 drivers
v0x21c0dc0_0 .net "notA1", 0 0, L_0x226b540;  1 drivers
v0x21c0e80_0 .net "out", 0 0, L_0x226c180;  alias, 1 drivers
S_0x21c2530 .scope generate, "genblock[7]" "genblock[7]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21c2790 .param/l "i" 0 3 30, +C4<0111>;
v0x21c8580_0 .net "carryout2", 0 0, L_0x226d540;  1 drivers
S_0x21c2850 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21c2530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x226c470/d .functor NOT 1, L_0x226c7f0, C4<0>, C4<0>, C4<0>;
L_0x226c470 .delay 1 (10000,10000,10000) L_0x226c470/d;
L_0x226c8e0/d .functor NOT 1, L_0x226c9a0, C4<0>, C4<0>, C4<0>;
L_0x226c8e0 .delay 1 (10000,10000,10000) L_0x226c8e0/d;
L_0x226cb00/d .functor AND 1, L_0x226cc60, L_0x226c470, L_0x226c8e0, C4<1>;
L_0x226cb00 .delay 1 (30000,30000,30000) L_0x226cb00/d;
L_0x226cdc0/d .functor XOR 1, L_0x226cb00, L_0x226eea0, C4<0>, C4<0>;
L_0x226cdc0 .delay 1 (20000,20000,20000) L_0x226cdc0/d;
L_0x226ced0/d .functor XOR 1, L_0x226ed40, L_0x226cdc0, C4<0>, C4<0>;
L_0x226ced0 .delay 1 (20000,20000,20000) L_0x226ced0/d;
L_0x226d030/d .functor XOR 1, L_0x226ced0, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x226d030 .delay 1 (20000,20000,20000) L_0x226d030/d;
L_0x226d1e0/d .functor AND 1, L_0x226ed40, L_0x226eea0, C4<1>, C4<1>;
L_0x226d1e0 .delay 1 (20000,20000,20000) L_0x226d1e0/d;
L_0x226d390/d .functor AND 1, RS_0x7feee67855b8, L_0x226ced0, C4<1>, C4<1>;
L_0x226d390 .delay 1 (20000,20000,20000) L_0x226d390/d;
L_0x226d540/d .functor OR 1, L_0x226d1e0, L_0x226d390, C4<0>, C4<0>;
L_0x226d540 .delay 1 (20000,20000,20000) L_0x226d540/d;
L_0x226d6a0/d .functor OR 1, L_0x226ed40, L_0x226eea0, C4<0>, C4<0>;
L_0x226d6a0 .delay 1 (20000,20000,20000) L_0x226d6a0/d;
L_0x226d860/d .functor XOR 1, v0x21c2f60_0, L_0x226d6a0, C4<0>, C4<0>;
L_0x226d860 .delay 1 (20000,20000,20000) L_0x226d860/d;
L_0x226d9c0/d .functor XOR 1, v0x21c2f60_0, L_0x226d1e0, C4<0>, C4<0>;
L_0x226d9c0 .delay 1 (20000,20000,20000) L_0x226d9c0/d;
L_0x226db90/d .functor XOR 1, L_0x226ed40, L_0x226eea0, C4<0>, C4<0>;
L_0x226db90 .delay 1 (20000,20000,20000) L_0x226db90/d;
v0x21c42c0_0 .net "AB", 0 0, L_0x226d1e0;  1 drivers
v0x21c43a0_0 .net "AorB", 0 0, L_0x226d6a0;  1 drivers
v0x21c4460_0 .net "AxorB", 0 0, L_0x226db90;  1 drivers
v0x21c4530_0 .net "AxorB2", 0 0, L_0x226ced0;  1 drivers
v0x21c45d0_0 .net "AxorBC", 0 0, L_0x226d390;  1 drivers
v0x21c4670_0 .net *"_s1", 0 0, L_0x226c7f0;  1 drivers
v0x21c4750_0 .net *"_s3", 0 0, L_0x226c9a0;  1 drivers
v0x21c4830_0 .net *"_s5", 0 0, L_0x226cc60;  1 drivers
v0x21c4910_0 .net "a", 0 0, L_0x226ed40;  1 drivers
v0x21c4a60_0 .net "address0", 0 0, v0x21c2e00_0;  1 drivers
v0x21c4b00_0 .net "address1", 0 0, v0x21c2ec0_0;  1 drivers
v0x21c4bf0_0 .net "b", 0 0, L_0x226eea0;  1 drivers
v0x21c4cb0_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21c4d50_0 .net "carryout", 0 0, L_0x226d540;  alias, 1 drivers
v0x21c4e10_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21c4ed0_0 .net "invert", 0 0, v0x21c2f60_0;  1 drivers
v0x21c4f70_0 .net "nandand", 0 0, L_0x226d9c0;  1 drivers
v0x21c5120_0 .net "newB", 0 0, L_0x226cdc0;  1 drivers
v0x21c51c0_0 .net "noror", 0 0, L_0x226d860;  1 drivers
v0x21c5260_0 .net "notControl1", 0 0, L_0x226c470;  1 drivers
v0x21c5300_0 .net "notControl2", 0 0, L_0x226c8e0;  1 drivers
v0x21c53a0_0 .net "subtract", 0 0, L_0x226cb00;  1 drivers
v0x21c5440_0 .net "sum", 0 0, L_0x226eaf0;  1 drivers
v0x21c54e0_0 .net "sumval", 0 0, L_0x226d030;  1 drivers
L_0x226c7f0 .part v0x220bb50_0, 1, 1;
L_0x226c9a0 .part v0x220bb50_0, 2, 1;
L_0x226cc60 .part v0x220bb50_0, 0, 1;
S_0x21c2ac0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21c2850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21c2d20_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21c2e00_0 .var "address0", 0 0;
v0x21c2ec0_0 .var "address1", 0 0;
v0x21c2f60_0 .var "invert", 0 0;
S_0x21c30d0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21c2850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x226ddf0/d .functor NOT 1, v0x21c2e00_0, C4<0>, C4<0>, C4<0>;
L_0x226ddf0 .delay 1 (10000,10000,10000) L_0x226ddf0/d;
L_0x226deb0/d .functor NOT 1, v0x21c2ec0_0, C4<0>, C4<0>, C4<0>;
L_0x226deb0 .delay 1 (10000,10000,10000) L_0x226deb0/d;
L_0x226e010/d .functor AND 1, v0x21c2e00_0, v0x21c2ec0_0, C4<1>, C4<1>;
L_0x226e010 .delay 1 (20000,20000,20000) L_0x226e010/d;
L_0x226e1a0/d .functor AND 1, v0x21c2e00_0, L_0x226deb0, C4<1>, C4<1>;
L_0x226e1a0 .delay 1 (20000,20000,20000) L_0x226e1a0/d;
L_0x226e2b0/d .functor AND 1, L_0x226ddf0, v0x21c2ec0_0, C4<1>, C4<1>;
L_0x226e2b0 .delay 1 (20000,20000,20000) L_0x226e2b0/d;
L_0x226e410/d .functor AND 1, L_0x226ddf0, L_0x226deb0, C4<1>, C4<1>;
L_0x226e410 .delay 1 (20000,20000,20000) L_0x226e410/d;
L_0x226e570/d .functor AND 1, L_0x226d030, L_0x226e410, C4<1>, C4<1>;
L_0x226e570 .delay 1 (20000,20000,20000) L_0x226e570/d;
L_0x226e680/d .functor AND 1, L_0x226d860, L_0x226e1a0, C4<1>, C4<1>;
L_0x226e680 .delay 1 (20000,20000,20000) L_0x226e680/d;
L_0x226e830/d .functor AND 1, L_0x226d9c0, L_0x226e2b0, C4<1>, C4<1>;
L_0x226e830 .delay 1 (20000,20000,20000) L_0x226e830/d;
L_0x226e990/d .functor AND 1, L_0x226db90, L_0x226e010, C4<1>, C4<1>;
L_0x226e990 .delay 1 (20000,20000,20000) L_0x226e990/d;
L_0x226eaf0/d .functor OR 1, L_0x226e570, L_0x226e680, L_0x226e830, L_0x226e990;
L_0x226eaf0 .delay 1 (40000,40000,40000) L_0x226eaf0/d;
v0x21c33b0_0 .net "A0andA1", 0 0, L_0x226e010;  1 drivers
v0x21c3470_0 .net "A0andnotA1", 0 0, L_0x226e1a0;  1 drivers
v0x21c3530_0 .net "addr0", 0 0, v0x21c2e00_0;  alias, 1 drivers
v0x21c3600_0 .net "addr1", 0 0, v0x21c2ec0_0;  alias, 1 drivers
v0x21c36d0_0 .net "in0", 0 0, L_0x226d030;  alias, 1 drivers
v0x21c37c0_0 .net "in0and", 0 0, L_0x226e570;  1 drivers
v0x21c3860_0 .net "in1", 0 0, L_0x226d860;  alias, 1 drivers
v0x21c3900_0 .net "in1and", 0 0, L_0x226e680;  1 drivers
v0x21c39c0_0 .net "in2", 0 0, L_0x226d9c0;  alias, 1 drivers
v0x21c3b10_0 .net "in2and", 0 0, L_0x226e830;  1 drivers
v0x21c3bd0_0 .net "in3", 0 0, L_0x226db90;  alias, 1 drivers
v0x21c3c90_0 .net "in3and", 0 0, L_0x226e990;  1 drivers
v0x21c3d50_0 .net "notA0", 0 0, L_0x226ddf0;  1 drivers
v0x21c3e10_0 .net "notA0andA1", 0 0, L_0x226e2b0;  1 drivers
v0x21c3ed0_0 .net "notA0andnotA1", 0 0, L_0x226e410;  1 drivers
v0x21c3f90_0 .net "notA1", 0 0, L_0x226deb0;  1 drivers
v0x21c4050_0 .net "out", 0 0, L_0x226eaf0;  alias, 1 drivers
S_0x21c5600 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21c2530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22673a0/d .functor NOT 1, L_0x226efc0, C4<0>, C4<0>, C4<0>;
L_0x22673a0 .delay 1 (10000,10000,10000) L_0x22673a0/d;
L_0x226f120/d .functor NOT 1, L_0x226f1e0, C4<0>, C4<0>, C4<0>;
L_0x226f120 .delay 1 (10000,10000,10000) L_0x226f120/d;
L_0x226f340/d .functor AND 1, L_0x226f4a0, L_0x22673a0, L_0x226f120, C4<1>;
L_0x226f340 .delay 1 (30000,30000,30000) L_0x226f340/d;
L_0x226f600/d .functor XOR 1, L_0x226f340, L_0x2271720, C4<0>, C4<0>;
L_0x226f600 .delay 1 (20000,20000,20000) L_0x226f600/d;
L_0x226f710/d .functor XOR 1, L_0x22715c0, L_0x226f600, C4<0>, C4<0>;
L_0x226f710 .delay 1 (20000,20000,20000) L_0x226f710/d;
L_0x226f870/d .functor XOR 1, L_0x226f710, L_0x226d540, C4<0>, C4<0>;
L_0x226f870 .delay 1 (20000,20000,20000) L_0x226f870/d;
L_0x226fa60/d .functor AND 1, L_0x22715c0, L_0x2271720, C4<1>, C4<1>;
L_0x226fa60 .delay 1 (20000,20000,20000) L_0x226fa60/d;
L_0x226fc10/d .functor AND 1, L_0x226d540, L_0x226f710, C4<1>, C4<1>;
L_0x226fc10 .delay 1 (20000,20000,20000) L_0x226fc10/d;
L_0x226fdc0/d .functor OR 1, L_0x226fa60, L_0x226fc10, C4<0>, C4<0>;
L_0x226fdc0 .delay 1 (20000,20000,20000) L_0x226fdc0/d;
L_0x226ff20/d .functor OR 1, L_0x22715c0, L_0x2271720, C4<0>, C4<0>;
L_0x226ff20 .delay 1 (20000,20000,20000) L_0x226ff20/d;
L_0x22700e0/d .functor XOR 1, v0x21c5e90_0, L_0x226ff20, C4<0>, C4<0>;
L_0x22700e0 .delay 1 (20000,20000,20000) L_0x22700e0/d;
L_0x2270240/d .functor XOR 1, v0x21c5e90_0, L_0x226fa60, C4<0>, C4<0>;
L_0x2270240 .delay 1 (20000,20000,20000) L_0x2270240/d;
L_0x2270410/d .functor XOR 1, L_0x22715c0, L_0x2271720, C4<0>, C4<0>;
L_0x2270410 .delay 1 (20000,20000,20000) L_0x2270410/d;
v0x21c71d0_0 .net "AB", 0 0, L_0x226fa60;  1 drivers
v0x21c72b0_0 .net "AorB", 0 0, L_0x226ff20;  1 drivers
v0x21c7370_0 .net "AxorB", 0 0, L_0x2270410;  1 drivers
v0x21c7440_0 .net "AxorB2", 0 0, L_0x226f710;  1 drivers
v0x21c74e0_0 .net "AxorBC", 0 0, L_0x226fc10;  1 drivers
v0x21c7580_0 .net *"_s1", 0 0, L_0x226efc0;  1 drivers
v0x21c7660_0 .net *"_s3", 0 0, L_0x226f1e0;  1 drivers
v0x21c7740_0 .net *"_s5", 0 0, L_0x226f4a0;  1 drivers
v0x21c7820_0 .net "a", 0 0, L_0x22715c0;  1 drivers
v0x21c7970_0 .net "address0", 0 0, v0x21b9b80_0;  1 drivers
v0x21c7a10_0 .net "address1", 0 0, v0x21c5df0_0;  1 drivers
v0x21c7b00_0 .net "b", 0 0, L_0x2271720;  1 drivers
v0x21c7bc0_0 .net "carryin", 0 0, L_0x226d540;  alias, 1 drivers
v0x21c7c60_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21c7e10_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21c7eb0_0 .net "invert", 0 0, v0x21c5e90_0;  1 drivers
v0x21c7f50_0 .net "nandand", 0 0, L_0x2270240;  1 drivers
v0x21c8100_0 .net "newB", 0 0, L_0x226f600;  1 drivers
v0x21c81a0_0 .net "noror", 0 0, L_0x22700e0;  1 drivers
v0x21c8240_0 .net "notControl1", 0 0, L_0x22673a0;  1 drivers
v0x21c82e0_0 .net "notControl2", 0 0, L_0x226f120;  1 drivers
v0x21c8380_0 .net "subtract", 0 0, L_0x226f340;  1 drivers
v0x21c8420_0 .net "sum", 0 0, L_0x2271370;  1 drivers
v0x21c84c0_0 .net "sumval", 0 0, L_0x226f870;  1 drivers
L_0x226efc0 .part v0x220bb50_0, 1, 1;
L_0x226f1e0 .part v0x220bb50_0, 2, 1;
L_0x226f4a0 .part v0x220bb50_0, 0, 1;
S_0x21c5890 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21c5600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21c5b00_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21b9b80_0 .var "address0", 0 0;
v0x21c5df0_0 .var "address1", 0 0;
v0x21c5e90_0 .var "invert", 0 0;
S_0x21c5fe0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21c5600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2270670/d .functor NOT 1, v0x21b9b80_0, C4<0>, C4<0>, C4<0>;
L_0x2270670 .delay 1 (10000,10000,10000) L_0x2270670/d;
L_0x2270730/d .functor NOT 1, v0x21c5df0_0, C4<0>, C4<0>, C4<0>;
L_0x2270730 .delay 1 (10000,10000,10000) L_0x2270730/d;
L_0x2270890/d .functor AND 1, v0x21b9b80_0, v0x21c5df0_0, C4<1>, C4<1>;
L_0x2270890 .delay 1 (20000,20000,20000) L_0x2270890/d;
L_0x2270a20/d .functor AND 1, v0x21b9b80_0, L_0x2270730, C4<1>, C4<1>;
L_0x2270a20 .delay 1 (20000,20000,20000) L_0x2270a20/d;
L_0x2270b30/d .functor AND 1, L_0x2270670, v0x21c5df0_0, C4<1>, C4<1>;
L_0x2270b30 .delay 1 (20000,20000,20000) L_0x2270b30/d;
L_0x2270c90/d .functor AND 1, L_0x2270670, L_0x2270730, C4<1>, C4<1>;
L_0x2270c90 .delay 1 (20000,20000,20000) L_0x2270c90/d;
L_0x2270df0/d .functor AND 1, L_0x226f870, L_0x2270c90, C4<1>, C4<1>;
L_0x2270df0 .delay 1 (20000,20000,20000) L_0x2270df0/d;
L_0x2270f00/d .functor AND 1, L_0x22700e0, L_0x2270a20, C4<1>, C4<1>;
L_0x2270f00 .delay 1 (20000,20000,20000) L_0x2270f00/d;
L_0x22710b0/d .functor AND 1, L_0x2270240, L_0x2270b30, C4<1>, C4<1>;
L_0x22710b0 .delay 1 (20000,20000,20000) L_0x22710b0/d;
L_0x2271210/d .functor AND 1, L_0x2270410, L_0x2270890, C4<1>, C4<1>;
L_0x2271210 .delay 1 (20000,20000,20000) L_0x2271210/d;
L_0x2271370/d .functor OR 1, L_0x2270df0, L_0x2270f00, L_0x22710b0, L_0x2271210;
L_0x2271370 .delay 1 (40000,40000,40000) L_0x2271370/d;
v0x21c62c0_0 .net "A0andA1", 0 0, L_0x2270890;  1 drivers
v0x21c6380_0 .net "A0andnotA1", 0 0, L_0x2270a20;  1 drivers
v0x21c6440_0 .net "addr0", 0 0, v0x21b9b80_0;  alias, 1 drivers
v0x21c6510_0 .net "addr1", 0 0, v0x21c5df0_0;  alias, 1 drivers
v0x21c65e0_0 .net "in0", 0 0, L_0x226f870;  alias, 1 drivers
v0x21c66d0_0 .net "in0and", 0 0, L_0x2270df0;  1 drivers
v0x21c6770_0 .net "in1", 0 0, L_0x22700e0;  alias, 1 drivers
v0x21c6810_0 .net "in1and", 0 0, L_0x2270f00;  1 drivers
v0x21c68d0_0 .net "in2", 0 0, L_0x2270240;  alias, 1 drivers
v0x21c6a20_0 .net "in2and", 0 0, L_0x22710b0;  1 drivers
v0x21c6ae0_0 .net "in3", 0 0, L_0x2270410;  alias, 1 drivers
v0x21c6ba0_0 .net "in3and", 0 0, L_0x2271210;  1 drivers
v0x21c6c60_0 .net "notA0", 0 0, L_0x2270670;  1 drivers
v0x21c6d20_0 .net "notA0andA1", 0 0, L_0x2270b30;  1 drivers
v0x21c6de0_0 .net "notA0andnotA1", 0 0, L_0x2270c90;  1 drivers
v0x21c6ea0_0 .net "notA1", 0 0, L_0x2270730;  1 drivers
v0x21c6f60_0 .net "out", 0 0, L_0x2271370;  alias, 1 drivers
S_0x21c8690 .scope generate, "genblock[9]" "genblock[9]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21c88a0 .param/l "i" 0 3 30, +C4<01001>;
v0x21ce550_0 .net "carryout2", 0 0, L_0x2272500;  1 drivers
S_0x21c8960 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21c8690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2271660/d .functor NOT 1, L_0x22718a0, C4<0>, C4<0>, C4<0>;
L_0x2271660 .delay 1 (10000,10000,10000) L_0x2271660/d;
L_0x2271a00/d .functor NOT 1, L_0x2271ac0, C4<0>, C4<0>, C4<0>;
L_0x2271a00 .delay 1 (10000,10000,10000) L_0x2271a00/d;
L_0x2271c20/d .functor AND 1, L_0x2271d80, L_0x2271660, L_0x2271a00, C4<1>;
L_0x2271c20 .delay 1 (30000,30000,30000) L_0x2271c20/d;
L_0x2271ee0/d .functor XOR 1, L_0x2271c20, L_0x2273eb0, C4<0>, C4<0>;
L_0x2271ee0 .delay 1 (20000,20000,20000) L_0x2271ee0/d;
L_0x21be9f0/d .functor XOR 1, L_0x2273d50, L_0x2271ee0, C4<0>, C4<0>;
L_0x21be9f0 .delay 1 (20000,20000,20000) L_0x21be9f0/d;
L_0x2271ff0/d .functor XOR 1, L_0x21be9f0, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x2271ff0 .delay 1 (20000,20000,20000) L_0x2271ff0/d;
L_0x22721a0/d .functor AND 1, L_0x2273d50, L_0x2273eb0, C4<1>, C4<1>;
L_0x22721a0 .delay 1 (20000,20000,20000) L_0x22721a0/d;
L_0x2272350/d .functor AND 1, RS_0x7feee67855b8, L_0x21be9f0, C4<1>, C4<1>;
L_0x2272350 .delay 1 (20000,20000,20000) L_0x2272350/d;
L_0x2272500/d .functor OR 1, L_0x22721a0, L_0x2272350, C4<0>, C4<0>;
L_0x2272500 .delay 1 (20000,20000,20000) L_0x2272500/d;
L_0x2272660/d .functor OR 1, L_0x2273d50, L_0x2273eb0, C4<0>, C4<0>;
L_0x2272660 .delay 1 (20000,20000,20000) L_0x2272660/d;
L_0x2272820/d .functor XOR 1, v0x21c90a0_0, L_0x2272660, C4<0>, C4<0>;
L_0x2272820 .delay 1 (20000,20000,20000) L_0x2272820/d;
L_0x2272980/d .functor XOR 1, v0x21c90a0_0, L_0x22721a0, C4<0>, C4<0>;
L_0x2272980 .delay 1 (20000,20000,20000) L_0x2272980/d;
L_0x2272b50/d .functor XOR 1, L_0x2273d50, L_0x2273eb0, C4<0>, C4<0>;
L_0x2272b50 .delay 1 (20000,20000,20000) L_0x2272b50/d;
v0x21ca400_0 .net "AB", 0 0, L_0x22721a0;  1 drivers
v0x21ca4e0_0 .net "AorB", 0 0, L_0x2272660;  1 drivers
v0x21ca5a0_0 .net "AxorB", 0 0, L_0x2272b50;  1 drivers
v0x21ca670_0 .net "AxorB2", 0 0, L_0x21be9f0;  1 drivers
v0x21ca710_0 .net "AxorBC", 0 0, L_0x2272350;  1 drivers
v0x21ca7b0_0 .net *"_s1", 0 0, L_0x22718a0;  1 drivers
v0x21ca890_0 .net *"_s3", 0 0, L_0x2271ac0;  1 drivers
v0x21ca970_0 .net *"_s5", 0 0, L_0x2271d80;  1 drivers
v0x21caa50_0 .net "a", 0 0, L_0x2273d50;  1 drivers
v0x21caba0_0 .net "address0", 0 0, v0x21c8f10_0;  1 drivers
v0x21cac40_0 .net "address1", 0 0, v0x21c8fd0_0;  1 drivers
v0x21cad30_0 .net "b", 0 0, L_0x2273eb0;  1 drivers
v0x21cadf0_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21cae90_0 .net "carryout", 0 0, L_0x2272500;  alias, 1 drivers
v0x21caf50_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21cb010_0 .net "invert", 0 0, v0x21c90a0_0;  1 drivers
v0x21cb0b0_0 .net "nandand", 0 0, L_0x2272980;  1 drivers
v0x21cb260_0 .net "newB", 0 0, L_0x2271ee0;  1 drivers
v0x21cb300_0 .net "noror", 0 0, L_0x2272820;  1 drivers
v0x21cb3a0_0 .net "notControl1", 0 0, L_0x2271660;  1 drivers
v0x21cb440_0 .net "notControl2", 0 0, L_0x2271a00;  1 drivers
v0x21cb4e0_0 .net "subtract", 0 0, L_0x2271c20;  1 drivers
v0x21cb580_0 .net "sum", 0 0, L_0x2273ac0;  1 drivers
v0x21cb620_0 .net "sumval", 0 0, L_0x2271ff0;  1 drivers
L_0x22718a0 .part v0x220bb50_0, 1, 1;
L_0x2271ac0 .part v0x220bb50_0, 2, 1;
L_0x2271d80 .part v0x220bb50_0, 0, 1;
S_0x21c8bd0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21c8960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21c8e30_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21c8f10_0 .var "address0", 0 0;
v0x21c8fd0_0 .var "address1", 0 0;
v0x21c90a0_0 .var "invert", 0 0;
S_0x21c9210 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21c8960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2272db0/d .functor NOT 1, v0x21c8f10_0, C4<0>, C4<0>, C4<0>;
L_0x2272db0 .delay 1 (10000,10000,10000) L_0x2272db0/d;
L_0x2272e20/d .functor NOT 1, v0x21c8fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2272e20 .delay 1 (10000,10000,10000) L_0x2272e20/d;
L_0x2272f80/d .functor AND 1, v0x21c8f10_0, v0x21c8fd0_0, C4<1>, C4<1>;
L_0x2272f80 .delay 1 (20000,20000,20000) L_0x2272f80/d;
L_0x2273110/d .functor AND 1, v0x21c8f10_0, L_0x2272e20, C4<1>, C4<1>;
L_0x2273110 .delay 1 (20000,20000,20000) L_0x2273110/d;
L_0x2273220/d .functor AND 1, L_0x2272db0, v0x21c8fd0_0, C4<1>, C4<1>;
L_0x2273220 .delay 1 (20000,20000,20000) L_0x2273220/d;
L_0x2273380/d .functor AND 1, L_0x2272db0, L_0x2272e20, C4<1>, C4<1>;
L_0x2273380 .delay 1 (20000,20000,20000) L_0x2273380/d;
L_0x22734e0/d .functor AND 1, L_0x2271ff0, L_0x2273380, C4<1>, C4<1>;
L_0x22734e0 .delay 1 (20000,20000,20000) L_0x22734e0/d;
L_0x22735f0/d .functor AND 1, L_0x2272820, L_0x2273110, C4<1>, C4<1>;
L_0x22735f0 .delay 1 (20000,20000,20000) L_0x22735f0/d;
L_0x22737a0/d .functor AND 1, L_0x2272980, L_0x2273220, C4<1>, C4<1>;
L_0x22737a0 .delay 1 (20000,20000,20000) L_0x22737a0/d;
L_0x2273900/d .functor AND 1, L_0x2272b50, L_0x2272f80, C4<1>, C4<1>;
L_0x2273900 .delay 1 (20000,20000,20000) L_0x2273900/d;
L_0x2273ac0/d .functor OR 1, L_0x22734e0, L_0x22735f0, L_0x22737a0, L_0x2273900;
L_0x2273ac0 .delay 1 (40000,40000,40000) L_0x2273ac0/d;
v0x21c94f0_0 .net "A0andA1", 0 0, L_0x2272f80;  1 drivers
v0x21c95b0_0 .net "A0andnotA1", 0 0, L_0x2273110;  1 drivers
v0x21c9670_0 .net "addr0", 0 0, v0x21c8f10_0;  alias, 1 drivers
v0x21c9740_0 .net "addr1", 0 0, v0x21c8fd0_0;  alias, 1 drivers
v0x21c9810_0 .net "in0", 0 0, L_0x2271ff0;  alias, 1 drivers
v0x21c9900_0 .net "in0and", 0 0, L_0x22734e0;  1 drivers
v0x21c99a0_0 .net "in1", 0 0, L_0x2272820;  alias, 1 drivers
v0x21c9a40_0 .net "in1and", 0 0, L_0x22735f0;  1 drivers
v0x21c9b00_0 .net "in2", 0 0, L_0x2272980;  alias, 1 drivers
v0x21c9c50_0 .net "in2and", 0 0, L_0x22737a0;  1 drivers
v0x21c9d10_0 .net "in3", 0 0, L_0x2272b50;  alias, 1 drivers
v0x21c9dd0_0 .net "in3and", 0 0, L_0x2273900;  1 drivers
v0x21c9e90_0 .net "notA0", 0 0, L_0x2272db0;  1 drivers
v0x21c9f50_0 .net "notA0andA1", 0 0, L_0x2273220;  1 drivers
v0x21ca010_0 .net "notA0andnotA1", 0 0, L_0x2273380;  1 drivers
v0x21ca0d0_0 .net "notA1", 0 0, L_0x2272e20;  1 drivers
v0x21ca190_0 .net "out", 0 0, L_0x2273ac0;  alias, 1 drivers
S_0x21cb740 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21c8690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2273df0/d .functor NOT 1, L_0x2273ff0, C4<0>, C4<0>, C4<0>;
L_0x2273df0 .delay 1 (10000,10000,10000) L_0x2273df0/d;
L_0x2274150/d .functor NOT 1, L_0x2274210, C4<0>, C4<0>, C4<0>;
L_0x2274150 .delay 1 (10000,10000,10000) L_0x2274150/d;
L_0x2274370/d .functor AND 1, L_0x22744d0, L_0x2273df0, L_0x2274150, C4<1>;
L_0x2274370 .delay 1 (30000,30000,30000) L_0x2274370/d;
L_0x2274630/d .functor XOR 1, L_0x2274370, L_0x2276690, C4<0>, C4<0>;
L_0x2274630 .delay 1 (20000,20000,20000) L_0x2274630/d;
L_0x2274740/d .functor XOR 1, L_0x2276530, L_0x2274630, C4<0>, C4<0>;
L_0x2274740 .delay 1 (20000,20000,20000) L_0x2274740/d;
L_0x22748a0/d .functor XOR 1, L_0x2274740, L_0x2272500, C4<0>, C4<0>;
L_0x22748a0 .delay 1 (20000,20000,20000) L_0x22748a0/d;
L_0x2274a90/d .functor AND 1, L_0x2276530, L_0x2276690, C4<1>, C4<1>;
L_0x2274a90 .delay 1 (20000,20000,20000) L_0x2274a90/d;
L_0x2274c40/d .functor AND 1, L_0x2272500, L_0x2274740, C4<1>, C4<1>;
L_0x2274c40 .delay 1 (20000,20000,20000) L_0x2274c40/d;
L_0x2274da0/d .functor OR 1, L_0x2274a90, L_0x2274c40, C4<0>, C4<0>;
L_0x2274da0 .delay 1 (20000,20000,20000) L_0x2274da0/d;
L_0x2274f00/d .functor OR 1, L_0x2276530, L_0x2276690, C4<0>, C4<0>;
L_0x2274f00 .delay 1 (20000,20000,20000) L_0x2274f00/d;
L_0x2275060/d .functor XOR 1, v0x21cbeb0_0, L_0x2274f00, C4<0>, C4<0>;
L_0x2275060 .delay 1 (20000,20000,20000) L_0x2275060/d;
L_0x2275210/d .functor XOR 1, v0x21cbeb0_0, L_0x2274a90, C4<0>, C4<0>;
L_0x2275210 .delay 1 (20000,20000,20000) L_0x2275210/d;
L_0x22753e0/d .functor XOR 1, L_0x2276530, L_0x2276690, C4<0>, C4<0>;
L_0x22753e0 .delay 1 (20000,20000,20000) L_0x22753e0/d;
v0x21cd1b0_0 .net "AB", 0 0, L_0x2274a90;  1 drivers
v0x21cd290_0 .net "AorB", 0 0, L_0x2274f00;  1 drivers
v0x21cd350_0 .net "AxorB", 0 0, L_0x22753e0;  1 drivers
v0x21cd450_0 .net "AxorB2", 0 0, L_0x2274740;  1 drivers
v0x21cd4f0_0 .net "AxorBC", 0 0, L_0x2274c40;  1 drivers
v0x21cd5e0_0 .net *"_s1", 0 0, L_0x2273ff0;  1 drivers
v0x21cd6c0_0 .net *"_s3", 0 0, L_0x2274210;  1 drivers
v0x21cd7a0_0 .net *"_s5", 0 0, L_0x22744d0;  1 drivers
v0x21cd880_0 .net "a", 0 0, L_0x2276530;  1 drivers
v0x21cd9d0_0 .net "address0", 0 0, v0x21cbd20_0;  1 drivers
v0x21cda70_0 .net "address1", 0 0, v0x21cbde0_0;  1 drivers
v0x21cdb60_0 .net "b", 0 0, L_0x2276690;  1 drivers
v0x21cdc20_0 .net "carryin", 0 0, L_0x2272500;  alias, 1 drivers
v0x21cdcc0_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21cdd60_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21cde00_0 .net "invert", 0 0, v0x21cbeb0_0;  1 drivers
v0x21cdea0_0 .net "nandand", 0 0, L_0x2275210;  1 drivers
v0x21ce050_0 .net "newB", 0 0, L_0x2274630;  1 drivers
v0x21ce0f0_0 .net "noror", 0 0, L_0x2275060;  1 drivers
v0x21ce190_0 .net "notControl1", 0 0, L_0x2273df0;  1 drivers
v0x21ce230_0 .net "notControl2", 0 0, L_0x2274150;  1 drivers
v0x21ce2d0_0 .net "subtract", 0 0, L_0x2274370;  1 drivers
v0x21ce370_0 .net "sum", 0 0, L_0x22762a0;  1 drivers
v0x21ce410_0 .net "sumval", 0 0, L_0x22748a0;  1 drivers
L_0x2273ff0 .part v0x220bb50_0, 1, 1;
L_0x2274210 .part v0x220bb50_0, 2, 1;
L_0x22744d0 .part v0x220bb50_0, 0, 1;
S_0x21cb9d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21cb740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21cbc40_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21cbd20_0 .var "address0", 0 0;
v0x21cbde0_0 .var "address1", 0 0;
v0x21cbeb0_0 .var "invert", 0 0;
S_0x21cc020 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21cb740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x21caaf0/d .functor NOT 1, v0x21cbd20_0, C4<0>, C4<0>, C4<0>;
L_0x21caaf0 .delay 1 (10000,10000,10000) L_0x21caaf0/d;
L_0x2275640/d .functor NOT 1, v0x21cbde0_0, C4<0>, C4<0>, C4<0>;
L_0x2275640 .delay 1 (10000,10000,10000) L_0x2275640/d;
L_0x2275700/d .functor AND 1, v0x21cbd20_0, v0x21cbde0_0, C4<1>, C4<1>;
L_0x2275700 .delay 1 (20000,20000,20000) L_0x2275700/d;
L_0x22758f0/d .functor AND 1, v0x21cbd20_0, L_0x2275640, C4<1>, C4<1>;
L_0x22758f0 .delay 1 (20000,20000,20000) L_0x22758f0/d;
L_0x2275a00/d .functor AND 1, L_0x21caaf0, v0x21cbde0_0, C4<1>, C4<1>;
L_0x2275a00 .delay 1 (20000,20000,20000) L_0x2275a00/d;
L_0x2275b60/d .functor AND 1, L_0x21caaf0, L_0x2275640, C4<1>, C4<1>;
L_0x2275b60 .delay 1 (20000,20000,20000) L_0x2275b60/d;
L_0x2275cc0/d .functor AND 1, L_0x22748a0, L_0x2275b60, C4<1>, C4<1>;
L_0x2275cc0 .delay 1 (20000,20000,20000) L_0x2275cc0/d;
L_0x2275dd0/d .functor AND 1, L_0x2275060, L_0x22758f0, C4<1>, C4<1>;
L_0x2275dd0 .delay 1 (20000,20000,20000) L_0x2275dd0/d;
L_0x2275f80/d .functor AND 1, L_0x2275210, L_0x2275a00, C4<1>, C4<1>;
L_0x2275f80 .delay 1 (20000,20000,20000) L_0x2275f80/d;
L_0x22760e0/d .functor AND 1, L_0x22753e0, L_0x2275700, C4<1>, C4<1>;
L_0x22760e0 .delay 1 (20000,20000,20000) L_0x22760e0/d;
L_0x22762a0/d .functor OR 1, L_0x2275cc0, L_0x2275dd0, L_0x2275f80, L_0x22760e0;
L_0x22762a0 .delay 1 (40000,40000,40000) L_0x22762a0/d;
v0x21cc300_0 .net "A0andA1", 0 0, L_0x2275700;  1 drivers
v0x21cc3c0_0 .net "A0andnotA1", 0 0, L_0x22758f0;  1 drivers
v0x21cc480_0 .net "addr0", 0 0, v0x21cbd20_0;  alias, 1 drivers
v0x21cc550_0 .net "addr1", 0 0, v0x21cbde0_0;  alias, 1 drivers
v0x21cc620_0 .net "in0", 0 0, L_0x22748a0;  alias, 1 drivers
v0x21cc710_0 .net "in0and", 0 0, L_0x2275cc0;  1 drivers
v0x21cc7b0_0 .net "in1", 0 0, L_0x2275060;  alias, 1 drivers
v0x21cc850_0 .net "in1and", 0 0, L_0x2275dd0;  1 drivers
v0x21cc910_0 .net "in2", 0 0, L_0x2275210;  alias, 1 drivers
v0x21cca60_0 .net "in2and", 0 0, L_0x2275f80;  1 drivers
v0x21ccb20_0 .net "in3", 0 0, L_0x22753e0;  alias, 1 drivers
v0x21ccbe0_0 .net "in3and", 0 0, L_0x22760e0;  1 drivers
v0x21ccca0_0 .net "notA0", 0 0, L_0x21caaf0;  1 drivers
v0x21ccd60_0 .net "notA0andA1", 0 0, L_0x2275a00;  1 drivers
v0x21cce20_0 .net "notA0andnotA1", 0 0, L_0x2275b60;  1 drivers
v0x21ccee0_0 .net "notA1", 0 0, L_0x2275640;  1 drivers
v0x21ccfa0_0 .net "out", 0 0, L_0x22762a0;  alias, 1 drivers
S_0x21ce660 .scope generate, "genblock[11]" "genblock[11]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21ce870 .param/l "i" 0 3 30, +C4<01011>;
v0x21d4510_0 .net "carryout2", 0 0, L_0x2277530;  1 drivers
S_0x21ce930 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21ce660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22765d0/d .functor NOT 1, L_0x22767e0, C4<0>, C4<0>, C4<0>;
L_0x22765d0 .delay 1 (10000,10000,10000) L_0x22765d0/d;
L_0x22768d0/d .functor NOT 1, L_0x2276990, C4<0>, C4<0>, C4<0>;
L_0x22768d0 .delay 1 (10000,10000,10000) L_0x22768d0/d;
L_0x2276af0/d .functor AND 1, L_0x2276c50, L_0x22765d0, L_0x22768d0, C4<1>;
L_0x2276af0 .delay 1 (30000,30000,30000) L_0x2276af0/d;
L_0x2276db0/d .functor XOR 1, L_0x2276af0, L_0x2278ee0, C4<0>, C4<0>;
L_0x2276db0 .delay 1 (20000,20000,20000) L_0x2276db0/d;
L_0x2276ec0/d .functor XOR 1, L_0x2278d80, L_0x2276db0, C4<0>, C4<0>;
L_0x2276ec0 .delay 1 (20000,20000,20000) L_0x2276ec0/d;
L_0x2277020/d .functor XOR 1, L_0x2276ec0, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x2277020 .delay 1 (20000,20000,20000) L_0x2277020/d;
L_0x22771d0/d .functor AND 1, L_0x2278d80, L_0x2278ee0, C4<1>, C4<1>;
L_0x22771d0 .delay 1 (20000,20000,20000) L_0x22771d0/d;
L_0x2277380/d .functor AND 1, RS_0x7feee67855b8, L_0x2276ec0, C4<1>, C4<1>;
L_0x2277380 .delay 1 (20000,20000,20000) L_0x2277380/d;
L_0x2277530/d .functor OR 1, L_0x22771d0, L_0x2277380, C4<0>, C4<0>;
L_0x2277530 .delay 1 (20000,20000,20000) L_0x2277530/d;
L_0x2277690/d .functor OR 1, L_0x2278d80, L_0x2278ee0, C4<0>, C4<0>;
L_0x2277690 .delay 1 (20000,20000,20000) L_0x2277690/d;
L_0x2277850/d .functor XOR 1, v0x21cf070_0, L_0x2277690, C4<0>, C4<0>;
L_0x2277850 .delay 1 (20000,20000,20000) L_0x2277850/d;
L_0x22779b0/d .functor XOR 1, v0x21cf070_0, L_0x22771d0, C4<0>, C4<0>;
L_0x22779b0 .delay 1 (20000,20000,20000) L_0x22779b0/d;
L_0x2277b80/d .functor XOR 1, L_0x2278d80, L_0x2278ee0, C4<0>, C4<0>;
L_0x2277b80 .delay 1 (20000,20000,20000) L_0x2277b80/d;
v0x21d03d0_0 .net "AB", 0 0, L_0x22771d0;  1 drivers
v0x21d04b0_0 .net "AorB", 0 0, L_0x2277690;  1 drivers
v0x21d0570_0 .net "AxorB", 0 0, L_0x2277b80;  1 drivers
v0x21d0640_0 .net "AxorB2", 0 0, L_0x2276ec0;  1 drivers
v0x21d06e0_0 .net "AxorBC", 0 0, L_0x2277380;  1 drivers
v0x21d0780_0 .net *"_s1", 0 0, L_0x22767e0;  1 drivers
v0x21d0860_0 .net *"_s3", 0 0, L_0x2276990;  1 drivers
v0x21d0940_0 .net *"_s5", 0 0, L_0x2276c50;  1 drivers
v0x21d0a20_0 .net "a", 0 0, L_0x2278d80;  1 drivers
v0x21d0b70_0 .net "address0", 0 0, v0x21ceee0_0;  1 drivers
v0x21d0c10_0 .net "address1", 0 0, v0x21cefa0_0;  1 drivers
v0x21d0d00_0 .net "b", 0 0, L_0x2278ee0;  1 drivers
v0x21d0dc0_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21d0e60_0 .net "carryout", 0 0, L_0x2277530;  alias, 1 drivers
v0x21d0f20_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21d0fe0_0 .net "invert", 0 0, v0x21cf070_0;  1 drivers
v0x21d1080_0 .net "nandand", 0 0, L_0x22779b0;  1 drivers
v0x21d1230_0 .net "newB", 0 0, L_0x2276db0;  1 drivers
v0x21d12d0_0 .net "noror", 0 0, L_0x2277850;  1 drivers
v0x21d1370_0 .net "notControl1", 0 0, L_0x22765d0;  1 drivers
v0x21d1410_0 .net "notControl2", 0 0, L_0x22768d0;  1 drivers
v0x21d14b0_0 .net "subtract", 0 0, L_0x2276af0;  1 drivers
v0x21d1550_0 .net "sum", 0 0, L_0x2278af0;  1 drivers
v0x21d15f0_0 .net "sumval", 0 0, L_0x2277020;  1 drivers
L_0x22767e0 .part v0x220bb50_0, 1, 1;
L_0x2276990 .part v0x220bb50_0, 2, 1;
L_0x2276c50 .part v0x220bb50_0, 0, 1;
S_0x21ceba0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21ce930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21cee00_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21ceee0_0 .var "address0", 0 0;
v0x21cefa0_0 .var "address1", 0 0;
v0x21cf070_0 .var "invert", 0 0;
S_0x21cf1e0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21ce930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2277de0/d .functor NOT 1, v0x21ceee0_0, C4<0>, C4<0>, C4<0>;
L_0x2277de0 .delay 1 (10000,10000,10000) L_0x2277de0/d;
L_0x2277e50/d .functor NOT 1, v0x21cefa0_0, C4<0>, C4<0>, C4<0>;
L_0x2277e50 .delay 1 (10000,10000,10000) L_0x2277e50/d;
L_0x2277fb0/d .functor AND 1, v0x21ceee0_0, v0x21cefa0_0, C4<1>, C4<1>;
L_0x2277fb0 .delay 1 (20000,20000,20000) L_0x2277fb0/d;
L_0x2278140/d .functor AND 1, v0x21ceee0_0, L_0x2277e50, C4<1>, C4<1>;
L_0x2278140 .delay 1 (20000,20000,20000) L_0x2278140/d;
L_0x2278250/d .functor AND 1, L_0x2277de0, v0x21cefa0_0, C4<1>, C4<1>;
L_0x2278250 .delay 1 (20000,20000,20000) L_0x2278250/d;
L_0x22783b0/d .functor AND 1, L_0x2277de0, L_0x2277e50, C4<1>, C4<1>;
L_0x22783b0 .delay 1 (20000,20000,20000) L_0x22783b0/d;
L_0x2278510/d .functor AND 1, L_0x2277020, L_0x22783b0, C4<1>, C4<1>;
L_0x2278510 .delay 1 (20000,20000,20000) L_0x2278510/d;
L_0x2278620/d .functor AND 1, L_0x2277850, L_0x2278140, C4<1>, C4<1>;
L_0x2278620 .delay 1 (20000,20000,20000) L_0x2278620/d;
L_0x22787d0/d .functor AND 1, L_0x22779b0, L_0x2278250, C4<1>, C4<1>;
L_0x22787d0 .delay 1 (20000,20000,20000) L_0x22787d0/d;
L_0x2278930/d .functor AND 1, L_0x2277b80, L_0x2277fb0, C4<1>, C4<1>;
L_0x2278930 .delay 1 (20000,20000,20000) L_0x2278930/d;
L_0x2278af0/d .functor OR 1, L_0x2278510, L_0x2278620, L_0x22787d0, L_0x2278930;
L_0x2278af0 .delay 1 (40000,40000,40000) L_0x2278af0/d;
v0x21cf4c0_0 .net "A0andA1", 0 0, L_0x2277fb0;  1 drivers
v0x21cf580_0 .net "A0andnotA1", 0 0, L_0x2278140;  1 drivers
v0x21cf640_0 .net "addr0", 0 0, v0x21ceee0_0;  alias, 1 drivers
v0x21cf710_0 .net "addr1", 0 0, v0x21cefa0_0;  alias, 1 drivers
v0x21cf7e0_0 .net "in0", 0 0, L_0x2277020;  alias, 1 drivers
v0x21cf8d0_0 .net "in0and", 0 0, L_0x2278510;  1 drivers
v0x21cf970_0 .net "in1", 0 0, L_0x2277850;  alias, 1 drivers
v0x21cfa10_0 .net "in1and", 0 0, L_0x2278620;  1 drivers
v0x21cfad0_0 .net "in2", 0 0, L_0x22779b0;  alias, 1 drivers
v0x21cfc20_0 .net "in2and", 0 0, L_0x22787d0;  1 drivers
v0x21cfce0_0 .net "in3", 0 0, L_0x2277b80;  alias, 1 drivers
v0x21cfda0_0 .net "in3and", 0 0, L_0x2278930;  1 drivers
v0x21cfe60_0 .net "notA0", 0 0, L_0x2277de0;  1 drivers
v0x21cff20_0 .net "notA0andA1", 0 0, L_0x2278250;  1 drivers
v0x21cffe0_0 .net "notA0andnotA1", 0 0, L_0x22783b0;  1 drivers
v0x21d00a0_0 .net "notA1", 0 0, L_0x2277e50;  1 drivers
v0x21d0160_0 .net "out", 0 0, L_0x2278af0;  alias, 1 drivers
S_0x21d1710 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21ce660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2278e20/d .functor NOT 1, L_0x2279040, C4<0>, C4<0>, C4<0>;
L_0x2278e20 .delay 1 (10000,10000,10000) L_0x2278e20/d;
L_0x22790e0/d .functor NOT 1, L_0x22791a0, C4<0>, C4<0>, C4<0>;
L_0x22790e0 .delay 1 (10000,10000,10000) L_0x22790e0/d;
L_0x2279300/d .functor AND 1, L_0x2279460, L_0x2278e20, L_0x22790e0, C4<1>;
L_0x2279300 .delay 1 (30000,30000,30000) L_0x2279300/d;
L_0x22795c0/d .functor XOR 1, L_0x2279300, L_0x227b6f0, C4<0>, C4<0>;
L_0x22795c0 .delay 1 (20000,20000,20000) L_0x22795c0/d;
L_0x22796d0/d .functor XOR 1, L_0x227b590, L_0x22795c0, C4<0>, C4<0>;
L_0x22796d0 .delay 1 (20000,20000,20000) L_0x22796d0/d;
L_0x2279830/d .functor XOR 1, L_0x22796d0, L_0x2277530, C4<0>, C4<0>;
L_0x2279830 .delay 1 (20000,20000,20000) L_0x2279830/d;
L_0x2279a20/d .functor AND 1, L_0x227b590, L_0x227b6f0, C4<1>, C4<1>;
L_0x2279a20 .delay 1 (20000,20000,20000) L_0x2279a20/d;
L_0x2279bd0/d .functor AND 1, L_0x2277530, L_0x22796d0, C4<1>, C4<1>;
L_0x2279bd0 .delay 1 (20000,20000,20000) L_0x2279bd0/d;
L_0x2279d80/d .functor OR 1, L_0x2279a20, L_0x2279bd0, C4<0>, C4<0>;
L_0x2279d80 .delay 1 (20000,20000,20000) L_0x2279d80/d;
L_0x2279ee0/d .functor OR 1, L_0x227b590, L_0x227b6f0, C4<0>, C4<0>;
L_0x2279ee0 .delay 1 (20000,20000,20000) L_0x2279ee0/d;
L_0x227a0a0/d .functor XOR 1, v0x21d1e80_0, L_0x2279ee0, C4<0>, C4<0>;
L_0x227a0a0 .delay 1 (20000,20000,20000) L_0x227a0a0/d;
L_0x227a200/d .functor XOR 1, v0x21d1e80_0, L_0x2279a20, C4<0>, C4<0>;
L_0x227a200 .delay 1 (20000,20000,20000) L_0x227a200/d;
L_0x227a3d0/d .functor XOR 1, L_0x227b590, L_0x227b6f0, C4<0>, C4<0>;
L_0x227a3d0 .delay 1 (20000,20000,20000) L_0x227a3d0/d;
v0x21d31e0_0 .net "AB", 0 0, L_0x2279a20;  1 drivers
v0x21d32c0_0 .net "AorB", 0 0, L_0x2279ee0;  1 drivers
v0x21d3380_0 .net "AxorB", 0 0, L_0x227a3d0;  1 drivers
v0x21d3450_0 .net "AxorB2", 0 0, L_0x22796d0;  1 drivers
v0x21d34f0_0 .net "AxorBC", 0 0, L_0x2279bd0;  1 drivers
v0x21d3590_0 .net *"_s1", 0 0, L_0x2279040;  1 drivers
v0x21d3670_0 .net *"_s3", 0 0, L_0x22791a0;  1 drivers
v0x21d3750_0 .net *"_s5", 0 0, L_0x2279460;  1 drivers
v0x21d3830_0 .net "a", 0 0, L_0x227b590;  1 drivers
v0x21d3980_0 .net "address0", 0 0, v0x21d1cf0_0;  1 drivers
v0x21d3a20_0 .net "address1", 0 0, v0x21d1db0_0;  1 drivers
v0x21d3b10_0 .net "b", 0 0, L_0x227b6f0;  1 drivers
v0x21d3bd0_0 .net "carryin", 0 0, L_0x2277530;  alias, 1 drivers
v0x21d3c70_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21d3d10_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21d3db0_0 .net "invert", 0 0, v0x21d1e80_0;  1 drivers
v0x21d3e50_0 .net "nandand", 0 0, L_0x227a200;  1 drivers
v0x21d4000_0 .net "newB", 0 0, L_0x22795c0;  1 drivers
v0x21d40a0_0 .net "noror", 0 0, L_0x227a0a0;  1 drivers
v0x21d4140_0 .net "notControl1", 0 0, L_0x2278e20;  1 drivers
v0x21d41e0_0 .net "notControl2", 0 0, L_0x22790e0;  1 drivers
v0x21d4280_0 .net "subtract", 0 0, L_0x2279300;  1 drivers
v0x21d4320_0 .net "sum", 0 0, L_0x227b300;  1 drivers
v0x21d43c0_0 .net "sumval", 0 0, L_0x2279830;  1 drivers
L_0x2279040 .part v0x220bb50_0, 1, 1;
L_0x22791a0 .part v0x220bb50_0, 2, 1;
L_0x2279460 .part v0x220bb50_0, 0, 1;
S_0x21d19a0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21d1710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21d1c10_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21d1cf0_0 .var "address0", 0 0;
v0x21d1db0_0 .var "address1", 0 0;
v0x21d1e80_0 .var "invert", 0 0;
S_0x21d1ff0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21d1710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x227a630/d .functor NOT 1, v0x21d1cf0_0, C4<0>, C4<0>, C4<0>;
L_0x227a630 .delay 1 (10000,10000,10000) L_0x227a630/d;
L_0x227a6a0/d .functor NOT 1, v0x21d1db0_0, C4<0>, C4<0>, C4<0>;
L_0x227a6a0 .delay 1 (10000,10000,10000) L_0x227a6a0/d;
L_0x227a760/d .functor AND 1, v0x21d1cf0_0, v0x21d1db0_0, C4<1>, C4<1>;
L_0x227a760 .delay 1 (20000,20000,20000) L_0x227a760/d;
L_0x227a950/d .functor AND 1, v0x21d1cf0_0, L_0x227a6a0, C4<1>, C4<1>;
L_0x227a950 .delay 1 (20000,20000,20000) L_0x227a950/d;
L_0x227aa60/d .functor AND 1, L_0x227a630, v0x21d1db0_0, C4<1>, C4<1>;
L_0x227aa60 .delay 1 (20000,20000,20000) L_0x227aa60/d;
L_0x227abc0/d .functor AND 1, L_0x227a630, L_0x227a6a0, C4<1>, C4<1>;
L_0x227abc0 .delay 1 (20000,20000,20000) L_0x227abc0/d;
L_0x227ad20/d .functor AND 1, L_0x2279830, L_0x227abc0, C4<1>, C4<1>;
L_0x227ad20 .delay 1 (20000,20000,20000) L_0x227ad20/d;
L_0x227ae30/d .functor AND 1, L_0x227a0a0, L_0x227a950, C4<1>, C4<1>;
L_0x227ae30 .delay 1 (20000,20000,20000) L_0x227ae30/d;
L_0x227afe0/d .functor AND 1, L_0x227a200, L_0x227aa60, C4<1>, C4<1>;
L_0x227afe0 .delay 1 (20000,20000,20000) L_0x227afe0/d;
L_0x227b140/d .functor AND 1, L_0x227a3d0, L_0x227a760, C4<1>, C4<1>;
L_0x227b140 .delay 1 (20000,20000,20000) L_0x227b140/d;
L_0x227b300/d .functor OR 1, L_0x227ad20, L_0x227ae30, L_0x227afe0, L_0x227b140;
L_0x227b300 .delay 1 (40000,40000,40000) L_0x227b300/d;
v0x21d22d0_0 .net "A0andA1", 0 0, L_0x227a760;  1 drivers
v0x21d2390_0 .net "A0andnotA1", 0 0, L_0x227a950;  1 drivers
v0x21d2450_0 .net "addr0", 0 0, v0x21d1cf0_0;  alias, 1 drivers
v0x21d2520_0 .net "addr1", 0 0, v0x21d1db0_0;  alias, 1 drivers
v0x21d25f0_0 .net "in0", 0 0, L_0x2279830;  alias, 1 drivers
v0x21d26e0_0 .net "in0and", 0 0, L_0x227ad20;  1 drivers
v0x21d2780_0 .net "in1", 0 0, L_0x227a0a0;  alias, 1 drivers
v0x21d2820_0 .net "in1and", 0 0, L_0x227ae30;  1 drivers
v0x21d28e0_0 .net "in2", 0 0, L_0x227a200;  alias, 1 drivers
v0x21d2a30_0 .net "in2and", 0 0, L_0x227afe0;  1 drivers
v0x21d2af0_0 .net "in3", 0 0, L_0x227a3d0;  alias, 1 drivers
v0x21d2bb0_0 .net "in3and", 0 0, L_0x227b140;  1 drivers
v0x21d2c70_0 .net "notA0", 0 0, L_0x227a630;  1 drivers
v0x21d2d30_0 .net "notA0andA1", 0 0, L_0x227aa60;  1 drivers
v0x21d2df0_0 .net "notA0andnotA1", 0 0, L_0x227abc0;  1 drivers
v0x21d2eb0_0 .net "notA1", 0 0, L_0x227a6a0;  1 drivers
v0x21d2f70_0 .net "out", 0 0, L_0x227b300;  alias, 1 drivers
S_0x21d4620 .scope generate, "genblock[13]" "genblock[13]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21d4830 .param/l "i" 0 3 30, +C4<01101>;
v0x21da4d0_0 .net "carryout2", 0 0, L_0x227c5b0;  1 drivers
S_0x21d48f0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21d4620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x227b630/d .functor NOT 1, L_0x227b860, C4<0>, C4<0>, C4<0>;
L_0x227b630 .delay 1 (10000,10000,10000) L_0x227b630/d;
L_0x227b950/d .functor NOT 1, L_0x227ba10, C4<0>, C4<0>, C4<0>;
L_0x227b950 .delay 1 (10000,10000,10000) L_0x227b950/d;
L_0x227bb70/d .functor AND 1, L_0x227bcd0, L_0x227b630, L_0x227b950, C4<1>;
L_0x227bb70 .delay 1 (30000,30000,30000) L_0x227bb70/d;
L_0x227be30/d .functor XOR 1, L_0x227bb70, L_0x227df60, C4<0>, C4<0>;
L_0x227be30 .delay 1 (20000,20000,20000) L_0x227be30/d;
L_0x227bf40/d .functor XOR 1, L_0x227de00, L_0x227be30, C4<0>, C4<0>;
L_0x227bf40 .delay 1 (20000,20000,20000) L_0x227bf40/d;
L_0x227c0a0/d .functor XOR 1, L_0x227bf40, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x227c0a0 .delay 1 (20000,20000,20000) L_0x227c0a0/d;
L_0x227c250/d .functor AND 1, L_0x227de00, L_0x227df60, C4<1>, C4<1>;
L_0x227c250 .delay 1 (20000,20000,20000) L_0x227c250/d;
L_0x227c400/d .functor AND 1, RS_0x7feee67855b8, L_0x227bf40, C4<1>, C4<1>;
L_0x227c400 .delay 1 (20000,20000,20000) L_0x227c400/d;
L_0x227c5b0/d .functor OR 1, L_0x227c250, L_0x227c400, C4<0>, C4<0>;
L_0x227c5b0 .delay 1 (20000,20000,20000) L_0x227c5b0/d;
L_0x227c710/d .functor OR 1, L_0x227de00, L_0x227df60, C4<0>, C4<0>;
L_0x227c710 .delay 1 (20000,20000,20000) L_0x227c710/d;
L_0x227c8d0/d .functor XOR 1, v0x21d5030_0, L_0x227c710, C4<0>, C4<0>;
L_0x227c8d0 .delay 1 (20000,20000,20000) L_0x227c8d0/d;
L_0x227ca30/d .functor XOR 1, v0x21d5030_0, L_0x227c250, C4<0>, C4<0>;
L_0x227ca30 .delay 1 (20000,20000,20000) L_0x227ca30/d;
L_0x227cc00/d .functor XOR 1, L_0x227de00, L_0x227df60, C4<0>, C4<0>;
L_0x227cc00 .delay 1 (20000,20000,20000) L_0x227cc00/d;
v0x21d6390_0 .net "AB", 0 0, L_0x227c250;  1 drivers
v0x21d6470_0 .net "AorB", 0 0, L_0x227c710;  1 drivers
v0x21d6530_0 .net "AxorB", 0 0, L_0x227cc00;  1 drivers
v0x21d6600_0 .net "AxorB2", 0 0, L_0x227bf40;  1 drivers
v0x21d66a0_0 .net "AxorBC", 0 0, L_0x227c400;  1 drivers
v0x21d6740_0 .net *"_s1", 0 0, L_0x227b860;  1 drivers
v0x21d6820_0 .net *"_s3", 0 0, L_0x227ba10;  1 drivers
v0x21d6900_0 .net *"_s5", 0 0, L_0x227bcd0;  1 drivers
v0x21d69e0_0 .net "a", 0 0, L_0x227de00;  1 drivers
v0x21d6b30_0 .net "address0", 0 0, v0x21d4ea0_0;  1 drivers
v0x21d6bd0_0 .net "address1", 0 0, v0x21d4f60_0;  1 drivers
v0x21d6cc0_0 .net "b", 0 0, L_0x227df60;  1 drivers
v0x21d6d80_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21d6e20_0 .net "carryout", 0 0, L_0x227c5b0;  alias, 1 drivers
v0x21d6ee0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21d6fa0_0 .net "invert", 0 0, v0x21d5030_0;  1 drivers
v0x21d7040_0 .net "nandand", 0 0, L_0x227ca30;  1 drivers
v0x21d71f0_0 .net "newB", 0 0, L_0x227be30;  1 drivers
v0x21d7290_0 .net "noror", 0 0, L_0x227c8d0;  1 drivers
v0x21d7330_0 .net "notControl1", 0 0, L_0x227b630;  1 drivers
v0x21d73d0_0 .net "notControl2", 0 0, L_0x227b950;  1 drivers
v0x21d7470_0 .net "subtract", 0 0, L_0x227bb70;  1 drivers
v0x21d7510_0 .net "sum", 0 0, L_0x227db70;  1 drivers
v0x21d75b0_0 .net "sumval", 0 0, L_0x227c0a0;  1 drivers
L_0x227b860 .part v0x220bb50_0, 1, 1;
L_0x227ba10 .part v0x220bb50_0, 2, 1;
L_0x227bcd0 .part v0x220bb50_0, 0, 1;
S_0x21d4b60 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21d48f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21d4dc0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21d4ea0_0 .var "address0", 0 0;
v0x21d4f60_0 .var "address1", 0 0;
v0x21d5030_0 .var "invert", 0 0;
S_0x21d51a0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21d48f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x227ce60/d .functor NOT 1, v0x21d4ea0_0, C4<0>, C4<0>, C4<0>;
L_0x227ce60 .delay 1 (10000,10000,10000) L_0x227ce60/d;
L_0x227ced0/d .functor NOT 1, v0x21d4f60_0, C4<0>, C4<0>, C4<0>;
L_0x227ced0 .delay 1 (10000,10000,10000) L_0x227ced0/d;
L_0x227d030/d .functor AND 1, v0x21d4ea0_0, v0x21d4f60_0, C4<1>, C4<1>;
L_0x227d030 .delay 1 (20000,20000,20000) L_0x227d030/d;
L_0x227d1c0/d .functor AND 1, v0x21d4ea0_0, L_0x227ced0, C4<1>, C4<1>;
L_0x227d1c0 .delay 1 (20000,20000,20000) L_0x227d1c0/d;
L_0x227d2d0/d .functor AND 1, L_0x227ce60, v0x21d4f60_0, C4<1>, C4<1>;
L_0x227d2d0 .delay 1 (20000,20000,20000) L_0x227d2d0/d;
L_0x227d430/d .functor AND 1, L_0x227ce60, L_0x227ced0, C4<1>, C4<1>;
L_0x227d430 .delay 1 (20000,20000,20000) L_0x227d430/d;
L_0x227d590/d .functor AND 1, L_0x227c0a0, L_0x227d430, C4<1>, C4<1>;
L_0x227d590 .delay 1 (20000,20000,20000) L_0x227d590/d;
L_0x227d6a0/d .functor AND 1, L_0x227c8d0, L_0x227d1c0, C4<1>, C4<1>;
L_0x227d6a0 .delay 1 (20000,20000,20000) L_0x227d6a0/d;
L_0x227d850/d .functor AND 1, L_0x227ca30, L_0x227d2d0, C4<1>, C4<1>;
L_0x227d850 .delay 1 (20000,20000,20000) L_0x227d850/d;
L_0x227d9b0/d .functor AND 1, L_0x227cc00, L_0x227d030, C4<1>, C4<1>;
L_0x227d9b0 .delay 1 (20000,20000,20000) L_0x227d9b0/d;
L_0x227db70/d .functor OR 1, L_0x227d590, L_0x227d6a0, L_0x227d850, L_0x227d9b0;
L_0x227db70 .delay 1 (40000,40000,40000) L_0x227db70/d;
v0x21d5480_0 .net "A0andA1", 0 0, L_0x227d030;  1 drivers
v0x21d5540_0 .net "A0andnotA1", 0 0, L_0x227d1c0;  1 drivers
v0x21d5600_0 .net "addr0", 0 0, v0x21d4ea0_0;  alias, 1 drivers
v0x21d56d0_0 .net "addr1", 0 0, v0x21d4f60_0;  alias, 1 drivers
v0x21d57a0_0 .net "in0", 0 0, L_0x227c0a0;  alias, 1 drivers
v0x21d5890_0 .net "in0and", 0 0, L_0x227d590;  1 drivers
v0x21d5930_0 .net "in1", 0 0, L_0x227c8d0;  alias, 1 drivers
v0x21d59d0_0 .net "in1and", 0 0, L_0x227d6a0;  1 drivers
v0x21d5a90_0 .net "in2", 0 0, L_0x227ca30;  alias, 1 drivers
v0x21d5be0_0 .net "in2and", 0 0, L_0x227d850;  1 drivers
v0x21d5ca0_0 .net "in3", 0 0, L_0x227cc00;  alias, 1 drivers
v0x21d5d60_0 .net "in3and", 0 0, L_0x227d9b0;  1 drivers
v0x21d5e20_0 .net "notA0", 0 0, L_0x227ce60;  1 drivers
v0x21d5ee0_0 .net "notA0andA1", 0 0, L_0x227d2d0;  1 drivers
v0x21d5fa0_0 .net "notA0andnotA1", 0 0, L_0x227d430;  1 drivers
v0x21d6060_0 .net "notA1", 0 0, L_0x227ced0;  1 drivers
v0x21d6120_0 .net "out", 0 0, L_0x227db70;  alias, 1 drivers
S_0x21d76d0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21d4620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x227dea0/d .functor NOT 1, L_0x227e0e0, C4<0>, C4<0>, C4<0>;
L_0x227dea0 .delay 1 (10000,10000,10000) L_0x227dea0/d;
L_0x227e180/d .functor NOT 1, L_0x227e240, C4<0>, C4<0>, C4<0>;
L_0x227e180 .delay 1 (10000,10000,10000) L_0x227e180/d;
L_0x227e3a0/d .functor AND 1, L_0x227e500, L_0x227dea0, L_0x227e180, C4<1>;
L_0x227e3a0 .delay 1 (30000,30000,30000) L_0x227e3a0/d;
L_0x227e660/d .functor XOR 1, L_0x227e3a0, L_0x226c530, C4<0>, C4<0>;
L_0x227e660 .delay 1 (20000,20000,20000) L_0x227e660/d;
L_0x227e770/d .functor XOR 1, L_0x2280630, L_0x227e660, C4<0>, C4<0>;
L_0x227e770 .delay 1 (20000,20000,20000) L_0x227e770/d;
L_0x227e8d0/d .functor XOR 1, L_0x227e770, L_0x227c5b0, C4<0>, C4<0>;
L_0x227e8d0 .delay 1 (20000,20000,20000) L_0x227e8d0/d;
L_0x227eac0/d .functor AND 1, L_0x2280630, L_0x226c530, C4<1>, C4<1>;
L_0x227eac0 .delay 1 (20000,20000,20000) L_0x227eac0/d;
L_0x227ec70/d .functor AND 1, L_0x227c5b0, L_0x227e770, C4<1>, C4<1>;
L_0x227ec70 .delay 1 (20000,20000,20000) L_0x227ec70/d;
L_0x227ee20/d .functor OR 1, L_0x227eac0, L_0x227ec70, C4<0>, C4<0>;
L_0x227ee20 .delay 1 (20000,20000,20000) L_0x227ee20/d;
L_0x227ef80/d .functor OR 1, L_0x2280630, L_0x226c530, C4<0>, C4<0>;
L_0x227ef80 .delay 1 (20000,20000,20000) L_0x227ef80/d;
L_0x227f140/d .functor XOR 1, v0x21d7e40_0, L_0x227ef80, C4<0>, C4<0>;
L_0x227f140 .delay 1 (20000,20000,20000) L_0x227f140/d;
L_0x227f2a0/d .functor XOR 1, v0x21d7e40_0, L_0x227eac0, C4<0>, C4<0>;
L_0x227f2a0 .delay 1 (20000,20000,20000) L_0x227f2a0/d;
L_0x227f470/d .functor XOR 1, L_0x2280630, L_0x226c530, C4<0>, C4<0>;
L_0x227f470 .delay 1 (20000,20000,20000) L_0x227f470/d;
v0x21d91a0_0 .net "AB", 0 0, L_0x227eac0;  1 drivers
v0x21d9280_0 .net "AorB", 0 0, L_0x227ef80;  1 drivers
v0x21d9340_0 .net "AxorB", 0 0, L_0x227f470;  1 drivers
v0x21d9410_0 .net "AxorB2", 0 0, L_0x227e770;  1 drivers
v0x21d94b0_0 .net "AxorBC", 0 0, L_0x227ec70;  1 drivers
v0x21d9550_0 .net *"_s1", 0 0, L_0x227e0e0;  1 drivers
v0x21d9630_0 .net *"_s3", 0 0, L_0x227e240;  1 drivers
v0x21d9710_0 .net *"_s5", 0 0, L_0x227e500;  1 drivers
v0x21d97f0_0 .net "a", 0 0, L_0x2280630;  1 drivers
v0x21d9940_0 .net "address0", 0 0, v0x21d7cb0_0;  1 drivers
v0x21d99e0_0 .net "address1", 0 0, v0x21d7d70_0;  1 drivers
v0x21d9ad0_0 .net "b", 0 0, L_0x226c530;  1 drivers
v0x21d9b90_0 .net "carryin", 0 0, L_0x227c5b0;  alias, 1 drivers
v0x21d9c30_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21d9cd0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21d9d70_0 .net "invert", 0 0, v0x21d7e40_0;  1 drivers
v0x21d9e10_0 .net "nandand", 0 0, L_0x227f2a0;  1 drivers
v0x21d9fc0_0 .net "newB", 0 0, L_0x227e660;  1 drivers
v0x21da060_0 .net "noror", 0 0, L_0x227f140;  1 drivers
v0x21da100_0 .net "notControl1", 0 0, L_0x227dea0;  1 drivers
v0x21da1a0_0 .net "notControl2", 0 0, L_0x227e180;  1 drivers
v0x21da240_0 .net "subtract", 0 0, L_0x227e3a0;  1 drivers
v0x21da2e0_0 .net "sum", 0 0, L_0x22803a0;  1 drivers
v0x21da380_0 .net "sumval", 0 0, L_0x227e8d0;  1 drivers
L_0x227e0e0 .part v0x220bb50_0, 1, 1;
L_0x227e240 .part v0x220bb50_0, 2, 1;
L_0x227e500 .part v0x220bb50_0, 0, 1;
S_0x21d7960 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21d76d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21d7bd0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21d7cb0_0 .var "address0", 0 0;
v0x21d7d70_0 .var "address1", 0 0;
v0x21d7e40_0 .var "invert", 0 0;
S_0x21d7fb0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21d76d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x227f6d0/d .functor NOT 1, v0x21d7cb0_0, C4<0>, C4<0>, C4<0>;
L_0x227f6d0 .delay 1 (10000,10000,10000) L_0x227f6d0/d;
L_0x227f740/d .functor NOT 1, v0x21d7d70_0, C4<0>, C4<0>, C4<0>;
L_0x227f740 .delay 1 (10000,10000,10000) L_0x227f740/d;
L_0x227f800/d .functor AND 1, v0x21d7cb0_0, v0x21d7d70_0, C4<1>, C4<1>;
L_0x227f800 .delay 1 (20000,20000,20000) L_0x227f800/d;
L_0x227f9f0/d .functor AND 1, v0x21d7cb0_0, L_0x227f740, C4<1>, C4<1>;
L_0x227f9f0 .delay 1 (20000,20000,20000) L_0x227f9f0/d;
L_0x227fb00/d .functor AND 1, L_0x227f6d0, v0x21d7d70_0, C4<1>, C4<1>;
L_0x227fb00 .delay 1 (20000,20000,20000) L_0x227fb00/d;
L_0x227fc60/d .functor AND 1, L_0x227f6d0, L_0x227f740, C4<1>, C4<1>;
L_0x227fc60 .delay 1 (20000,20000,20000) L_0x227fc60/d;
L_0x227fdc0/d .functor AND 1, L_0x227e8d0, L_0x227fc60, C4<1>, C4<1>;
L_0x227fdc0 .delay 1 (20000,20000,20000) L_0x227fdc0/d;
L_0x227fed0/d .functor AND 1, L_0x227f140, L_0x227f9f0, C4<1>, C4<1>;
L_0x227fed0 .delay 1 (20000,20000,20000) L_0x227fed0/d;
L_0x2280080/d .functor AND 1, L_0x227f2a0, L_0x227fb00, C4<1>, C4<1>;
L_0x2280080 .delay 1 (20000,20000,20000) L_0x2280080/d;
L_0x22801e0/d .functor AND 1, L_0x227f470, L_0x227f800, C4<1>, C4<1>;
L_0x22801e0 .delay 1 (20000,20000,20000) L_0x22801e0/d;
L_0x22803a0/d .functor OR 1, L_0x227fdc0, L_0x227fed0, L_0x2280080, L_0x22801e0;
L_0x22803a0 .delay 1 (40000,40000,40000) L_0x22803a0/d;
v0x21d8290_0 .net "A0andA1", 0 0, L_0x227f800;  1 drivers
v0x21d8350_0 .net "A0andnotA1", 0 0, L_0x227f9f0;  1 drivers
v0x21d8410_0 .net "addr0", 0 0, v0x21d7cb0_0;  alias, 1 drivers
v0x21d84e0_0 .net "addr1", 0 0, v0x21d7d70_0;  alias, 1 drivers
v0x21d85b0_0 .net "in0", 0 0, L_0x227e8d0;  alias, 1 drivers
v0x21d86a0_0 .net "in0and", 0 0, L_0x227fdc0;  1 drivers
v0x21d8740_0 .net "in1", 0 0, L_0x227f140;  alias, 1 drivers
v0x21d87e0_0 .net "in1and", 0 0, L_0x227fed0;  1 drivers
v0x21d88a0_0 .net "in2", 0 0, L_0x227f2a0;  alias, 1 drivers
v0x21d89f0_0 .net "in2and", 0 0, L_0x2280080;  1 drivers
v0x21d8ab0_0 .net "in3", 0 0, L_0x227f470;  alias, 1 drivers
v0x21d8b70_0 .net "in3and", 0 0, L_0x22801e0;  1 drivers
v0x21d8c30_0 .net "notA0", 0 0, L_0x227f6d0;  1 drivers
v0x21d8cf0_0 .net "notA0andA1", 0 0, L_0x227fb00;  1 drivers
v0x21d8db0_0 .net "notA0andnotA1", 0 0, L_0x227fc60;  1 drivers
v0x21d8e70_0 .net "notA1", 0 0, L_0x227f740;  1 drivers
v0x21d8f30_0 .net "out", 0 0, L_0x22803a0;  alias, 1 drivers
S_0x21da5e0 .scope generate, "genblock[15]" "genblock[15]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21c2740 .param/l "i" 0 3 30, +C4<01111>;
v0x21e07e0_0 .net "carryout2", 0 0, L_0x22818b0;  1 drivers
S_0x21da8f0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21da5e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22806d0/d .functor NOT 1, L_0x2280bb0, C4<0>, C4<0>, C4<0>;
L_0x22806d0 .delay 1 (10000,10000,10000) L_0x22806d0/d;
L_0x2280c50/d .functor NOT 1, L_0x2280d10, C4<0>, C4<0>, C4<0>;
L_0x2280c50 .delay 1 (10000,10000,10000) L_0x2280c50/d;
L_0x2280e70/d .functor AND 1, L_0x2280fd0, L_0x22806d0, L_0x2280c50, C4<1>;
L_0x2280e70 .delay 1 (30000,30000,30000) L_0x2280e70/d;
L_0x2281130/d .functor XOR 1, L_0x2280e70, L_0x2283260, C4<0>, C4<0>;
L_0x2281130 .delay 1 (20000,20000,20000) L_0x2281130/d;
L_0x2281240/d .functor XOR 1, L_0x2283100, L_0x2281130, C4<0>, C4<0>;
L_0x2281240 .delay 1 (20000,20000,20000) L_0x2281240/d;
L_0x22813a0/d .functor XOR 1, L_0x2281240, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x22813a0 .delay 1 (20000,20000,20000) L_0x22813a0/d;
L_0x2281550/d .functor AND 1, L_0x2283100, L_0x2283260, C4<1>, C4<1>;
L_0x2281550 .delay 1 (20000,20000,20000) L_0x2281550/d;
L_0x2281700/d .functor AND 1, RS_0x7feee67855b8, L_0x2281240, C4<1>, C4<1>;
L_0x2281700 .delay 1 (20000,20000,20000) L_0x2281700/d;
L_0x22818b0/d .functor OR 1, L_0x2281550, L_0x2281700, C4<0>, C4<0>;
L_0x22818b0 .delay 1 (20000,20000,20000) L_0x22818b0/d;
L_0x2281a10/d .functor OR 1, L_0x2283100, L_0x2283260, C4<0>, C4<0>;
L_0x2281a10 .delay 1 (20000,20000,20000) L_0x2281a10/d;
L_0x2281bd0/d .functor XOR 1, v0x21db030_0, L_0x2281a10, C4<0>, C4<0>;
L_0x2281bd0 .delay 1 (20000,20000,20000) L_0x2281bd0/d;
L_0x2281d30/d .functor XOR 1, v0x21db030_0, L_0x2281550, C4<0>, C4<0>;
L_0x2281d30 .delay 1 (20000,20000,20000) L_0x2281d30/d;
L_0x2281f00/d .functor XOR 1, L_0x2283100, L_0x2283260, C4<0>, C4<0>;
L_0x2281f00 .delay 1 (20000,20000,20000) L_0x2281f00/d;
v0x21dc390_0 .net "AB", 0 0, L_0x2281550;  1 drivers
v0x21dc470_0 .net "AorB", 0 0, L_0x2281a10;  1 drivers
v0x21dc530_0 .net "AxorB", 0 0, L_0x2281f00;  1 drivers
v0x21dc600_0 .net "AxorB2", 0 0, L_0x2281240;  1 drivers
v0x21dc6a0_0 .net "AxorBC", 0 0, L_0x2281700;  1 drivers
v0x21dc740_0 .net *"_s1", 0 0, L_0x2280bb0;  1 drivers
v0x21dc820_0 .net *"_s3", 0 0, L_0x2280d10;  1 drivers
v0x21dc900_0 .net *"_s5", 0 0, L_0x2280fd0;  1 drivers
v0x21dc9e0_0 .net "a", 0 0, L_0x2283100;  1 drivers
v0x21dcb30_0 .net "address0", 0 0, v0x21daea0_0;  1 drivers
v0x21dcbd0_0 .net "address1", 0 0, v0x21daf60_0;  1 drivers
v0x21dccc0_0 .net "b", 0 0, L_0x2283260;  1 drivers
v0x21dcd80_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21dce20_0 .net "carryout", 0 0, L_0x22818b0;  alias, 1 drivers
v0x21dcee0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21dcfa0_0 .net "invert", 0 0, v0x21db030_0;  1 drivers
v0x21dd040_0 .net "nandand", 0 0, L_0x2281d30;  1 drivers
v0x21dd1f0_0 .net "newB", 0 0, L_0x2281130;  1 drivers
v0x21dd290_0 .net "noror", 0 0, L_0x2281bd0;  1 drivers
v0x21dd330_0 .net "notControl1", 0 0, L_0x22806d0;  1 drivers
v0x21dd3d0_0 .net "notControl2", 0 0, L_0x2280c50;  1 drivers
v0x21dd470_0 .net "subtract", 0 0, L_0x2280e70;  1 drivers
v0x21dd510_0 .net "sum", 0 0, L_0x2282e70;  1 drivers
v0x21dd5b0_0 .net "sumval", 0 0, L_0x22813a0;  1 drivers
L_0x2280bb0 .part v0x220bb50_0, 1, 1;
L_0x2280d10 .part v0x220bb50_0, 2, 1;
L_0x2280fd0 .part v0x220bb50_0, 0, 1;
S_0x21dab60 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21da8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21dadc0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21daea0_0 .var "address0", 0 0;
v0x21daf60_0 .var "address1", 0 0;
v0x21db030_0 .var "invert", 0 0;
S_0x21db1a0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21da8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2282160/d .functor NOT 1, v0x21daea0_0, C4<0>, C4<0>, C4<0>;
L_0x2282160 .delay 1 (10000,10000,10000) L_0x2282160/d;
L_0x22821d0/d .functor NOT 1, v0x21daf60_0, C4<0>, C4<0>, C4<0>;
L_0x22821d0 .delay 1 (10000,10000,10000) L_0x22821d0/d;
L_0x2282330/d .functor AND 1, v0x21daea0_0, v0x21daf60_0, C4<1>, C4<1>;
L_0x2282330 .delay 1 (20000,20000,20000) L_0x2282330/d;
L_0x22824c0/d .functor AND 1, v0x21daea0_0, L_0x22821d0, C4<1>, C4<1>;
L_0x22824c0 .delay 1 (20000,20000,20000) L_0x22824c0/d;
L_0x22825d0/d .functor AND 1, L_0x2282160, v0x21daf60_0, C4<1>, C4<1>;
L_0x22825d0 .delay 1 (20000,20000,20000) L_0x22825d0/d;
L_0x2282730/d .functor AND 1, L_0x2282160, L_0x22821d0, C4<1>, C4<1>;
L_0x2282730 .delay 1 (20000,20000,20000) L_0x2282730/d;
L_0x2282890/d .functor AND 1, L_0x22813a0, L_0x2282730, C4<1>, C4<1>;
L_0x2282890 .delay 1 (20000,20000,20000) L_0x2282890/d;
L_0x22829a0/d .functor AND 1, L_0x2281bd0, L_0x22824c0, C4<1>, C4<1>;
L_0x22829a0 .delay 1 (20000,20000,20000) L_0x22829a0/d;
L_0x2282b50/d .functor AND 1, L_0x2281d30, L_0x22825d0, C4<1>, C4<1>;
L_0x2282b50 .delay 1 (20000,20000,20000) L_0x2282b50/d;
L_0x2282cb0/d .functor AND 1, L_0x2281f00, L_0x2282330, C4<1>, C4<1>;
L_0x2282cb0 .delay 1 (20000,20000,20000) L_0x2282cb0/d;
L_0x2282e70/d .functor OR 1, L_0x2282890, L_0x22829a0, L_0x2282b50, L_0x2282cb0;
L_0x2282e70 .delay 1 (40000,40000,40000) L_0x2282e70/d;
v0x21db480_0 .net "A0andA1", 0 0, L_0x2282330;  1 drivers
v0x21db540_0 .net "A0andnotA1", 0 0, L_0x22824c0;  1 drivers
v0x21db600_0 .net "addr0", 0 0, v0x21daea0_0;  alias, 1 drivers
v0x21db6d0_0 .net "addr1", 0 0, v0x21daf60_0;  alias, 1 drivers
v0x21db7a0_0 .net "in0", 0 0, L_0x22813a0;  alias, 1 drivers
v0x21db890_0 .net "in0and", 0 0, L_0x2282890;  1 drivers
v0x21db930_0 .net "in1", 0 0, L_0x2281bd0;  alias, 1 drivers
v0x21db9d0_0 .net "in1and", 0 0, L_0x22829a0;  1 drivers
v0x21dba90_0 .net "in2", 0 0, L_0x2281d30;  alias, 1 drivers
v0x21dbbe0_0 .net "in2and", 0 0, L_0x2282b50;  1 drivers
v0x21dbca0_0 .net "in3", 0 0, L_0x2281f00;  alias, 1 drivers
v0x21dbd60_0 .net "in3and", 0 0, L_0x2282cb0;  1 drivers
v0x21dbe20_0 .net "notA0", 0 0, L_0x2282160;  1 drivers
v0x21dbee0_0 .net "notA0andA1", 0 0, L_0x22825d0;  1 drivers
v0x21dbfa0_0 .net "notA0andnotA1", 0 0, L_0x2282730;  1 drivers
v0x21dc060_0 .net "notA1", 0 0, L_0x22821d0;  1 drivers
v0x21dc120_0 .net "out", 0 0, L_0x2282e70;  alias, 1 drivers
S_0x21dd6d0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21da5e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22831a0/d .functor NOT 1, L_0x2283350, C4<0>, C4<0>, C4<0>;
L_0x22831a0 .delay 1 (10000,10000,10000) L_0x22831a0/d;
L_0x22834b0/d .functor NOT 1, L_0x2283570, C4<0>, C4<0>, C4<0>;
L_0x22834b0 .delay 1 (10000,10000,10000) L_0x22834b0/d;
L_0x22836d0/d .functor AND 1, L_0x2283830, L_0x22831a0, L_0x22834b0, C4<1>;
L_0x22836d0 .delay 1 (30000,30000,30000) L_0x22836d0/d;
L_0x2283990/d .functor XOR 1, L_0x22836d0, L_0x2285ab0, C4<0>, C4<0>;
L_0x2283990 .delay 1 (20000,20000,20000) L_0x2283990/d;
L_0x2283aa0/d .functor XOR 1, L_0x2285950, L_0x2283990, C4<0>, C4<0>;
L_0x2283aa0 .delay 1 (20000,20000,20000) L_0x2283aa0/d;
L_0x2283c00/d .functor XOR 1, L_0x2283aa0, L_0x22818b0, C4<0>, C4<0>;
L_0x2283c00 .delay 1 (20000,20000,20000) L_0x2283c00/d;
L_0x2283df0/d .functor AND 1, L_0x2285950, L_0x2285ab0, C4<1>, C4<1>;
L_0x2283df0 .delay 1 (20000,20000,20000) L_0x2283df0/d;
L_0x2283fa0/d .functor AND 1, L_0x22818b0, L_0x2283aa0, C4<1>, C4<1>;
L_0x2283fa0 .delay 1 (20000,20000,20000) L_0x2283fa0/d;
L_0x2284150/d .functor OR 1, L_0x2283df0, L_0x2283fa0, C4<0>, C4<0>;
L_0x2284150 .delay 1 (20000,20000,20000) L_0x2284150/d;
L_0x22842b0/d .functor OR 1, L_0x2285950, L_0x2285ab0, C4<0>, C4<0>;
L_0x22842b0 .delay 1 (20000,20000,20000) L_0x22842b0/d;
L_0x2284470/d .functor XOR 1, v0x21de0c0_0, L_0x22842b0, C4<0>, C4<0>;
L_0x2284470 .delay 1 (20000,20000,20000) L_0x2284470/d;
L_0x22845d0/d .functor XOR 1, v0x21de0c0_0, L_0x2283df0, C4<0>, C4<0>;
L_0x22845d0 .delay 1 (20000,20000,20000) L_0x22845d0/d;
L_0x22847a0/d .functor XOR 1, L_0x2285950, L_0x2285ab0, C4<0>, C4<0>;
L_0x22847a0 .delay 1 (20000,20000,20000) L_0x22847a0/d;
v0x21df3b0_0 .net "AB", 0 0, L_0x2283df0;  1 drivers
v0x21df490_0 .net "AorB", 0 0, L_0x22842b0;  1 drivers
v0x21df550_0 .net "AxorB", 0 0, L_0x22847a0;  1 drivers
v0x21df620_0 .net "AxorB2", 0 0, L_0x2283aa0;  1 drivers
v0x21df6c0_0 .net "AxorBC", 0 0, L_0x2283fa0;  1 drivers
v0x21df760_0 .net *"_s1", 0 0, L_0x2283350;  1 drivers
v0x21df840_0 .net *"_s3", 0 0, L_0x2283570;  1 drivers
v0x21df920_0 .net *"_s5", 0 0, L_0x2283830;  1 drivers
v0x21dfa00_0 .net "a", 0 0, L_0x2285950;  1 drivers
v0x21dfb50_0 .net "address0", 0 0, v0x21c5be0_0;  1 drivers
v0x21dfbf0_0 .net "address1", 0 0, v0x21c5ca0_0;  1 drivers
v0x21dfce0_0 .net "b", 0 0, L_0x2285ab0;  1 drivers
v0x21dfda0_0 .net "carryin", 0 0, L_0x22818b0;  alias, 1 drivers
v0x21dfe40_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21c7d00_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e00f0_0 .net "invert", 0 0, v0x21de0c0_0;  1 drivers
v0x21e0190_0 .net "nandand", 0 0, L_0x22845d0;  1 drivers
v0x21e0340_0 .net "newB", 0 0, L_0x2283990;  1 drivers
v0x21e03e0_0 .net "noror", 0 0, L_0x2284470;  1 drivers
v0x21e0480_0 .net "notControl1", 0 0, L_0x22831a0;  1 drivers
v0x21e0520_0 .net "notControl2", 0 0, L_0x22834b0;  1 drivers
v0x21e05c0_0 .net "subtract", 0 0, L_0x22836d0;  1 drivers
v0x21e0660_0 .net "sum", 0 0, L_0x2285700;  1 drivers
v0x21e0700_0 .net "sumval", 0 0, L_0x2283c00;  1 drivers
L_0x2283350 .part v0x220bb50_0, 1, 1;
L_0x2283570 .part v0x220bb50_0, 2, 1;
L_0x2283830 .part v0x220bb50_0, 0, 1;
S_0x21dd960 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21dd6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21ddbd0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21c5be0_0 .var "address0", 0 0;
v0x21c5ca0_0 .var "address1", 0 0;
v0x21de0c0_0 .var "invert", 0 0;
S_0x21de1c0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21dd6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2284a00/d .functor NOT 1, v0x21c5be0_0, C4<0>, C4<0>, C4<0>;
L_0x2284a00 .delay 1 (10000,10000,10000) L_0x2284a00/d;
L_0x2284ac0/d .functor NOT 1, v0x21c5ca0_0, C4<0>, C4<0>, C4<0>;
L_0x2284ac0 .delay 1 (10000,10000,10000) L_0x2284ac0/d;
L_0x2284c20/d .functor AND 1, v0x21c5be0_0, v0x21c5ca0_0, C4<1>, C4<1>;
L_0x2284c20 .delay 1 (20000,20000,20000) L_0x2284c20/d;
L_0x2284db0/d .functor AND 1, v0x21c5be0_0, L_0x2284ac0, C4<1>, C4<1>;
L_0x2284db0 .delay 1 (20000,20000,20000) L_0x2284db0/d;
L_0x2284ec0/d .functor AND 1, L_0x2284a00, v0x21c5ca0_0, C4<1>, C4<1>;
L_0x2284ec0 .delay 1 (20000,20000,20000) L_0x2284ec0/d;
L_0x2285020/d .functor AND 1, L_0x2284a00, L_0x2284ac0, C4<1>, C4<1>;
L_0x2285020 .delay 1 (20000,20000,20000) L_0x2285020/d;
L_0x2285180/d .functor AND 1, L_0x2283c00, L_0x2285020, C4<1>, C4<1>;
L_0x2285180 .delay 1 (20000,20000,20000) L_0x2285180/d;
L_0x2285290/d .functor AND 1, L_0x2284470, L_0x2284db0, C4<1>, C4<1>;
L_0x2285290 .delay 1 (20000,20000,20000) L_0x2285290/d;
L_0x2285440/d .functor AND 1, L_0x22845d0, L_0x2284ec0, C4<1>, C4<1>;
L_0x2285440 .delay 1 (20000,20000,20000) L_0x2285440/d;
L_0x22855a0/d .functor AND 1, L_0x22847a0, L_0x2284c20, C4<1>, C4<1>;
L_0x22855a0 .delay 1 (20000,20000,20000) L_0x22855a0/d;
L_0x2285700/d .functor OR 1, L_0x2285180, L_0x2285290, L_0x2285440, L_0x22855a0;
L_0x2285700 .delay 1 (40000,40000,40000) L_0x2285700/d;
v0x21de4a0_0 .net "A0andA1", 0 0, L_0x2284c20;  1 drivers
v0x21de560_0 .net "A0andnotA1", 0 0, L_0x2284db0;  1 drivers
v0x21de620_0 .net "addr0", 0 0, v0x21c5be0_0;  alias, 1 drivers
v0x21de6f0_0 .net "addr1", 0 0, v0x21c5ca0_0;  alias, 1 drivers
v0x21de7c0_0 .net "in0", 0 0, L_0x2283c00;  alias, 1 drivers
v0x21de8b0_0 .net "in0and", 0 0, L_0x2285180;  1 drivers
v0x21de950_0 .net "in1", 0 0, L_0x2284470;  alias, 1 drivers
v0x21de9f0_0 .net "in1and", 0 0, L_0x2285290;  1 drivers
v0x21deab0_0 .net "in2", 0 0, L_0x22845d0;  alias, 1 drivers
v0x21dec00_0 .net "in2and", 0 0, L_0x2285440;  1 drivers
v0x21decc0_0 .net "in3", 0 0, L_0x22847a0;  alias, 1 drivers
v0x21ded80_0 .net "in3and", 0 0, L_0x22855a0;  1 drivers
v0x21dee40_0 .net "notA0", 0 0, L_0x2284a00;  1 drivers
v0x21def00_0 .net "notA0andA1", 0 0, L_0x2284ec0;  1 drivers
v0x21defc0_0 .net "notA0andnotA1", 0 0, L_0x2285020;  1 drivers
v0x21df080_0 .net "notA1", 0 0, L_0x2284ac0;  1 drivers
v0x21df140_0 .net "out", 0 0, L_0x2285700;  alias, 1 drivers
S_0x21e08f0 .scope generate, "genblock[17]" "genblock[17]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21e0b00 .param/l "i" 0 3 30, +C4<010001>;
v0x21e67a0_0 .net "carryout2", 0 0, L_0x2286960;  1 drivers
S_0x21e0bc0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21e08f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22859f0/d .functor NOT 1, L_0x2285ba0, C4<0>, C4<0>, C4<0>;
L_0x22859f0 .delay 1 (10000,10000,10000) L_0x22859f0/d;
L_0x2285d00/d .functor NOT 1, L_0x2285dc0, C4<0>, C4<0>, C4<0>;
L_0x2285d00 .delay 1 (10000,10000,10000) L_0x2285d00/d;
L_0x2285f20/d .functor AND 1, L_0x2286080, L_0x22859f0, L_0x2285d00, C4<1>;
L_0x2285f20 .delay 1 (30000,30000,30000) L_0x2285f20/d;
L_0x22861e0/d .functor XOR 1, L_0x2285f20, L_0x22882c0, C4<0>, C4<0>;
L_0x22861e0 .delay 1 (20000,20000,20000) L_0x22861e0/d;
L_0x22862f0/d .functor XOR 1, L_0x2288160, L_0x22861e0, C4<0>, C4<0>;
L_0x22862f0 .delay 1 (20000,20000,20000) L_0x22862f0/d;
L_0x2286450/d .functor XOR 1, L_0x22862f0, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x2286450 .delay 1 (20000,20000,20000) L_0x2286450/d;
L_0x2286600/d .functor AND 1, L_0x2288160, L_0x22882c0, C4<1>, C4<1>;
L_0x2286600 .delay 1 (20000,20000,20000) L_0x2286600/d;
L_0x22867b0/d .functor AND 1, RS_0x7feee67855b8, L_0x22862f0, C4<1>, C4<1>;
L_0x22867b0 .delay 1 (20000,20000,20000) L_0x22867b0/d;
L_0x2286960/d .functor OR 1, L_0x2286600, L_0x22867b0, C4<0>, C4<0>;
L_0x2286960 .delay 1 (20000,20000,20000) L_0x2286960/d;
L_0x2286ac0/d .functor OR 1, L_0x2288160, L_0x22882c0, C4<0>, C4<0>;
L_0x2286ac0 .delay 1 (20000,20000,20000) L_0x2286ac0/d;
L_0x2286c80/d .functor XOR 1, v0x21e1300_0, L_0x2286ac0, C4<0>, C4<0>;
L_0x2286c80 .delay 1 (20000,20000,20000) L_0x2286c80/d;
L_0x2286de0/d .functor XOR 1, v0x21e1300_0, L_0x2286600, C4<0>, C4<0>;
L_0x2286de0 .delay 1 (20000,20000,20000) L_0x2286de0/d;
L_0x2286fb0/d .functor XOR 1, L_0x2288160, L_0x22882c0, C4<0>, C4<0>;
L_0x2286fb0 .delay 1 (20000,20000,20000) L_0x2286fb0/d;
v0x21e2660_0 .net "AB", 0 0, L_0x2286600;  1 drivers
v0x21e2740_0 .net "AorB", 0 0, L_0x2286ac0;  1 drivers
v0x21e2800_0 .net "AxorB", 0 0, L_0x2286fb0;  1 drivers
v0x21e28d0_0 .net "AxorB2", 0 0, L_0x22862f0;  1 drivers
v0x21e2970_0 .net "AxorBC", 0 0, L_0x22867b0;  1 drivers
v0x21e2a10_0 .net *"_s1", 0 0, L_0x2285ba0;  1 drivers
v0x21e2af0_0 .net *"_s3", 0 0, L_0x2285dc0;  1 drivers
v0x21e2bd0_0 .net *"_s5", 0 0, L_0x2286080;  1 drivers
v0x21e2cb0_0 .net "a", 0 0, L_0x2288160;  1 drivers
v0x21e2e00_0 .net "address0", 0 0, v0x21e1170_0;  1 drivers
v0x21e2ea0_0 .net "address1", 0 0, v0x21e1230_0;  1 drivers
v0x21e2f90_0 .net "b", 0 0, L_0x22882c0;  1 drivers
v0x21e3050_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21e30f0_0 .net "carryout", 0 0, L_0x2286960;  alias, 1 drivers
v0x21e31b0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e3270_0 .net "invert", 0 0, v0x21e1300_0;  1 drivers
v0x21e3310_0 .net "nandand", 0 0, L_0x2286de0;  1 drivers
v0x21e34c0_0 .net "newB", 0 0, L_0x22861e0;  1 drivers
v0x21e3560_0 .net "noror", 0 0, L_0x2286c80;  1 drivers
v0x21e3600_0 .net "notControl1", 0 0, L_0x22859f0;  1 drivers
v0x21e36a0_0 .net "notControl2", 0 0, L_0x2285d00;  1 drivers
v0x21e3740_0 .net "subtract", 0 0, L_0x2285f20;  1 drivers
v0x21e37e0_0 .net "sum", 0 0, L_0x2287f10;  1 drivers
v0x21e3880_0 .net "sumval", 0 0, L_0x2286450;  1 drivers
L_0x2285ba0 .part v0x220bb50_0, 1, 1;
L_0x2285dc0 .part v0x220bb50_0, 2, 1;
L_0x2286080 .part v0x220bb50_0, 0, 1;
S_0x21e0e30 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21e0bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21e1090_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e1170_0 .var "address0", 0 0;
v0x21e1230_0 .var "address1", 0 0;
v0x21e1300_0 .var "invert", 0 0;
S_0x21e1470 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21e0bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2287210/d .functor NOT 1, v0x21e1170_0, C4<0>, C4<0>, C4<0>;
L_0x2287210 .delay 1 (10000,10000,10000) L_0x2287210/d;
L_0x22872d0/d .functor NOT 1, v0x21e1230_0, C4<0>, C4<0>, C4<0>;
L_0x22872d0 .delay 1 (10000,10000,10000) L_0x22872d0/d;
L_0x2287430/d .functor AND 1, v0x21e1170_0, v0x21e1230_0, C4<1>, C4<1>;
L_0x2287430 .delay 1 (20000,20000,20000) L_0x2287430/d;
L_0x22875c0/d .functor AND 1, v0x21e1170_0, L_0x22872d0, C4<1>, C4<1>;
L_0x22875c0 .delay 1 (20000,20000,20000) L_0x22875c0/d;
L_0x22876d0/d .functor AND 1, L_0x2287210, v0x21e1230_0, C4<1>, C4<1>;
L_0x22876d0 .delay 1 (20000,20000,20000) L_0x22876d0/d;
L_0x2287830/d .functor AND 1, L_0x2287210, L_0x22872d0, C4<1>, C4<1>;
L_0x2287830 .delay 1 (20000,20000,20000) L_0x2287830/d;
L_0x2287990/d .functor AND 1, L_0x2286450, L_0x2287830, C4<1>, C4<1>;
L_0x2287990 .delay 1 (20000,20000,20000) L_0x2287990/d;
L_0x2287aa0/d .functor AND 1, L_0x2286c80, L_0x22875c0, C4<1>, C4<1>;
L_0x2287aa0 .delay 1 (20000,20000,20000) L_0x2287aa0/d;
L_0x2287c50/d .functor AND 1, L_0x2286de0, L_0x22876d0, C4<1>, C4<1>;
L_0x2287c50 .delay 1 (20000,20000,20000) L_0x2287c50/d;
L_0x2287db0/d .functor AND 1, L_0x2286fb0, L_0x2287430, C4<1>, C4<1>;
L_0x2287db0 .delay 1 (20000,20000,20000) L_0x2287db0/d;
L_0x2287f10/d .functor OR 1, L_0x2287990, L_0x2287aa0, L_0x2287c50, L_0x2287db0;
L_0x2287f10 .delay 1 (40000,40000,40000) L_0x2287f10/d;
v0x21e1750_0 .net "A0andA1", 0 0, L_0x2287430;  1 drivers
v0x21e1810_0 .net "A0andnotA1", 0 0, L_0x22875c0;  1 drivers
v0x21e18d0_0 .net "addr0", 0 0, v0x21e1170_0;  alias, 1 drivers
v0x21e19a0_0 .net "addr1", 0 0, v0x21e1230_0;  alias, 1 drivers
v0x21e1a70_0 .net "in0", 0 0, L_0x2286450;  alias, 1 drivers
v0x21e1b60_0 .net "in0and", 0 0, L_0x2287990;  1 drivers
v0x21e1c00_0 .net "in1", 0 0, L_0x2286c80;  alias, 1 drivers
v0x21e1ca0_0 .net "in1and", 0 0, L_0x2287aa0;  1 drivers
v0x21e1d60_0 .net "in2", 0 0, L_0x2286de0;  alias, 1 drivers
v0x21e1eb0_0 .net "in2and", 0 0, L_0x2287c50;  1 drivers
v0x21e1f70_0 .net "in3", 0 0, L_0x2286fb0;  alias, 1 drivers
v0x21e2030_0 .net "in3and", 0 0, L_0x2287db0;  1 drivers
v0x21e20f0_0 .net "notA0", 0 0, L_0x2287210;  1 drivers
v0x21e21b0_0 .net "notA0andA1", 0 0, L_0x22876d0;  1 drivers
v0x21e2270_0 .net "notA0andnotA1", 0 0, L_0x2287830;  1 drivers
v0x21e2330_0 .net "notA1", 0 0, L_0x22872d0;  1 drivers
v0x21e23f0_0 .net "out", 0 0, L_0x2287f10;  alias, 1 drivers
S_0x21e39a0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21e08f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2288200/d .functor NOT 1, L_0x2288480, C4<0>, C4<0>, C4<0>;
L_0x2288200 .delay 1 (10000,10000,10000) L_0x2288200/d;
L_0x2288520/d .functor NOT 1, L_0x22885e0, C4<0>, C4<0>, C4<0>;
L_0x2288520 .delay 1 (10000,10000,10000) L_0x2288520/d;
L_0x2288740/d .functor AND 1, L_0x22888a0, L_0x2288200, L_0x2288520, C4<1>;
L_0x2288740 .delay 1 (30000,30000,30000) L_0x2288740/d;
L_0x2288a00/d .functor XOR 1, L_0x2288740, L_0x228ab20, C4<0>, C4<0>;
L_0x2288a00 .delay 1 (20000,20000,20000) L_0x2288a00/d;
L_0x2288b10/d .functor XOR 1, L_0x228a9c0, L_0x2288a00, C4<0>, C4<0>;
L_0x2288b10 .delay 1 (20000,20000,20000) L_0x2288b10/d;
L_0x2288c70/d .functor XOR 1, L_0x2288b10, L_0x2286960, C4<0>, C4<0>;
L_0x2288c70 .delay 1 (20000,20000,20000) L_0x2288c70/d;
L_0x2288e60/d .functor AND 1, L_0x228a9c0, L_0x228ab20, C4<1>, C4<1>;
L_0x2288e60 .delay 1 (20000,20000,20000) L_0x2288e60/d;
L_0x2289010/d .functor AND 1, L_0x2286960, L_0x2288b10, C4<1>, C4<1>;
L_0x2289010 .delay 1 (20000,20000,20000) L_0x2289010/d;
L_0x22891c0/d .functor OR 1, L_0x2288e60, L_0x2289010, C4<0>, C4<0>;
L_0x22891c0 .delay 1 (20000,20000,20000) L_0x22891c0/d;
L_0x2289320/d .functor OR 1, L_0x228a9c0, L_0x228ab20, C4<0>, C4<0>;
L_0x2289320 .delay 1 (20000,20000,20000) L_0x2289320/d;
L_0x22894e0/d .functor XOR 1, v0x21e4110_0, L_0x2289320, C4<0>, C4<0>;
L_0x22894e0 .delay 1 (20000,20000,20000) L_0x22894e0/d;
L_0x2289640/d .functor XOR 1, v0x21e4110_0, L_0x2288e60, C4<0>, C4<0>;
L_0x2289640 .delay 1 (20000,20000,20000) L_0x2289640/d;
L_0x2289810/d .functor XOR 1, L_0x228a9c0, L_0x228ab20, C4<0>, C4<0>;
L_0x2289810 .delay 1 (20000,20000,20000) L_0x2289810/d;
v0x21e5470_0 .net "AB", 0 0, L_0x2288e60;  1 drivers
v0x21e5550_0 .net "AorB", 0 0, L_0x2289320;  1 drivers
v0x21e5610_0 .net "AxorB", 0 0, L_0x2289810;  1 drivers
v0x21e56e0_0 .net "AxorB2", 0 0, L_0x2288b10;  1 drivers
v0x21e5780_0 .net "AxorBC", 0 0, L_0x2289010;  1 drivers
v0x21e5820_0 .net *"_s1", 0 0, L_0x2288480;  1 drivers
v0x21e5900_0 .net *"_s3", 0 0, L_0x22885e0;  1 drivers
v0x21e59e0_0 .net *"_s5", 0 0, L_0x22888a0;  1 drivers
v0x21e5ac0_0 .net "a", 0 0, L_0x228a9c0;  1 drivers
v0x21e5c10_0 .net "address0", 0 0, v0x21e3f80_0;  1 drivers
v0x21e5cb0_0 .net "address1", 0 0, v0x21e4040_0;  1 drivers
v0x21e5da0_0 .net "b", 0 0, L_0x228ab20;  1 drivers
v0x21e5e60_0 .net "carryin", 0 0, L_0x2286960;  alias, 1 drivers
v0x21e5f00_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21e5fa0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e6040_0 .net "invert", 0 0, v0x21e4110_0;  1 drivers
v0x21e60e0_0 .net "nandand", 0 0, L_0x2289640;  1 drivers
v0x21e6290_0 .net "newB", 0 0, L_0x2288a00;  1 drivers
v0x21e6330_0 .net "noror", 0 0, L_0x22894e0;  1 drivers
v0x21e63d0_0 .net "notControl1", 0 0, L_0x2288200;  1 drivers
v0x21e6470_0 .net "notControl2", 0 0, L_0x2288520;  1 drivers
v0x21e6510_0 .net "subtract", 0 0, L_0x2288740;  1 drivers
v0x21e65b0_0 .net "sum", 0 0, L_0x228a770;  1 drivers
v0x21e6650_0 .net "sumval", 0 0, L_0x2288c70;  1 drivers
L_0x2288480 .part v0x220bb50_0, 1, 1;
L_0x22885e0 .part v0x220bb50_0, 2, 1;
L_0x22888a0 .part v0x220bb50_0, 0, 1;
S_0x21e3c30 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21e39a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21e3ea0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e3f80_0 .var "address0", 0 0;
v0x21e4040_0 .var "address1", 0 0;
v0x21e4110_0 .var "invert", 0 0;
S_0x21e4280 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21e39a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2289a70/d .functor NOT 1, v0x21e3f80_0, C4<0>, C4<0>, C4<0>;
L_0x2289a70 .delay 1 (10000,10000,10000) L_0x2289a70/d;
L_0x2289b30/d .functor NOT 1, v0x21e4040_0, C4<0>, C4<0>, C4<0>;
L_0x2289b30 .delay 1 (10000,10000,10000) L_0x2289b30/d;
L_0x2289c90/d .functor AND 1, v0x21e3f80_0, v0x21e4040_0, C4<1>, C4<1>;
L_0x2289c90 .delay 1 (20000,20000,20000) L_0x2289c90/d;
L_0x2289e20/d .functor AND 1, v0x21e3f80_0, L_0x2289b30, C4<1>, C4<1>;
L_0x2289e20 .delay 1 (20000,20000,20000) L_0x2289e20/d;
L_0x2289f30/d .functor AND 1, L_0x2289a70, v0x21e4040_0, C4<1>, C4<1>;
L_0x2289f30 .delay 1 (20000,20000,20000) L_0x2289f30/d;
L_0x228a090/d .functor AND 1, L_0x2289a70, L_0x2289b30, C4<1>, C4<1>;
L_0x228a090 .delay 1 (20000,20000,20000) L_0x228a090/d;
L_0x228a1f0/d .functor AND 1, L_0x2288c70, L_0x228a090, C4<1>, C4<1>;
L_0x228a1f0 .delay 1 (20000,20000,20000) L_0x228a1f0/d;
L_0x228a300/d .functor AND 1, L_0x22894e0, L_0x2289e20, C4<1>, C4<1>;
L_0x228a300 .delay 1 (20000,20000,20000) L_0x228a300/d;
L_0x228a4b0/d .functor AND 1, L_0x2289640, L_0x2289f30, C4<1>, C4<1>;
L_0x228a4b0 .delay 1 (20000,20000,20000) L_0x228a4b0/d;
L_0x228a610/d .functor AND 1, L_0x2289810, L_0x2289c90, C4<1>, C4<1>;
L_0x228a610 .delay 1 (20000,20000,20000) L_0x228a610/d;
L_0x228a770/d .functor OR 1, L_0x228a1f0, L_0x228a300, L_0x228a4b0, L_0x228a610;
L_0x228a770 .delay 1 (40000,40000,40000) L_0x228a770/d;
v0x21e4560_0 .net "A0andA1", 0 0, L_0x2289c90;  1 drivers
v0x21e4620_0 .net "A0andnotA1", 0 0, L_0x2289e20;  1 drivers
v0x21e46e0_0 .net "addr0", 0 0, v0x21e3f80_0;  alias, 1 drivers
v0x21e47b0_0 .net "addr1", 0 0, v0x21e4040_0;  alias, 1 drivers
v0x21e4880_0 .net "in0", 0 0, L_0x2288c70;  alias, 1 drivers
v0x21e4970_0 .net "in0and", 0 0, L_0x228a1f0;  1 drivers
v0x21e4a10_0 .net "in1", 0 0, L_0x22894e0;  alias, 1 drivers
v0x21e4ab0_0 .net "in1and", 0 0, L_0x228a300;  1 drivers
v0x21e4b70_0 .net "in2", 0 0, L_0x2289640;  alias, 1 drivers
v0x21e4cc0_0 .net "in2and", 0 0, L_0x228a4b0;  1 drivers
v0x21e4d80_0 .net "in3", 0 0, L_0x2289810;  alias, 1 drivers
v0x21e4e40_0 .net "in3and", 0 0, L_0x228a610;  1 drivers
v0x21e4f00_0 .net "notA0", 0 0, L_0x2289a70;  1 drivers
v0x21e4fc0_0 .net "notA0andA1", 0 0, L_0x2289f30;  1 drivers
v0x21e5080_0 .net "notA0andnotA1", 0 0, L_0x228a090;  1 drivers
v0x21e5140_0 .net "notA1", 0 0, L_0x2289b30;  1 drivers
v0x21e5200_0 .net "out", 0 0, L_0x228a770;  alias, 1 drivers
S_0x21e68b0 .scope generate, "genblock[19]" "genblock[19]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21e6ac0 .param/l "i" 0 3 30, +C4<010011>;
v0x21ec760_0 .net "carryout2", 0 0, L_0x228b9f0;  1 drivers
S_0x21e6b80 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21e68b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x228aa60/d .functor NOT 1, L_0x228acf0, C4<0>, C4<0>, C4<0>;
L_0x228aa60 .delay 1 (10000,10000,10000) L_0x228aa60/d;
L_0x228ad90/d .functor NOT 1, L_0x228ae50, C4<0>, C4<0>, C4<0>;
L_0x228ad90 .delay 1 (10000,10000,10000) L_0x228ad90/d;
L_0x228afb0/d .functor AND 1, L_0x228b110, L_0x228aa60, L_0x228ad90, C4<1>;
L_0x228afb0 .delay 1 (30000,30000,30000) L_0x228afb0/d;
L_0x228b270/d .functor XOR 1, L_0x228afb0, L_0x228d350, C4<0>, C4<0>;
L_0x228b270 .delay 1 (20000,20000,20000) L_0x228b270/d;
L_0x228b380/d .functor XOR 1, L_0x228d1f0, L_0x228b270, C4<0>, C4<0>;
L_0x228b380 .delay 1 (20000,20000,20000) L_0x228b380/d;
L_0x228b4e0/d .functor XOR 1, L_0x228b380, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x228b4e0 .delay 1 (20000,20000,20000) L_0x228b4e0/d;
L_0x228b690/d .functor AND 1, L_0x228d1f0, L_0x228d350, C4<1>, C4<1>;
L_0x228b690 .delay 1 (20000,20000,20000) L_0x228b690/d;
L_0x228b840/d .functor AND 1, RS_0x7feee67855b8, L_0x228b380, C4<1>, C4<1>;
L_0x228b840 .delay 1 (20000,20000,20000) L_0x228b840/d;
L_0x228b9f0/d .functor OR 1, L_0x228b690, L_0x228b840, C4<0>, C4<0>;
L_0x228b9f0 .delay 1 (20000,20000,20000) L_0x228b9f0/d;
L_0x228bb50/d .functor OR 1, L_0x228d1f0, L_0x228d350, C4<0>, C4<0>;
L_0x228bb50 .delay 1 (20000,20000,20000) L_0x228bb50/d;
L_0x228bd10/d .functor XOR 1, v0x21e72c0_0, L_0x228bb50, C4<0>, C4<0>;
L_0x228bd10 .delay 1 (20000,20000,20000) L_0x228bd10/d;
L_0x228be70/d .functor XOR 1, v0x21e72c0_0, L_0x228b690, C4<0>, C4<0>;
L_0x228be70 .delay 1 (20000,20000,20000) L_0x228be70/d;
L_0x228c040/d .functor XOR 1, L_0x228d1f0, L_0x228d350, C4<0>, C4<0>;
L_0x228c040 .delay 1 (20000,20000,20000) L_0x228c040/d;
v0x21e8620_0 .net "AB", 0 0, L_0x228b690;  1 drivers
v0x21e8700_0 .net "AorB", 0 0, L_0x228bb50;  1 drivers
v0x21e87c0_0 .net "AxorB", 0 0, L_0x228c040;  1 drivers
v0x21e8890_0 .net "AxorB2", 0 0, L_0x228b380;  1 drivers
v0x21e8930_0 .net "AxorBC", 0 0, L_0x228b840;  1 drivers
v0x21e89d0_0 .net *"_s1", 0 0, L_0x228acf0;  1 drivers
v0x21e8ab0_0 .net *"_s3", 0 0, L_0x228ae50;  1 drivers
v0x21e8b90_0 .net *"_s5", 0 0, L_0x228b110;  1 drivers
v0x21e8c70_0 .net "a", 0 0, L_0x228d1f0;  1 drivers
v0x21e8dc0_0 .net "address0", 0 0, v0x21e7130_0;  1 drivers
v0x21e8e60_0 .net "address1", 0 0, v0x21e71f0_0;  1 drivers
v0x21e8f50_0 .net "b", 0 0, L_0x228d350;  1 drivers
v0x21e9010_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21e90b0_0 .net "carryout", 0 0, L_0x228b9f0;  alias, 1 drivers
v0x21e9170_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e9230_0 .net "invert", 0 0, v0x21e72c0_0;  1 drivers
v0x21e92d0_0 .net "nandand", 0 0, L_0x228be70;  1 drivers
v0x21e9480_0 .net "newB", 0 0, L_0x228b270;  1 drivers
v0x21e9520_0 .net "noror", 0 0, L_0x228bd10;  1 drivers
v0x21e95c0_0 .net "notControl1", 0 0, L_0x228aa60;  1 drivers
v0x21e9660_0 .net "notControl2", 0 0, L_0x228ad90;  1 drivers
v0x21e9700_0 .net "subtract", 0 0, L_0x228afb0;  1 drivers
v0x21e97a0_0 .net "sum", 0 0, L_0x228cfa0;  1 drivers
v0x21e9840_0 .net "sumval", 0 0, L_0x228b4e0;  1 drivers
L_0x228acf0 .part v0x220bb50_0, 1, 1;
L_0x228ae50 .part v0x220bb50_0, 2, 1;
L_0x228b110 .part v0x220bb50_0, 0, 1;
S_0x21e6df0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21e6b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21e7050_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e7130_0 .var "address0", 0 0;
v0x21e71f0_0 .var "address1", 0 0;
v0x21e72c0_0 .var "invert", 0 0;
S_0x21e7430 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21e6b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x228c2a0/d .functor NOT 1, v0x21e7130_0, C4<0>, C4<0>, C4<0>;
L_0x228c2a0 .delay 1 (10000,10000,10000) L_0x228c2a0/d;
L_0x228c360/d .functor NOT 1, v0x21e71f0_0, C4<0>, C4<0>, C4<0>;
L_0x228c360 .delay 1 (10000,10000,10000) L_0x228c360/d;
L_0x228c4c0/d .functor AND 1, v0x21e7130_0, v0x21e71f0_0, C4<1>, C4<1>;
L_0x228c4c0 .delay 1 (20000,20000,20000) L_0x228c4c0/d;
L_0x228c650/d .functor AND 1, v0x21e7130_0, L_0x228c360, C4<1>, C4<1>;
L_0x228c650 .delay 1 (20000,20000,20000) L_0x228c650/d;
L_0x228c760/d .functor AND 1, L_0x228c2a0, v0x21e71f0_0, C4<1>, C4<1>;
L_0x228c760 .delay 1 (20000,20000,20000) L_0x228c760/d;
L_0x228c8c0/d .functor AND 1, L_0x228c2a0, L_0x228c360, C4<1>, C4<1>;
L_0x228c8c0 .delay 1 (20000,20000,20000) L_0x228c8c0/d;
L_0x228ca20/d .functor AND 1, L_0x228b4e0, L_0x228c8c0, C4<1>, C4<1>;
L_0x228ca20 .delay 1 (20000,20000,20000) L_0x228ca20/d;
L_0x228cb30/d .functor AND 1, L_0x228bd10, L_0x228c650, C4<1>, C4<1>;
L_0x228cb30 .delay 1 (20000,20000,20000) L_0x228cb30/d;
L_0x228cce0/d .functor AND 1, L_0x228be70, L_0x228c760, C4<1>, C4<1>;
L_0x228cce0 .delay 1 (20000,20000,20000) L_0x228cce0/d;
L_0x228ce40/d .functor AND 1, L_0x228c040, L_0x228c4c0, C4<1>, C4<1>;
L_0x228ce40 .delay 1 (20000,20000,20000) L_0x228ce40/d;
L_0x228cfa0/d .functor OR 1, L_0x228ca20, L_0x228cb30, L_0x228cce0, L_0x228ce40;
L_0x228cfa0 .delay 1 (40000,40000,40000) L_0x228cfa0/d;
v0x21e7710_0 .net "A0andA1", 0 0, L_0x228c4c0;  1 drivers
v0x21e77d0_0 .net "A0andnotA1", 0 0, L_0x228c650;  1 drivers
v0x21e7890_0 .net "addr0", 0 0, v0x21e7130_0;  alias, 1 drivers
v0x21e7960_0 .net "addr1", 0 0, v0x21e71f0_0;  alias, 1 drivers
v0x21e7a30_0 .net "in0", 0 0, L_0x228b4e0;  alias, 1 drivers
v0x21e7b20_0 .net "in0and", 0 0, L_0x228ca20;  1 drivers
v0x21e7bc0_0 .net "in1", 0 0, L_0x228bd10;  alias, 1 drivers
v0x21e7c60_0 .net "in1and", 0 0, L_0x228cb30;  1 drivers
v0x21e7d20_0 .net "in2", 0 0, L_0x228be70;  alias, 1 drivers
v0x21e7e70_0 .net "in2and", 0 0, L_0x228cce0;  1 drivers
v0x21e7f30_0 .net "in3", 0 0, L_0x228c040;  alias, 1 drivers
v0x21e7ff0_0 .net "in3and", 0 0, L_0x228ce40;  1 drivers
v0x21e80b0_0 .net "notA0", 0 0, L_0x228c2a0;  1 drivers
v0x21e8170_0 .net "notA0andA1", 0 0, L_0x228c760;  1 drivers
v0x21e8230_0 .net "notA0andnotA1", 0 0, L_0x228c8c0;  1 drivers
v0x21e82f0_0 .net "notA1", 0 0, L_0x228c360;  1 drivers
v0x21e83b0_0 .net "out", 0 0, L_0x228cfa0;  alias, 1 drivers
S_0x21e9960 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21e68b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x228d290/d .functor NOT 1, L_0x228d530, C4<0>, C4<0>, C4<0>;
L_0x228d290 .delay 1 (10000,10000,10000) L_0x228d290/d;
L_0x228d5d0/d .functor NOT 1, L_0x228d690, C4<0>, C4<0>, C4<0>;
L_0x228d5d0 .delay 1 (10000,10000,10000) L_0x228d5d0/d;
L_0x228d7f0/d .functor AND 1, L_0x228d950, L_0x228d290, L_0x228d5d0, C4<1>;
L_0x228d7f0 .delay 1 (30000,30000,30000) L_0x228d7f0/d;
L_0x228dab0/d .functor XOR 1, L_0x228d7f0, L_0x228fbd0, C4<0>, C4<0>;
L_0x228dab0 .delay 1 (20000,20000,20000) L_0x228dab0/d;
L_0x228dbc0/d .functor XOR 1, L_0x228fa70, L_0x228dab0, C4<0>, C4<0>;
L_0x228dbc0 .delay 1 (20000,20000,20000) L_0x228dbc0/d;
L_0x228dd20/d .functor XOR 1, L_0x228dbc0, L_0x228b9f0, C4<0>, C4<0>;
L_0x228dd20 .delay 1 (20000,20000,20000) L_0x228dd20/d;
L_0x228df10/d .functor AND 1, L_0x228fa70, L_0x228fbd0, C4<1>, C4<1>;
L_0x228df10 .delay 1 (20000,20000,20000) L_0x228df10/d;
L_0x228e0c0/d .functor AND 1, L_0x228b9f0, L_0x228dbc0, C4<1>, C4<1>;
L_0x228e0c0 .delay 1 (20000,20000,20000) L_0x228e0c0/d;
L_0x228e270/d .functor OR 1, L_0x228df10, L_0x228e0c0, C4<0>, C4<0>;
L_0x228e270 .delay 1 (20000,20000,20000) L_0x228e270/d;
L_0x228e3d0/d .functor OR 1, L_0x228fa70, L_0x228fbd0, C4<0>, C4<0>;
L_0x228e3d0 .delay 1 (20000,20000,20000) L_0x228e3d0/d;
L_0x228e590/d .functor XOR 1, v0x21ea0d0_0, L_0x228e3d0, C4<0>, C4<0>;
L_0x228e590 .delay 1 (20000,20000,20000) L_0x228e590/d;
L_0x228e6f0/d .functor XOR 1, v0x21ea0d0_0, L_0x228df10, C4<0>, C4<0>;
L_0x228e6f0 .delay 1 (20000,20000,20000) L_0x228e6f0/d;
L_0x228e8c0/d .functor XOR 1, L_0x228fa70, L_0x228fbd0, C4<0>, C4<0>;
L_0x228e8c0 .delay 1 (20000,20000,20000) L_0x228e8c0/d;
v0x21eb430_0 .net "AB", 0 0, L_0x228df10;  1 drivers
v0x21eb510_0 .net "AorB", 0 0, L_0x228e3d0;  1 drivers
v0x21eb5d0_0 .net "AxorB", 0 0, L_0x228e8c0;  1 drivers
v0x21eb6a0_0 .net "AxorB2", 0 0, L_0x228dbc0;  1 drivers
v0x21eb740_0 .net "AxorBC", 0 0, L_0x228e0c0;  1 drivers
v0x21eb7e0_0 .net *"_s1", 0 0, L_0x228d530;  1 drivers
v0x21eb8c0_0 .net *"_s3", 0 0, L_0x228d690;  1 drivers
v0x21eb9a0_0 .net *"_s5", 0 0, L_0x228d950;  1 drivers
v0x21eba80_0 .net "a", 0 0, L_0x228fa70;  1 drivers
v0x21ebbd0_0 .net "address0", 0 0, v0x21e9f40_0;  1 drivers
v0x21ebc70_0 .net "address1", 0 0, v0x21ea000_0;  1 drivers
v0x21ebd60_0 .net "b", 0 0, L_0x228fbd0;  1 drivers
v0x21ebe20_0 .net "carryin", 0 0, L_0x228b9f0;  alias, 1 drivers
v0x21ebec0_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21ebf60_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21ec000_0 .net "invert", 0 0, v0x21ea0d0_0;  1 drivers
v0x21ec0a0_0 .net "nandand", 0 0, L_0x228e6f0;  1 drivers
v0x21ec250_0 .net "newB", 0 0, L_0x228dab0;  1 drivers
v0x21ec2f0_0 .net "noror", 0 0, L_0x228e590;  1 drivers
v0x21ec390_0 .net "notControl1", 0 0, L_0x228d290;  1 drivers
v0x21ec430_0 .net "notControl2", 0 0, L_0x228d5d0;  1 drivers
v0x21ec4d0_0 .net "subtract", 0 0, L_0x228d7f0;  1 drivers
v0x21ec570_0 .net "sum", 0 0, L_0x228f820;  1 drivers
v0x21ec610_0 .net "sumval", 0 0, L_0x228dd20;  1 drivers
L_0x228d530 .part v0x220bb50_0, 1, 1;
L_0x228d690 .part v0x220bb50_0, 2, 1;
L_0x228d950 .part v0x220bb50_0, 0, 1;
S_0x21e9bf0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21e9960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21e9e60_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21e9f40_0 .var "address0", 0 0;
v0x21ea000_0 .var "address1", 0 0;
v0x21ea0d0_0 .var "invert", 0 0;
S_0x21ea240 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21e9960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x228eb20/d .functor NOT 1, v0x21e9f40_0, C4<0>, C4<0>, C4<0>;
L_0x228eb20 .delay 1 (10000,10000,10000) L_0x228eb20/d;
L_0x228ebe0/d .functor NOT 1, v0x21ea000_0, C4<0>, C4<0>, C4<0>;
L_0x228ebe0 .delay 1 (10000,10000,10000) L_0x228ebe0/d;
L_0x228ed40/d .functor AND 1, v0x21e9f40_0, v0x21ea000_0, C4<1>, C4<1>;
L_0x228ed40 .delay 1 (20000,20000,20000) L_0x228ed40/d;
L_0x228eed0/d .functor AND 1, v0x21e9f40_0, L_0x228ebe0, C4<1>, C4<1>;
L_0x228eed0 .delay 1 (20000,20000,20000) L_0x228eed0/d;
L_0x228efe0/d .functor AND 1, L_0x228eb20, v0x21ea000_0, C4<1>, C4<1>;
L_0x228efe0 .delay 1 (20000,20000,20000) L_0x228efe0/d;
L_0x228f140/d .functor AND 1, L_0x228eb20, L_0x228ebe0, C4<1>, C4<1>;
L_0x228f140 .delay 1 (20000,20000,20000) L_0x228f140/d;
L_0x228f2a0/d .functor AND 1, L_0x228dd20, L_0x228f140, C4<1>, C4<1>;
L_0x228f2a0 .delay 1 (20000,20000,20000) L_0x228f2a0/d;
L_0x228f3b0/d .functor AND 1, L_0x228e590, L_0x228eed0, C4<1>, C4<1>;
L_0x228f3b0 .delay 1 (20000,20000,20000) L_0x228f3b0/d;
L_0x228f560/d .functor AND 1, L_0x228e6f0, L_0x228efe0, C4<1>, C4<1>;
L_0x228f560 .delay 1 (20000,20000,20000) L_0x228f560/d;
L_0x228f6c0/d .functor AND 1, L_0x228e8c0, L_0x228ed40, C4<1>, C4<1>;
L_0x228f6c0 .delay 1 (20000,20000,20000) L_0x228f6c0/d;
L_0x228f820/d .functor OR 1, L_0x228f2a0, L_0x228f3b0, L_0x228f560, L_0x228f6c0;
L_0x228f820 .delay 1 (40000,40000,40000) L_0x228f820/d;
v0x21ea520_0 .net "A0andA1", 0 0, L_0x228ed40;  1 drivers
v0x21ea5e0_0 .net "A0andnotA1", 0 0, L_0x228eed0;  1 drivers
v0x21ea6a0_0 .net "addr0", 0 0, v0x21e9f40_0;  alias, 1 drivers
v0x21ea770_0 .net "addr1", 0 0, v0x21ea000_0;  alias, 1 drivers
v0x21ea840_0 .net "in0", 0 0, L_0x228dd20;  alias, 1 drivers
v0x21ea930_0 .net "in0and", 0 0, L_0x228f2a0;  1 drivers
v0x21ea9d0_0 .net "in1", 0 0, L_0x228e590;  alias, 1 drivers
v0x21eaa70_0 .net "in1and", 0 0, L_0x228f3b0;  1 drivers
v0x21eab30_0 .net "in2", 0 0, L_0x228e6f0;  alias, 1 drivers
v0x21eac80_0 .net "in2and", 0 0, L_0x228f560;  1 drivers
v0x21ead40_0 .net "in3", 0 0, L_0x228e8c0;  alias, 1 drivers
v0x21eae00_0 .net "in3and", 0 0, L_0x228f6c0;  1 drivers
v0x21eaec0_0 .net "notA0", 0 0, L_0x228eb20;  1 drivers
v0x21eaf80_0 .net "notA0andA1", 0 0, L_0x228efe0;  1 drivers
v0x21eb040_0 .net "notA0andnotA1", 0 0, L_0x228f140;  1 drivers
v0x21eb100_0 .net "notA1", 0 0, L_0x228ebe0;  1 drivers
v0x21eb1c0_0 .net "out", 0 0, L_0x228f820;  alias, 1 drivers
S_0x21ec870 .scope generate, "genblock[21]" "genblock[21]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21eca80 .param/l "i" 0 3 30, +C4<010101>;
v0x21f2740_0 .net "carryout2", 0 0, L_0x2290a70;  1 drivers
S_0x21ecb40 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21ec870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x228fb10/d .functor NOT 1, L_0x228d490, C4<0>, C4<0>, C4<0>;
L_0x228fb10 .delay 1 (10000,10000,10000) L_0x228fb10/d;
L_0x228fe10/d .functor NOT 1, L_0x228fed0, C4<0>, C4<0>, C4<0>;
L_0x228fe10 .delay 1 (10000,10000,10000) L_0x228fe10/d;
L_0x2290030/d .functor AND 1, L_0x2290190, L_0x228fb10, L_0x228fe10, C4<1>;
L_0x2290030 .delay 1 (30000,30000,30000) L_0x2290030/d;
L_0x22902f0/d .functor XOR 1, L_0x2290030, L_0x22923d0, C4<0>, C4<0>;
L_0x22902f0 .delay 1 (20000,20000,20000) L_0x22902f0/d;
L_0x2290400/d .functor XOR 1, L_0x2292270, L_0x22902f0, C4<0>, C4<0>;
L_0x2290400 .delay 1 (20000,20000,20000) L_0x2290400/d;
L_0x2290560/d .functor XOR 1, L_0x2290400, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x2290560 .delay 1 (20000,20000,20000) L_0x2290560/d;
L_0x2290710/d .functor AND 1, L_0x2292270, L_0x22923d0, C4<1>, C4<1>;
L_0x2290710 .delay 1 (20000,20000,20000) L_0x2290710/d;
L_0x22908c0/d .functor AND 1, RS_0x7feee67855b8, L_0x2290400, C4<1>, C4<1>;
L_0x22908c0 .delay 1 (20000,20000,20000) L_0x22908c0/d;
L_0x2290a70/d .functor OR 1, L_0x2290710, L_0x22908c0, C4<0>, C4<0>;
L_0x2290a70 .delay 1 (20000,20000,20000) L_0x2290a70/d;
L_0x2290bd0/d .functor OR 1, L_0x2292270, L_0x22923d0, C4<0>, C4<0>;
L_0x2290bd0 .delay 1 (20000,20000,20000) L_0x2290bd0/d;
L_0x2290d90/d .functor XOR 1, v0x21ed280_0, L_0x2290bd0, C4<0>, C4<0>;
L_0x2290d90 .delay 1 (20000,20000,20000) L_0x2290d90/d;
L_0x2290ef0/d .functor XOR 1, v0x21ed280_0, L_0x2290710, C4<0>, C4<0>;
L_0x2290ef0 .delay 1 (20000,20000,20000) L_0x2290ef0/d;
L_0x22910c0/d .functor XOR 1, L_0x2292270, L_0x22923d0, C4<0>, C4<0>;
L_0x22910c0 .delay 1 (20000,20000,20000) L_0x22910c0/d;
v0x21ee580_0 .net "AB", 0 0, L_0x2290710;  1 drivers
v0x21ee660_0 .net "AorB", 0 0, L_0x2290bd0;  1 drivers
v0x21ee720_0 .net "AxorB", 0 0, L_0x22910c0;  1 drivers
v0x21ee820_0 .net "AxorB2", 0 0, L_0x2290400;  1 drivers
v0x21ee8c0_0 .net "AxorBC", 0 0, L_0x22908c0;  1 drivers
v0x21ee9b0_0 .net *"_s1", 0 0, L_0x228d490;  1 drivers
v0x21eea90_0 .net *"_s3", 0 0, L_0x228fed0;  1 drivers
v0x21eeb70_0 .net *"_s5", 0 0, L_0x2290190;  1 drivers
v0x21eec50_0 .net "a", 0 0, L_0x2292270;  1 drivers
v0x21eeda0_0 .net "address0", 0 0, v0x21ed0f0_0;  1 drivers
v0x21eee40_0 .net "address1", 0 0, v0x21ed1b0_0;  1 drivers
v0x21eef30_0 .net "b", 0 0, L_0x22923d0;  1 drivers
v0x21eeff0_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21ef090_0 .net "carryout", 0 0, L_0x2290a70;  alias, 1 drivers
v0x21ef150_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21ef210_0 .net "invert", 0 0, v0x21ed280_0;  1 drivers
v0x21ef2b0_0 .net "nandand", 0 0, L_0x2290ef0;  1 drivers
v0x21ef460_0 .net "newB", 0 0, L_0x22902f0;  1 drivers
v0x21ef500_0 .net "noror", 0 0, L_0x2290d90;  1 drivers
v0x21ef5a0_0 .net "notControl1", 0 0, L_0x228fb10;  1 drivers
v0x21ef640_0 .net "notControl2", 0 0, L_0x228fe10;  1 drivers
v0x21ef6e0_0 .net "subtract", 0 0, L_0x2290030;  1 drivers
v0x21ef780_0 .net "sum", 0 0, L_0x2292020;  1 drivers
v0x21ef820_0 .net "sumval", 0 0, L_0x2290560;  1 drivers
L_0x228d490 .part v0x220bb50_0, 1, 1;
L_0x228fed0 .part v0x220bb50_0, 2, 1;
L_0x2290190 .part v0x220bb50_0, 0, 1;
S_0x21ecdb0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21ecb40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21ed010_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21ed0f0_0 .var "address0", 0 0;
v0x21ed1b0_0 .var "address1", 0 0;
v0x21ed280_0 .var "invert", 0 0;
S_0x21ed3f0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21ecb40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2291320/d .functor NOT 1, v0x21ed0f0_0, C4<0>, C4<0>, C4<0>;
L_0x2291320 .delay 1 (10000,10000,10000) L_0x2291320/d;
L_0x22913e0/d .functor NOT 1, v0x21ed1b0_0, C4<0>, C4<0>, C4<0>;
L_0x22913e0 .delay 1 (10000,10000,10000) L_0x22913e0/d;
L_0x2291540/d .functor AND 1, v0x21ed0f0_0, v0x21ed1b0_0, C4<1>, C4<1>;
L_0x2291540 .delay 1 (20000,20000,20000) L_0x2291540/d;
L_0x22916d0/d .functor AND 1, v0x21ed0f0_0, L_0x22913e0, C4<1>, C4<1>;
L_0x22916d0 .delay 1 (20000,20000,20000) L_0x22916d0/d;
L_0x22917e0/d .functor AND 1, L_0x2291320, v0x21ed1b0_0, C4<1>, C4<1>;
L_0x22917e0 .delay 1 (20000,20000,20000) L_0x22917e0/d;
L_0x2291940/d .functor AND 1, L_0x2291320, L_0x22913e0, C4<1>, C4<1>;
L_0x2291940 .delay 1 (20000,20000,20000) L_0x2291940/d;
L_0x2291aa0/d .functor AND 1, L_0x2290560, L_0x2291940, C4<1>, C4<1>;
L_0x2291aa0 .delay 1 (20000,20000,20000) L_0x2291aa0/d;
L_0x2291bb0/d .functor AND 1, L_0x2290d90, L_0x22916d0, C4<1>, C4<1>;
L_0x2291bb0 .delay 1 (20000,20000,20000) L_0x2291bb0/d;
L_0x2291d60/d .functor AND 1, L_0x2290ef0, L_0x22917e0, C4<1>, C4<1>;
L_0x2291d60 .delay 1 (20000,20000,20000) L_0x2291d60/d;
L_0x2291ec0/d .functor AND 1, L_0x22910c0, L_0x2291540, C4<1>, C4<1>;
L_0x2291ec0 .delay 1 (20000,20000,20000) L_0x2291ec0/d;
L_0x2292020/d .functor OR 1, L_0x2291aa0, L_0x2291bb0, L_0x2291d60, L_0x2291ec0;
L_0x2292020 .delay 1 (40000,40000,40000) L_0x2292020/d;
v0x21ed6d0_0 .net "A0andA1", 0 0, L_0x2291540;  1 drivers
v0x21ed790_0 .net "A0andnotA1", 0 0, L_0x22916d0;  1 drivers
v0x21ed850_0 .net "addr0", 0 0, v0x21ed0f0_0;  alias, 1 drivers
v0x21ed920_0 .net "addr1", 0 0, v0x21ed1b0_0;  alias, 1 drivers
v0x21ed9f0_0 .net "in0", 0 0, L_0x2290560;  alias, 1 drivers
v0x21edae0_0 .net "in0and", 0 0, L_0x2291aa0;  1 drivers
v0x21edb80_0 .net "in1", 0 0, L_0x2290d90;  alias, 1 drivers
v0x21edc20_0 .net "in1and", 0 0, L_0x2291bb0;  1 drivers
v0x21edce0_0 .net "in2", 0 0, L_0x2290ef0;  alias, 1 drivers
v0x21ede30_0 .net "in2and", 0 0, L_0x2291d60;  1 drivers
v0x21edef0_0 .net "in3", 0 0, L_0x22910c0;  alias, 1 drivers
v0x21edfb0_0 .net "in3and", 0 0, L_0x2291ec0;  1 drivers
v0x21ee050_0 .net "notA0", 0 0, L_0x2291320;  1 drivers
v0x21ee0f0_0 .net "notA0andA1", 0 0, L_0x22917e0;  1 drivers
v0x21ee190_0 .net "notA0andnotA1", 0 0, L_0x2291940;  1 drivers
v0x21ee250_0 .net "notA1", 0 0, L_0x22913e0;  1 drivers
v0x21ee310_0 .net "out", 0 0, L_0x2292020;  alias, 1 drivers
S_0x21ef940 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21ec870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2292310/d .functor NOT 1, L_0x228fd10, C4<0>, C4<0>, C4<0>;
L_0x2292310 .delay 1 (10000,10000,10000) L_0x2292310/d;
L_0x21eed10/d .functor NOT 1, L_0x220c5f0, C4<0>, C4<0>, C4<0>;
L_0x21eed10 .delay 1 (10000,10000,10000) L_0x21eed10/d;
L_0x21e2d70/d .functor AND 1, L_0x220c7a0, L_0x2292310, L_0x21eed10, C4<1>;
L_0x21e2d70 .delay 1 (30000,30000,30000) L_0x21e2d70/d;
L_0x220c900/d .functor XOR 1, L_0x21e2d70, L_0x2295600, C4<0>, C4<0>;
L_0x220c900 .delay 1 (20000,20000,20000) L_0x220c900/d;
L_0x220ca10/d .functor XOR 1, L_0x22954a0, L_0x220c900, C4<0>, C4<0>;
L_0x220ca10 .delay 1 (20000,20000,20000) L_0x220ca10/d;
L_0x220cb70/d .functor XOR 1, L_0x220ca10, L_0x2290a70, C4<0>, C4<0>;
L_0x220cb70 .delay 1 (20000,20000,20000) L_0x220cb70/d;
L_0x2293630/d .functor AND 1, L_0x22954a0, L_0x2295600, C4<1>, C4<1>;
L_0x2293630 .delay 1 (20000,20000,20000) L_0x2293630/d;
L_0x22936f0/d .functor AND 1, L_0x2290a70, L_0x220ca10, C4<1>, C4<1>;
L_0x22936f0 .delay 1 (20000,20000,20000) L_0x22936f0/d;
L_0x22938a0/d .functor OR 1, L_0x2293630, L_0x22936f0, C4<0>, C4<0>;
L_0x22938a0 .delay 1 (20000,20000,20000) L_0x22938a0/d;
L_0x225dd10/d .functor OR 1, L_0x22954a0, L_0x2295600, C4<0>, C4<0>;
L_0x225dd10 .delay 1 (20000,20000,20000) L_0x225dd10/d;
L_0x225ded0/d .functor XOR 1, v0x21f00b0_0, L_0x225dd10, C4<0>, C4<0>;
L_0x225ded0 .delay 1 (20000,20000,20000) L_0x225ded0/d;
L_0x2294120/d .functor XOR 1, v0x21f00b0_0, L_0x2293630, C4<0>, C4<0>;
L_0x2294120 .delay 1 (20000,20000,20000) L_0x2294120/d;
L_0x22942f0/d .functor XOR 1, L_0x22954a0, L_0x2295600, C4<0>, C4<0>;
L_0x22942f0 .delay 1 (20000,20000,20000) L_0x22942f0/d;
v0x21f1410_0 .net "AB", 0 0, L_0x2293630;  1 drivers
v0x21f14f0_0 .net "AorB", 0 0, L_0x225dd10;  1 drivers
v0x21f15b0_0 .net "AxorB", 0 0, L_0x22942f0;  1 drivers
v0x21f1680_0 .net "AxorB2", 0 0, L_0x220ca10;  1 drivers
v0x21f1720_0 .net "AxorBC", 0 0, L_0x22936f0;  1 drivers
v0x21f17c0_0 .net *"_s1", 0 0, L_0x228fd10;  1 drivers
v0x21f18a0_0 .net *"_s3", 0 0, L_0x220c5f0;  1 drivers
v0x21f1980_0 .net *"_s5", 0 0, L_0x220c7a0;  1 drivers
v0x21f1a60_0 .net "a", 0 0, L_0x22954a0;  1 drivers
v0x21f1bb0_0 .net "address0", 0 0, v0x21eff20_0;  1 drivers
v0x21f1c50_0 .net "address1", 0 0, v0x21effe0_0;  1 drivers
v0x21f1d40_0 .net "b", 0 0, L_0x2295600;  1 drivers
v0x21f1e00_0 .net "carryin", 0 0, L_0x2290a70;  alias, 1 drivers
v0x21f1ea0_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21f1f40_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21f1fe0_0 .net "invert", 0 0, v0x21f00b0_0;  1 drivers
v0x21f2080_0 .net "nandand", 0 0, L_0x2294120;  1 drivers
v0x21f2230_0 .net "newB", 0 0, L_0x220c900;  1 drivers
v0x21f22d0_0 .net "noror", 0 0, L_0x225ded0;  1 drivers
v0x21f2370_0 .net "notControl1", 0 0, L_0x2292310;  1 drivers
v0x21f2410_0 .net "notControl2", 0 0, L_0x21eed10;  1 drivers
v0x21f24b0_0 .net "subtract", 0 0, L_0x21e2d70;  1 drivers
v0x21f2550_0 .net "sum", 0 0, L_0x2295210;  1 drivers
v0x21f25f0_0 .net "sumval", 0 0, L_0x220cb70;  1 drivers
L_0x228fd10 .part v0x220bb50_0, 1, 1;
L_0x220c5f0 .part v0x220bb50_0, 2, 1;
L_0x220c7a0 .part v0x220bb50_0, 0, 1;
S_0x21efbd0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21ef940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21efe40_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21eff20_0 .var "address0", 0 0;
v0x21effe0_0 .var "address1", 0 0;
v0x21f00b0_0 .var "invert", 0 0;
S_0x21f0220 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21ef940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2294550/d .functor NOT 1, v0x21eff20_0, C4<0>, C4<0>, C4<0>;
L_0x2294550 .delay 1 (10000,10000,10000) L_0x2294550/d;
L_0x22946b0/d .functor NOT 1, v0x21effe0_0, C4<0>, C4<0>, C4<0>;
L_0x22946b0 .delay 1 (10000,10000,10000) L_0x22946b0/d;
L_0x2294720/d .functor AND 1, v0x21eff20_0, v0x21effe0_0, C4<1>, C4<1>;
L_0x2294720 .delay 1 (20000,20000,20000) L_0x2294720/d;
L_0x22948b0/d .functor AND 1, v0x21eff20_0, L_0x22946b0, C4<1>, C4<1>;
L_0x22948b0 .delay 1 (20000,20000,20000) L_0x22948b0/d;
L_0x2294970/d .functor AND 1, L_0x2294550, v0x21effe0_0, C4<1>, C4<1>;
L_0x2294970 .delay 1 (20000,20000,20000) L_0x2294970/d;
L_0x2294ad0/d .functor AND 1, L_0x2294550, L_0x22946b0, C4<1>, C4<1>;
L_0x2294ad0 .delay 1 (20000,20000,20000) L_0x2294ad0/d;
L_0x2294c30/d .functor AND 1, L_0x220cb70, L_0x2294ad0, C4<1>, C4<1>;
L_0x2294c30 .delay 1 (20000,20000,20000) L_0x2294c30/d;
L_0x2294d40/d .functor AND 1, L_0x225ded0, L_0x22948b0, C4<1>, C4<1>;
L_0x2294d40 .delay 1 (20000,20000,20000) L_0x2294d40/d;
L_0x2294ef0/d .functor AND 1, L_0x2294120, L_0x2294970, C4<1>, C4<1>;
L_0x2294ef0 .delay 1 (20000,20000,20000) L_0x2294ef0/d;
L_0x2295050/d .functor AND 1, L_0x22942f0, L_0x2294720, C4<1>, C4<1>;
L_0x2295050 .delay 1 (20000,20000,20000) L_0x2295050/d;
L_0x2295210/d .functor OR 1, L_0x2294c30, L_0x2294d40, L_0x2294ef0, L_0x2295050;
L_0x2295210 .delay 1 (40000,40000,40000) L_0x2295210/d;
v0x21f0500_0 .net "A0andA1", 0 0, L_0x2294720;  1 drivers
v0x21f05c0_0 .net "A0andnotA1", 0 0, L_0x22948b0;  1 drivers
v0x21f0680_0 .net "addr0", 0 0, v0x21eff20_0;  alias, 1 drivers
v0x21f0750_0 .net "addr1", 0 0, v0x21effe0_0;  alias, 1 drivers
v0x21f0820_0 .net "in0", 0 0, L_0x220cb70;  alias, 1 drivers
v0x21f0910_0 .net "in0and", 0 0, L_0x2294c30;  1 drivers
v0x21f09b0_0 .net "in1", 0 0, L_0x225ded0;  alias, 1 drivers
v0x21f0a50_0 .net "in1and", 0 0, L_0x2294d40;  1 drivers
v0x21f0b10_0 .net "in2", 0 0, L_0x2294120;  alias, 1 drivers
v0x21f0c60_0 .net "in2and", 0 0, L_0x2294ef0;  1 drivers
v0x21f0d20_0 .net "in3", 0 0, L_0x22942f0;  alias, 1 drivers
v0x21f0de0_0 .net "in3and", 0 0, L_0x2295050;  1 drivers
v0x21f0ea0_0 .net "notA0", 0 0, L_0x2294550;  1 drivers
v0x21f0f60_0 .net "notA0andA1", 0 0, L_0x2294970;  1 drivers
v0x21f1020_0 .net "notA0andnotA1", 0 0, L_0x2294ad0;  1 drivers
v0x21f10e0_0 .net "notA1", 0 0, L_0x22946b0;  1 drivers
v0x21f11a0_0 .net "out", 0 0, L_0x2295210;  alias, 1 drivers
S_0x21f2850 .scope generate, "genblock[23]" "genblock[23]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21f2a60 .param/l "i" 0 3 30, +C4<010111>;
v0x21f8700_0 .net "carryout2", 0 0, L_0x22964c0;  1 drivers
S_0x21f2b20 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21f2850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2295540/d .functor NOT 1, L_0x22924c0, C4<0>, C4<0>, C4<0>;
L_0x2295540 .delay 1 (10000,10000,10000) L_0x2295540/d;
L_0x2295860/d .functor NOT 1, L_0x2295920, C4<0>, C4<0>, C4<0>;
L_0x2295860 .delay 1 (10000,10000,10000) L_0x2295860/d;
L_0x2295a80/d .functor AND 1, L_0x2295be0, L_0x2295540, L_0x2295860, C4<1>;
L_0x2295a80 .delay 1 (30000,30000,30000) L_0x2295a80/d;
L_0x2295d40/d .functor XOR 1, L_0x2295a80, L_0x2297e70, C4<0>, C4<0>;
L_0x2295d40 .delay 1 (20000,20000,20000) L_0x2295d40/d;
L_0x2295e50/d .functor XOR 1, L_0x2297d10, L_0x2295d40, C4<0>, C4<0>;
L_0x2295e50 .delay 1 (20000,20000,20000) L_0x2295e50/d;
L_0x2295fb0/d .functor XOR 1, L_0x2295e50, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x2295fb0 .delay 1 (20000,20000,20000) L_0x2295fb0/d;
L_0x2296160/d .functor AND 1, L_0x2297d10, L_0x2297e70, C4<1>, C4<1>;
L_0x2296160 .delay 1 (20000,20000,20000) L_0x2296160/d;
L_0x2296310/d .functor AND 1, RS_0x7feee67855b8, L_0x2295e50, C4<1>, C4<1>;
L_0x2296310 .delay 1 (20000,20000,20000) L_0x2296310/d;
L_0x22964c0/d .functor OR 1, L_0x2296160, L_0x2296310, C4<0>, C4<0>;
L_0x22964c0 .delay 1 (20000,20000,20000) L_0x22964c0/d;
L_0x2296620/d .functor OR 1, L_0x2297d10, L_0x2297e70, C4<0>, C4<0>;
L_0x2296620 .delay 1 (20000,20000,20000) L_0x2296620/d;
L_0x22967e0/d .functor XOR 1, v0x21f3260_0, L_0x2296620, C4<0>, C4<0>;
L_0x22967e0 .delay 1 (20000,20000,20000) L_0x22967e0/d;
L_0x2296940/d .functor XOR 1, v0x21f3260_0, L_0x2296160, C4<0>, C4<0>;
L_0x2296940 .delay 1 (20000,20000,20000) L_0x2296940/d;
L_0x2296b10/d .functor XOR 1, L_0x2297d10, L_0x2297e70, C4<0>, C4<0>;
L_0x2296b10 .delay 1 (20000,20000,20000) L_0x2296b10/d;
v0x21f45c0_0 .net "AB", 0 0, L_0x2296160;  1 drivers
v0x21f46a0_0 .net "AorB", 0 0, L_0x2296620;  1 drivers
v0x21f4760_0 .net "AxorB", 0 0, L_0x2296b10;  1 drivers
v0x21f4830_0 .net "AxorB2", 0 0, L_0x2295e50;  1 drivers
v0x21f48d0_0 .net "AxorBC", 0 0, L_0x2296310;  1 drivers
v0x21f4970_0 .net *"_s1", 0 0, L_0x22924c0;  1 drivers
v0x21f4a50_0 .net *"_s3", 0 0, L_0x2295920;  1 drivers
v0x21f4b30_0 .net *"_s5", 0 0, L_0x2295be0;  1 drivers
v0x21f4c10_0 .net "a", 0 0, L_0x2297d10;  1 drivers
v0x21f4d60_0 .net "address0", 0 0, v0x21f30d0_0;  1 drivers
v0x21f4e00_0 .net "address1", 0 0, v0x21f3190_0;  1 drivers
v0x21f4ef0_0 .net "b", 0 0, L_0x2297e70;  1 drivers
v0x21f4fb0_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21f5050_0 .net "carryout", 0 0, L_0x22964c0;  alias, 1 drivers
v0x21f5110_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21f51d0_0 .net "invert", 0 0, v0x21f3260_0;  1 drivers
v0x21f5270_0 .net "nandand", 0 0, L_0x2296940;  1 drivers
v0x21f5420_0 .net "newB", 0 0, L_0x2295d40;  1 drivers
v0x21f54c0_0 .net "noror", 0 0, L_0x22967e0;  1 drivers
v0x21f5560_0 .net "notControl1", 0 0, L_0x2295540;  1 drivers
v0x21f5600_0 .net "notControl2", 0 0, L_0x2295860;  1 drivers
v0x21f56a0_0 .net "subtract", 0 0, L_0x2295a80;  1 drivers
v0x21f5740_0 .net "sum", 0 0, L_0x2297a80;  1 drivers
v0x21f57e0_0 .net "sumval", 0 0, L_0x2295fb0;  1 drivers
L_0x22924c0 .part v0x220bb50_0, 1, 1;
L_0x2295920 .part v0x220bb50_0, 2, 1;
L_0x2295be0 .part v0x220bb50_0, 0, 1;
S_0x21f2d90 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21f2b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21f2ff0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21f30d0_0 .var "address0", 0 0;
v0x21f3190_0 .var "address1", 0 0;
v0x21f3260_0 .var "invert", 0 0;
S_0x21f33d0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21f2b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2296d70/d .functor NOT 1, v0x21f30d0_0, C4<0>, C4<0>, C4<0>;
L_0x2296d70 .delay 1 (10000,10000,10000) L_0x2296d70/d;
L_0x2296de0/d .functor NOT 1, v0x21f3190_0, C4<0>, C4<0>, C4<0>;
L_0x2296de0 .delay 1 (10000,10000,10000) L_0x2296de0/d;
L_0x2296f40/d .functor AND 1, v0x21f30d0_0, v0x21f3190_0, C4<1>, C4<1>;
L_0x2296f40 .delay 1 (20000,20000,20000) L_0x2296f40/d;
L_0x22970d0/d .functor AND 1, v0x21f30d0_0, L_0x2296de0, C4<1>, C4<1>;
L_0x22970d0 .delay 1 (20000,20000,20000) L_0x22970d0/d;
L_0x22971e0/d .functor AND 1, L_0x2296d70, v0x21f3190_0, C4<1>, C4<1>;
L_0x22971e0 .delay 1 (20000,20000,20000) L_0x22971e0/d;
L_0x2297340/d .functor AND 1, L_0x2296d70, L_0x2296de0, C4<1>, C4<1>;
L_0x2297340 .delay 1 (20000,20000,20000) L_0x2297340/d;
L_0x22974a0/d .functor AND 1, L_0x2295fb0, L_0x2297340, C4<1>, C4<1>;
L_0x22974a0 .delay 1 (20000,20000,20000) L_0x22974a0/d;
L_0x22975b0/d .functor AND 1, L_0x22967e0, L_0x22970d0, C4<1>, C4<1>;
L_0x22975b0 .delay 1 (20000,20000,20000) L_0x22975b0/d;
L_0x2297760/d .functor AND 1, L_0x2296940, L_0x22971e0, C4<1>, C4<1>;
L_0x2297760 .delay 1 (20000,20000,20000) L_0x2297760/d;
L_0x22978c0/d .functor AND 1, L_0x2296b10, L_0x2296f40, C4<1>, C4<1>;
L_0x22978c0 .delay 1 (20000,20000,20000) L_0x22978c0/d;
L_0x2297a80/d .functor OR 1, L_0x22974a0, L_0x22975b0, L_0x2297760, L_0x22978c0;
L_0x2297a80 .delay 1 (40000,40000,40000) L_0x2297a80/d;
v0x21f36b0_0 .net "A0andA1", 0 0, L_0x2296f40;  1 drivers
v0x21f3770_0 .net "A0andnotA1", 0 0, L_0x22970d0;  1 drivers
v0x21f3830_0 .net "addr0", 0 0, v0x21f30d0_0;  alias, 1 drivers
v0x21f3900_0 .net "addr1", 0 0, v0x21f3190_0;  alias, 1 drivers
v0x21f39d0_0 .net "in0", 0 0, L_0x2295fb0;  alias, 1 drivers
v0x21f3ac0_0 .net "in0and", 0 0, L_0x22974a0;  1 drivers
v0x21f3b60_0 .net "in1", 0 0, L_0x22967e0;  alias, 1 drivers
v0x21f3c00_0 .net "in1and", 0 0, L_0x22975b0;  1 drivers
v0x21f3cc0_0 .net "in2", 0 0, L_0x2296940;  alias, 1 drivers
v0x21f3e10_0 .net "in2and", 0 0, L_0x2297760;  1 drivers
v0x21f3ed0_0 .net "in3", 0 0, L_0x2296b10;  alias, 1 drivers
v0x21f3f90_0 .net "in3and", 0 0, L_0x22978c0;  1 drivers
v0x21f4050_0 .net "notA0", 0 0, L_0x2296d70;  1 drivers
v0x21f4110_0 .net "notA0andA1", 0 0, L_0x22971e0;  1 drivers
v0x21f41d0_0 .net "notA0andnotA1", 0 0, L_0x2297340;  1 drivers
v0x21f4290_0 .net "notA1", 0 0, L_0x2296de0;  1 drivers
v0x21f4350_0 .net "out", 0 0, L_0x2297a80;  alias, 1 drivers
S_0x21f5900 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21f2850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2297db0/d .functor NOT 1, L_0x22956f0, C4<0>, C4<0>, C4<0>;
L_0x2297db0 .delay 1 (10000,10000,10000) L_0x2297db0/d;
L_0x22980e0/d .functor NOT 1, L_0x22981a0, C4<0>, C4<0>, C4<0>;
L_0x22980e0 .delay 1 (10000,10000,10000) L_0x22980e0/d;
L_0x2298300/d .functor AND 1, L_0x2298460, L_0x2297db0, L_0x22980e0, C4<1>;
L_0x2298300 .delay 1 (30000,30000,30000) L_0x2298300/d;
L_0x22985c0/d .functor XOR 1, L_0x2298300, L_0x229a660, C4<0>, C4<0>;
L_0x22985c0 .delay 1 (20000,20000,20000) L_0x22985c0/d;
L_0x22986d0/d .functor XOR 1, L_0x229a500, L_0x22985c0, C4<0>, C4<0>;
L_0x22986d0 .delay 1 (20000,20000,20000) L_0x22986d0/d;
L_0x2298830/d .functor XOR 1, L_0x22986d0, L_0x22964c0, C4<0>, C4<0>;
L_0x2298830 .delay 1 (20000,20000,20000) L_0x2298830/d;
L_0x2298a20/d .functor AND 1, L_0x229a500, L_0x229a660, C4<1>, C4<1>;
L_0x2298a20 .delay 1 (20000,20000,20000) L_0x2298a20/d;
L_0x2298bd0/d .functor AND 1, L_0x22964c0, L_0x22986d0, C4<1>, C4<1>;
L_0x2298bd0 .delay 1 (20000,20000,20000) L_0x2298bd0/d;
L_0x2298d30/d .functor OR 1, L_0x2298a20, L_0x2298bd0, C4<0>, C4<0>;
L_0x2298d30 .delay 1 (20000,20000,20000) L_0x2298d30/d;
L_0x2298e90/d .functor OR 1, L_0x229a500, L_0x229a660, C4<0>, C4<0>;
L_0x2298e90 .delay 1 (20000,20000,20000) L_0x2298e90/d;
L_0x2298ff0/d .functor XOR 1, v0x21f6070_0, L_0x2298e90, C4<0>, C4<0>;
L_0x2298ff0 .delay 1 (20000,20000,20000) L_0x2298ff0/d;
L_0x22991a0/d .functor XOR 1, v0x21f6070_0, L_0x2298a20, C4<0>, C4<0>;
L_0x22991a0 .delay 1 (20000,20000,20000) L_0x22991a0/d;
L_0x2299370/d .functor XOR 1, L_0x229a500, L_0x229a660, C4<0>, C4<0>;
L_0x2299370 .delay 1 (20000,20000,20000) L_0x2299370/d;
v0x21f73d0_0 .net "AB", 0 0, L_0x2298a20;  1 drivers
v0x21f74b0_0 .net "AorB", 0 0, L_0x2298e90;  1 drivers
v0x21f7570_0 .net "AxorB", 0 0, L_0x2299370;  1 drivers
v0x21f7640_0 .net "AxorB2", 0 0, L_0x22986d0;  1 drivers
v0x21f76e0_0 .net "AxorBC", 0 0, L_0x2298bd0;  1 drivers
v0x21f7780_0 .net *"_s1", 0 0, L_0x22956f0;  1 drivers
v0x21f7860_0 .net *"_s3", 0 0, L_0x22981a0;  1 drivers
v0x21f7940_0 .net *"_s5", 0 0, L_0x2298460;  1 drivers
v0x21f7a20_0 .net "a", 0 0, L_0x229a500;  1 drivers
v0x21f7b70_0 .net "address0", 0 0, v0x21f5ee0_0;  1 drivers
v0x21f7c10_0 .net "address1", 0 0, v0x21f5fa0_0;  1 drivers
v0x21f7d00_0 .net "b", 0 0, L_0x229a660;  1 drivers
v0x21f7dc0_0 .net "carryin", 0 0, L_0x22964c0;  alias, 1 drivers
v0x21f7e60_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21f7f00_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21f7fa0_0 .net "invert", 0 0, v0x21f6070_0;  1 drivers
v0x21f8040_0 .net "nandand", 0 0, L_0x22991a0;  1 drivers
v0x21f81f0_0 .net "newB", 0 0, L_0x22985c0;  1 drivers
v0x21f8290_0 .net "noror", 0 0, L_0x2298ff0;  1 drivers
v0x21f8330_0 .net "notControl1", 0 0, L_0x2297db0;  1 drivers
v0x21f83d0_0 .net "notControl2", 0 0, L_0x22980e0;  1 drivers
v0x21f8470_0 .net "subtract", 0 0, L_0x2298300;  1 drivers
v0x21f8510_0 .net "sum", 0 0, L_0x229a270;  1 drivers
v0x21f85b0_0 .net "sumval", 0 0, L_0x2298830;  1 drivers
L_0x22956f0 .part v0x220bb50_0, 1, 1;
L_0x22981a0 .part v0x220bb50_0, 2, 1;
L_0x2298460 .part v0x220bb50_0, 0, 1;
S_0x21f5b90 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21f5900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21f5e00_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21f5ee0_0 .var "address0", 0 0;
v0x21f5fa0_0 .var "address1", 0 0;
v0x21f6070_0 .var "invert", 0 0;
S_0x21f61e0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21f5900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x21f4cb0/d .functor NOT 1, v0x21f5ee0_0, C4<0>, C4<0>, C4<0>;
L_0x21f4cb0 .delay 1 (10000,10000,10000) L_0x21f4cb0/d;
L_0x22995d0/d .functor NOT 1, v0x21f5fa0_0, C4<0>, C4<0>, C4<0>;
L_0x22995d0 .delay 1 (10000,10000,10000) L_0x22995d0/d;
L_0x2299730/d .functor AND 1, v0x21f5ee0_0, v0x21f5fa0_0, C4<1>, C4<1>;
L_0x2299730 .delay 1 (20000,20000,20000) L_0x2299730/d;
L_0x22998c0/d .functor AND 1, v0x21f5ee0_0, L_0x22995d0, C4<1>, C4<1>;
L_0x22998c0 .delay 1 (20000,20000,20000) L_0x22998c0/d;
L_0x22999d0/d .functor AND 1, L_0x21f4cb0, v0x21f5fa0_0, C4<1>, C4<1>;
L_0x22999d0 .delay 1 (20000,20000,20000) L_0x22999d0/d;
L_0x2299b30/d .functor AND 1, L_0x21f4cb0, L_0x22995d0, C4<1>, C4<1>;
L_0x2299b30 .delay 1 (20000,20000,20000) L_0x2299b30/d;
L_0x2299c90/d .functor AND 1, L_0x2298830, L_0x2299b30, C4<1>, C4<1>;
L_0x2299c90 .delay 1 (20000,20000,20000) L_0x2299c90/d;
L_0x2299da0/d .functor AND 1, L_0x2298ff0, L_0x22998c0, C4<1>, C4<1>;
L_0x2299da0 .delay 1 (20000,20000,20000) L_0x2299da0/d;
L_0x2299f50/d .functor AND 1, L_0x22991a0, L_0x22999d0, C4<1>, C4<1>;
L_0x2299f50 .delay 1 (20000,20000,20000) L_0x2299f50/d;
L_0x229a0b0/d .functor AND 1, L_0x2299370, L_0x2299730, C4<1>, C4<1>;
L_0x229a0b0 .delay 1 (20000,20000,20000) L_0x229a0b0/d;
L_0x229a270/d .functor OR 1, L_0x2299c90, L_0x2299da0, L_0x2299f50, L_0x229a0b0;
L_0x229a270 .delay 1 (40000,40000,40000) L_0x229a270/d;
v0x21f64c0_0 .net "A0andA1", 0 0, L_0x2299730;  1 drivers
v0x21f6580_0 .net "A0andnotA1", 0 0, L_0x22998c0;  1 drivers
v0x21f6640_0 .net "addr0", 0 0, v0x21f5ee0_0;  alias, 1 drivers
v0x21f6710_0 .net "addr1", 0 0, v0x21f5fa0_0;  alias, 1 drivers
v0x21f67e0_0 .net "in0", 0 0, L_0x2298830;  alias, 1 drivers
v0x21f68d0_0 .net "in0and", 0 0, L_0x2299c90;  1 drivers
v0x21f6970_0 .net "in1", 0 0, L_0x2298ff0;  alias, 1 drivers
v0x21f6a10_0 .net "in1and", 0 0, L_0x2299da0;  1 drivers
v0x21f6ad0_0 .net "in2", 0 0, L_0x22991a0;  alias, 1 drivers
v0x21f6c20_0 .net "in2and", 0 0, L_0x2299f50;  1 drivers
v0x21f6ce0_0 .net "in3", 0 0, L_0x2299370;  alias, 1 drivers
v0x21f6da0_0 .net "in3and", 0 0, L_0x229a0b0;  1 drivers
v0x21f6e60_0 .net "notA0", 0 0, L_0x21f4cb0;  1 drivers
v0x21f6f20_0 .net "notA0andA1", 0 0, L_0x22999d0;  1 drivers
v0x21f6fe0_0 .net "notA0andnotA1", 0 0, L_0x2299b30;  1 drivers
v0x21f70a0_0 .net "notA1", 0 0, L_0x22995d0;  1 drivers
v0x21f7160_0 .net "out", 0 0, L_0x229a270;  alias, 1 drivers
S_0x21f8810 .scope generate, "genblock[25]" "genblock[25]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21f8a20 .param/l "i" 0 3 30, +C4<011001>;
v0x21fe6c0_0 .net "carryout2", 0 0, L_0x229b540;  1 drivers
S_0x21f8ae0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21f8810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x229a5a0/d .functor NOT 1, L_0x2297f60, C4<0>, C4<0>, C4<0>;
L_0x229a5a0 .delay 1 (10000,10000,10000) L_0x229a5a0/d;
L_0x229a8e0/d .functor NOT 1, L_0x229a9a0, C4<0>, C4<0>, C4<0>;
L_0x229a8e0 .delay 1 (10000,10000,10000) L_0x229a8e0/d;
L_0x229ab00/d .functor AND 1, L_0x229ac60, L_0x229a5a0, L_0x229a8e0, C4<1>;
L_0x229ab00 .delay 1 (30000,30000,30000) L_0x229ab00/d;
L_0x229adc0/d .functor XOR 1, L_0x229ab00, L_0x229cef0, C4<0>, C4<0>;
L_0x229adc0 .delay 1 (20000,20000,20000) L_0x229adc0/d;
L_0x229aed0/d .functor XOR 1, L_0x229cd90, L_0x229adc0, C4<0>, C4<0>;
L_0x229aed0 .delay 1 (20000,20000,20000) L_0x229aed0/d;
L_0x229b030/d .functor XOR 1, L_0x229aed0, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x229b030 .delay 1 (20000,20000,20000) L_0x229b030/d;
L_0x229b1e0/d .functor AND 1, L_0x229cd90, L_0x229cef0, C4<1>, C4<1>;
L_0x229b1e0 .delay 1 (20000,20000,20000) L_0x229b1e0/d;
L_0x229b390/d .functor AND 1, RS_0x7feee67855b8, L_0x229aed0, C4<1>, C4<1>;
L_0x229b390 .delay 1 (20000,20000,20000) L_0x229b390/d;
L_0x229b540/d .functor OR 1, L_0x229b1e0, L_0x229b390, C4<0>, C4<0>;
L_0x229b540 .delay 1 (20000,20000,20000) L_0x229b540/d;
L_0x229b6a0/d .functor OR 1, L_0x229cd90, L_0x229cef0, C4<0>, C4<0>;
L_0x229b6a0 .delay 1 (20000,20000,20000) L_0x229b6a0/d;
L_0x229b860/d .functor XOR 1, v0x21f9220_0, L_0x229b6a0, C4<0>, C4<0>;
L_0x229b860 .delay 1 (20000,20000,20000) L_0x229b860/d;
L_0x229b9c0/d .functor XOR 1, v0x21f9220_0, L_0x229b1e0, C4<0>, C4<0>;
L_0x229b9c0 .delay 1 (20000,20000,20000) L_0x229b9c0/d;
L_0x229bb90/d .functor XOR 1, L_0x229cd90, L_0x229cef0, C4<0>, C4<0>;
L_0x229bb90 .delay 1 (20000,20000,20000) L_0x229bb90/d;
v0x21fa580_0 .net "AB", 0 0, L_0x229b1e0;  1 drivers
v0x21fa660_0 .net "AorB", 0 0, L_0x229b6a0;  1 drivers
v0x21fa720_0 .net "AxorB", 0 0, L_0x229bb90;  1 drivers
v0x21fa7f0_0 .net "AxorB2", 0 0, L_0x229aed0;  1 drivers
v0x21fa890_0 .net "AxorBC", 0 0, L_0x229b390;  1 drivers
v0x21fa930_0 .net *"_s1", 0 0, L_0x2297f60;  1 drivers
v0x21faa10_0 .net *"_s3", 0 0, L_0x229a9a0;  1 drivers
v0x21faaf0_0 .net *"_s5", 0 0, L_0x229ac60;  1 drivers
v0x21fabd0_0 .net "a", 0 0, L_0x229cd90;  1 drivers
v0x21fad20_0 .net "address0", 0 0, v0x21f9090_0;  1 drivers
v0x21fadc0_0 .net "address1", 0 0, v0x21f9150_0;  1 drivers
v0x21faeb0_0 .net "b", 0 0, L_0x229cef0;  1 drivers
v0x21faf70_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21fb010_0 .net "carryout", 0 0, L_0x229b540;  alias, 1 drivers
v0x21fb0d0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21fb190_0 .net "invert", 0 0, v0x21f9220_0;  1 drivers
v0x21fb230_0 .net "nandand", 0 0, L_0x229b9c0;  1 drivers
v0x21fb3e0_0 .net "newB", 0 0, L_0x229adc0;  1 drivers
v0x21fb480_0 .net "noror", 0 0, L_0x229b860;  1 drivers
v0x21fb520_0 .net "notControl1", 0 0, L_0x229a5a0;  1 drivers
v0x21fb5c0_0 .net "notControl2", 0 0, L_0x229a8e0;  1 drivers
v0x21fb660_0 .net "subtract", 0 0, L_0x229ab00;  1 drivers
v0x21fb700_0 .net "sum", 0 0, L_0x229cb00;  1 drivers
v0x21fb7a0_0 .net "sumval", 0 0, L_0x229b030;  1 drivers
L_0x2297f60 .part v0x220bb50_0, 1, 1;
L_0x229a9a0 .part v0x220bb50_0, 2, 1;
L_0x229ac60 .part v0x220bb50_0, 0, 1;
S_0x21f8d50 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21f8ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21f8fb0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21f9090_0 .var "address0", 0 0;
v0x21f9150_0 .var "address1", 0 0;
v0x21f9220_0 .var "invert", 0 0;
S_0x21f9390 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21f8ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x229bdf0/d .functor NOT 1, v0x21f9090_0, C4<0>, C4<0>, C4<0>;
L_0x229bdf0 .delay 1 (10000,10000,10000) L_0x229bdf0/d;
L_0x229be60/d .functor NOT 1, v0x21f9150_0, C4<0>, C4<0>, C4<0>;
L_0x229be60 .delay 1 (10000,10000,10000) L_0x229be60/d;
L_0x229bfc0/d .functor AND 1, v0x21f9090_0, v0x21f9150_0, C4<1>, C4<1>;
L_0x229bfc0 .delay 1 (20000,20000,20000) L_0x229bfc0/d;
L_0x229c150/d .functor AND 1, v0x21f9090_0, L_0x229be60, C4<1>, C4<1>;
L_0x229c150 .delay 1 (20000,20000,20000) L_0x229c150/d;
L_0x229c260/d .functor AND 1, L_0x229bdf0, v0x21f9150_0, C4<1>, C4<1>;
L_0x229c260 .delay 1 (20000,20000,20000) L_0x229c260/d;
L_0x229c3c0/d .functor AND 1, L_0x229bdf0, L_0x229be60, C4<1>, C4<1>;
L_0x229c3c0 .delay 1 (20000,20000,20000) L_0x229c3c0/d;
L_0x229c520/d .functor AND 1, L_0x229b030, L_0x229c3c0, C4<1>, C4<1>;
L_0x229c520 .delay 1 (20000,20000,20000) L_0x229c520/d;
L_0x229c630/d .functor AND 1, L_0x229b860, L_0x229c150, C4<1>, C4<1>;
L_0x229c630 .delay 1 (20000,20000,20000) L_0x229c630/d;
L_0x229c7e0/d .functor AND 1, L_0x229b9c0, L_0x229c260, C4<1>, C4<1>;
L_0x229c7e0 .delay 1 (20000,20000,20000) L_0x229c7e0/d;
L_0x229c940/d .functor AND 1, L_0x229bb90, L_0x229bfc0, C4<1>, C4<1>;
L_0x229c940 .delay 1 (20000,20000,20000) L_0x229c940/d;
L_0x229cb00/d .functor OR 1, L_0x229c520, L_0x229c630, L_0x229c7e0, L_0x229c940;
L_0x229cb00 .delay 1 (40000,40000,40000) L_0x229cb00/d;
v0x21f9670_0 .net "A0andA1", 0 0, L_0x229bfc0;  1 drivers
v0x21f9730_0 .net "A0andnotA1", 0 0, L_0x229c150;  1 drivers
v0x21f97f0_0 .net "addr0", 0 0, v0x21f9090_0;  alias, 1 drivers
v0x21f98c0_0 .net "addr1", 0 0, v0x21f9150_0;  alias, 1 drivers
v0x21f9990_0 .net "in0", 0 0, L_0x229b030;  alias, 1 drivers
v0x21f9a80_0 .net "in0and", 0 0, L_0x229c520;  1 drivers
v0x21f9b20_0 .net "in1", 0 0, L_0x229b860;  alias, 1 drivers
v0x21f9bc0_0 .net "in1and", 0 0, L_0x229c630;  1 drivers
v0x21f9c80_0 .net "in2", 0 0, L_0x229b9c0;  alias, 1 drivers
v0x21f9dd0_0 .net "in2and", 0 0, L_0x229c7e0;  1 drivers
v0x21f9e90_0 .net "in3", 0 0, L_0x229bb90;  alias, 1 drivers
v0x21f9f50_0 .net "in3and", 0 0, L_0x229c940;  1 drivers
v0x21fa010_0 .net "notA0", 0 0, L_0x229bdf0;  1 drivers
v0x21fa0d0_0 .net "notA0andA1", 0 0, L_0x229c260;  1 drivers
v0x21fa190_0 .net "notA0andnotA1", 0 0, L_0x229c3c0;  1 drivers
v0x21fa250_0 .net "notA1", 0 0, L_0x229be60;  1 drivers
v0x21fa310_0 .net "out", 0 0, L_0x229cb00;  alias, 1 drivers
S_0x21fb8c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21f8810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x229ce30/d .functor NOT 1, L_0x229a750, C4<0>, C4<0>, C4<0>;
L_0x229ce30 .delay 1 (10000,10000,10000) L_0x229ce30/d;
L_0x229d180/d .functor NOT 1, L_0x229d1f0, C4<0>, C4<0>, C4<0>;
L_0x229d180 .delay 1 (10000,10000,10000) L_0x229d180/d;
L_0x229d350/d .functor AND 1, L_0x229d4b0, L_0x229ce30, L_0x229d180, C4<1>;
L_0x229d350 .delay 1 (30000,30000,30000) L_0x229d350/d;
L_0x229d610/d .functor XOR 1, L_0x229d350, L_0x229f6b0, C4<0>, C4<0>;
L_0x229d610 .delay 1 (20000,20000,20000) L_0x229d610/d;
L_0x229d720/d .functor XOR 1, L_0x229f550, L_0x229d610, C4<0>, C4<0>;
L_0x229d720 .delay 1 (20000,20000,20000) L_0x229d720/d;
L_0x229d880/d .functor XOR 1, L_0x229d720, L_0x229b540, C4<0>, C4<0>;
L_0x229d880 .delay 1 (20000,20000,20000) L_0x229d880/d;
L_0x229da70/d .functor AND 1, L_0x229f550, L_0x229f6b0, C4<1>, C4<1>;
L_0x229da70 .delay 1 (20000,20000,20000) L_0x229da70/d;
L_0x229dc20/d .functor AND 1, L_0x229b540, L_0x229d720, C4<1>, C4<1>;
L_0x229dc20 .delay 1 (20000,20000,20000) L_0x229dc20/d;
L_0x229dd80/d .functor OR 1, L_0x229da70, L_0x229dc20, C4<0>, C4<0>;
L_0x229dd80 .delay 1 (20000,20000,20000) L_0x229dd80/d;
L_0x229dee0/d .functor OR 1, L_0x229f550, L_0x229f6b0, C4<0>, C4<0>;
L_0x229dee0 .delay 1 (20000,20000,20000) L_0x229dee0/d;
L_0x229e040/d .functor XOR 1, v0x21fc030_0, L_0x229dee0, C4<0>, C4<0>;
L_0x229e040 .delay 1 (20000,20000,20000) L_0x229e040/d;
L_0x229e1f0/d .functor XOR 1, v0x21fc030_0, L_0x229da70, C4<0>, C4<0>;
L_0x229e1f0 .delay 1 (20000,20000,20000) L_0x229e1f0/d;
L_0x229e3c0/d .functor XOR 1, L_0x229f550, L_0x229f6b0, C4<0>, C4<0>;
L_0x229e3c0 .delay 1 (20000,20000,20000) L_0x229e3c0/d;
v0x21fd390_0 .net "AB", 0 0, L_0x229da70;  1 drivers
v0x21fd470_0 .net "AorB", 0 0, L_0x229dee0;  1 drivers
v0x21fd530_0 .net "AxorB", 0 0, L_0x229e3c0;  1 drivers
v0x21fd600_0 .net "AxorB2", 0 0, L_0x229d720;  1 drivers
v0x21fd6a0_0 .net "AxorBC", 0 0, L_0x229dc20;  1 drivers
v0x21fd740_0 .net *"_s1", 0 0, L_0x229a750;  1 drivers
v0x21fd820_0 .net *"_s3", 0 0, L_0x229d1f0;  1 drivers
v0x21fd900_0 .net *"_s5", 0 0, L_0x229d4b0;  1 drivers
v0x21fd9e0_0 .net "a", 0 0, L_0x229f550;  1 drivers
v0x21fdb30_0 .net "address0", 0 0, v0x21fbea0_0;  1 drivers
v0x21fdbd0_0 .net "address1", 0 0, v0x21fbf60_0;  1 drivers
v0x21fdcc0_0 .net "b", 0 0, L_0x229f6b0;  1 drivers
v0x21fdd80_0 .net "carryin", 0 0, L_0x229b540;  alias, 1 drivers
v0x21fde20_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x21fdec0_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21fdf60_0 .net "invert", 0 0, v0x21fc030_0;  1 drivers
v0x21fe000_0 .net "nandand", 0 0, L_0x229e1f0;  1 drivers
v0x21fe1b0_0 .net "newB", 0 0, L_0x229d610;  1 drivers
v0x21fe250_0 .net "noror", 0 0, L_0x229e040;  1 drivers
v0x21fe2f0_0 .net "notControl1", 0 0, L_0x229ce30;  1 drivers
v0x21fe390_0 .net "notControl2", 0 0, L_0x229d180;  1 drivers
v0x21fe430_0 .net "subtract", 0 0, L_0x229d350;  1 drivers
v0x21fe4d0_0 .net "sum", 0 0, L_0x229f2c0;  1 drivers
v0x21fe570_0 .net "sumval", 0 0, L_0x229d880;  1 drivers
L_0x229a750 .part v0x220bb50_0, 1, 1;
L_0x229d1f0 .part v0x220bb50_0, 2, 1;
L_0x229d4b0 .part v0x220bb50_0, 0, 1;
S_0x21fbb50 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21fb8c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21fbdc0_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21fbea0_0 .var "address0", 0 0;
v0x21fbf60_0 .var "address1", 0 0;
v0x21fc030_0 .var "invert", 0 0;
S_0x21fc1a0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21fb8c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x21fac70/d .functor NOT 1, v0x21fbea0_0, C4<0>, C4<0>, C4<0>;
L_0x21fac70 .delay 1 (10000,10000,10000) L_0x21fac70/d;
L_0x229e620/d .functor NOT 1, v0x21fbf60_0, C4<0>, C4<0>, C4<0>;
L_0x229e620 .delay 1 (10000,10000,10000) L_0x229e620/d;
L_0x229e780/d .functor AND 1, v0x21fbea0_0, v0x21fbf60_0, C4<1>, C4<1>;
L_0x229e780 .delay 1 (20000,20000,20000) L_0x229e780/d;
L_0x229e910/d .functor AND 1, v0x21fbea0_0, L_0x229e620, C4<1>, C4<1>;
L_0x229e910 .delay 1 (20000,20000,20000) L_0x229e910/d;
L_0x229ea20/d .functor AND 1, L_0x21fac70, v0x21fbf60_0, C4<1>, C4<1>;
L_0x229ea20 .delay 1 (20000,20000,20000) L_0x229ea20/d;
L_0x229eb80/d .functor AND 1, L_0x21fac70, L_0x229e620, C4<1>, C4<1>;
L_0x229eb80 .delay 1 (20000,20000,20000) L_0x229eb80/d;
L_0x229ece0/d .functor AND 1, L_0x229d880, L_0x229eb80, C4<1>, C4<1>;
L_0x229ece0 .delay 1 (20000,20000,20000) L_0x229ece0/d;
L_0x229edf0/d .functor AND 1, L_0x229e040, L_0x229e910, C4<1>, C4<1>;
L_0x229edf0 .delay 1 (20000,20000,20000) L_0x229edf0/d;
L_0x229efa0/d .functor AND 1, L_0x229e1f0, L_0x229ea20, C4<1>, C4<1>;
L_0x229efa0 .delay 1 (20000,20000,20000) L_0x229efa0/d;
L_0x229f100/d .functor AND 1, L_0x229e3c0, L_0x229e780, C4<1>, C4<1>;
L_0x229f100 .delay 1 (20000,20000,20000) L_0x229f100/d;
L_0x229f2c0/d .functor OR 1, L_0x229ece0, L_0x229edf0, L_0x229efa0, L_0x229f100;
L_0x229f2c0 .delay 1 (40000,40000,40000) L_0x229f2c0/d;
v0x21fc480_0 .net "A0andA1", 0 0, L_0x229e780;  1 drivers
v0x21fc540_0 .net "A0andnotA1", 0 0, L_0x229e910;  1 drivers
v0x21fc600_0 .net "addr0", 0 0, v0x21fbea0_0;  alias, 1 drivers
v0x21fc6d0_0 .net "addr1", 0 0, v0x21fbf60_0;  alias, 1 drivers
v0x21fc7a0_0 .net "in0", 0 0, L_0x229d880;  alias, 1 drivers
v0x21fc890_0 .net "in0and", 0 0, L_0x229ece0;  1 drivers
v0x21fc930_0 .net "in1", 0 0, L_0x229e040;  alias, 1 drivers
v0x21fc9d0_0 .net "in1and", 0 0, L_0x229edf0;  1 drivers
v0x21fca90_0 .net "in2", 0 0, L_0x229e1f0;  alias, 1 drivers
v0x21fcbe0_0 .net "in2and", 0 0, L_0x229efa0;  1 drivers
v0x21fcca0_0 .net "in3", 0 0, L_0x229e3c0;  alias, 1 drivers
v0x21fcd60_0 .net "in3and", 0 0, L_0x229f100;  1 drivers
v0x21fce20_0 .net "notA0", 0 0, L_0x21fac70;  1 drivers
v0x21fcee0_0 .net "notA0andA1", 0 0, L_0x229ea20;  1 drivers
v0x21fcfa0_0 .net "notA0andnotA1", 0 0, L_0x229eb80;  1 drivers
v0x21fd060_0 .net "notA1", 0 0, L_0x229e620;  1 drivers
v0x21fd120_0 .net "out", 0 0, L_0x229f2c0;  alias, 1 drivers
S_0x21fe7d0 .scope generate, "genblock[27]" "genblock[27]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x21fe9e0 .param/l "i" 0 3 30, +C4<011011>;
v0x2204680_0 .net "carryout2", 0 0, L_0x22a0560;  1 drivers
S_0x21feaa0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x21fe7d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x229f5f0/d .functor NOT 1, L_0x229cfe0, C4<0>, C4<0>, C4<0>;
L_0x229f5f0 .delay 1 (10000,10000,10000) L_0x229f5f0/d;
L_0x229f950/d .functor NOT 1, L_0x229f9c0, C4<0>, C4<0>, C4<0>;
L_0x229f950 .delay 1 (10000,10000,10000) L_0x229f950/d;
L_0x229fb20/d .functor AND 1, L_0x229fc80, L_0x229f5f0, L_0x229f950, C4<1>;
L_0x229fb20 .delay 1 (30000,30000,30000) L_0x229fb20/d;
L_0x229fde0/d .functor XOR 1, L_0x229fb20, L_0x22a1f10, C4<0>, C4<0>;
L_0x229fde0 .delay 1 (20000,20000,20000) L_0x229fde0/d;
L_0x229fef0/d .functor XOR 1, L_0x22a1db0, L_0x229fde0, C4<0>, C4<0>;
L_0x229fef0 .delay 1 (20000,20000,20000) L_0x229fef0/d;
L_0x22a0050/d .functor XOR 1, L_0x229fef0, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x22a0050 .delay 1 (20000,20000,20000) L_0x22a0050/d;
L_0x22a0200/d .functor AND 1, L_0x22a1db0, L_0x22a1f10, C4<1>, C4<1>;
L_0x22a0200 .delay 1 (20000,20000,20000) L_0x22a0200/d;
L_0x22a03b0/d .functor AND 1, RS_0x7feee67855b8, L_0x229fef0, C4<1>, C4<1>;
L_0x22a03b0 .delay 1 (20000,20000,20000) L_0x22a03b0/d;
L_0x22a0560/d .functor OR 1, L_0x22a0200, L_0x22a03b0, C4<0>, C4<0>;
L_0x22a0560 .delay 1 (20000,20000,20000) L_0x22a0560/d;
L_0x22a06c0/d .functor OR 1, L_0x22a1db0, L_0x22a1f10, C4<0>, C4<0>;
L_0x22a06c0 .delay 1 (20000,20000,20000) L_0x22a06c0/d;
L_0x22a0880/d .functor XOR 1, v0x21ff1e0_0, L_0x22a06c0, C4<0>, C4<0>;
L_0x22a0880 .delay 1 (20000,20000,20000) L_0x22a0880/d;
L_0x22a09e0/d .functor XOR 1, v0x21ff1e0_0, L_0x22a0200, C4<0>, C4<0>;
L_0x22a09e0 .delay 1 (20000,20000,20000) L_0x22a09e0/d;
L_0x22a0bb0/d .functor XOR 1, L_0x22a1db0, L_0x22a1f10, C4<0>, C4<0>;
L_0x22a0bb0 .delay 1 (20000,20000,20000) L_0x22a0bb0/d;
v0x2200540_0 .net "AB", 0 0, L_0x22a0200;  1 drivers
v0x2200620_0 .net "AorB", 0 0, L_0x22a06c0;  1 drivers
v0x22006e0_0 .net "AxorB", 0 0, L_0x22a0bb0;  1 drivers
v0x22007b0_0 .net "AxorB2", 0 0, L_0x229fef0;  1 drivers
v0x2200850_0 .net "AxorBC", 0 0, L_0x22a03b0;  1 drivers
v0x22008f0_0 .net *"_s1", 0 0, L_0x229cfe0;  1 drivers
v0x22009d0_0 .net *"_s3", 0 0, L_0x229f9c0;  1 drivers
v0x2200ab0_0 .net *"_s5", 0 0, L_0x229fc80;  1 drivers
v0x2200b90_0 .net "a", 0 0, L_0x22a1db0;  1 drivers
v0x2200ce0_0 .net "address0", 0 0, v0x21ff050_0;  1 drivers
v0x2200d80_0 .net "address1", 0 0, v0x21ff110_0;  1 drivers
v0x2200e70_0 .net "b", 0 0, L_0x22a1f10;  1 drivers
v0x2200f30_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x2200fd0_0 .net "carryout", 0 0, L_0x22a0560;  alias, 1 drivers
v0x2201090_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x2201150_0 .net "invert", 0 0, v0x21ff1e0_0;  1 drivers
v0x22011f0_0 .net "nandand", 0 0, L_0x22a09e0;  1 drivers
v0x22013a0_0 .net "newB", 0 0, L_0x229fde0;  1 drivers
v0x2201440_0 .net "noror", 0 0, L_0x22a0880;  1 drivers
v0x22014e0_0 .net "notControl1", 0 0, L_0x229f5f0;  1 drivers
v0x2201580_0 .net "notControl2", 0 0, L_0x229f950;  1 drivers
v0x2201620_0 .net "subtract", 0 0, L_0x229fb20;  1 drivers
v0x22016c0_0 .net "sum", 0 0, L_0x22a1b20;  1 drivers
v0x2201760_0 .net "sumval", 0 0, L_0x22a0050;  1 drivers
L_0x229cfe0 .part v0x220bb50_0, 1, 1;
L_0x229f9c0 .part v0x220bb50_0, 2, 1;
L_0x229fc80 .part v0x220bb50_0, 0, 1;
S_0x21fed10 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x21feaa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x21fef70_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x21ff050_0 .var "address0", 0 0;
v0x21ff110_0 .var "address1", 0 0;
v0x21ff1e0_0 .var "invert", 0 0;
S_0x21ff350 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x21feaa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22a0e10/d .functor NOT 1, v0x21ff050_0, C4<0>, C4<0>, C4<0>;
L_0x22a0e10 .delay 1 (10000,10000,10000) L_0x22a0e10/d;
L_0x22a0e80/d .functor NOT 1, v0x21ff110_0, C4<0>, C4<0>, C4<0>;
L_0x22a0e80 .delay 1 (10000,10000,10000) L_0x22a0e80/d;
L_0x22a0fe0/d .functor AND 1, v0x21ff050_0, v0x21ff110_0, C4<1>, C4<1>;
L_0x22a0fe0 .delay 1 (20000,20000,20000) L_0x22a0fe0/d;
L_0x22a1170/d .functor AND 1, v0x21ff050_0, L_0x22a0e80, C4<1>, C4<1>;
L_0x22a1170 .delay 1 (20000,20000,20000) L_0x22a1170/d;
L_0x22a1280/d .functor AND 1, L_0x22a0e10, v0x21ff110_0, C4<1>, C4<1>;
L_0x22a1280 .delay 1 (20000,20000,20000) L_0x22a1280/d;
L_0x22a13e0/d .functor AND 1, L_0x22a0e10, L_0x22a0e80, C4<1>, C4<1>;
L_0x22a13e0 .delay 1 (20000,20000,20000) L_0x22a13e0/d;
L_0x22a1540/d .functor AND 1, L_0x22a0050, L_0x22a13e0, C4<1>, C4<1>;
L_0x22a1540 .delay 1 (20000,20000,20000) L_0x22a1540/d;
L_0x22a1650/d .functor AND 1, L_0x22a0880, L_0x22a1170, C4<1>, C4<1>;
L_0x22a1650 .delay 1 (20000,20000,20000) L_0x22a1650/d;
L_0x22a1800/d .functor AND 1, L_0x22a09e0, L_0x22a1280, C4<1>, C4<1>;
L_0x22a1800 .delay 1 (20000,20000,20000) L_0x22a1800/d;
L_0x22a1960/d .functor AND 1, L_0x22a0bb0, L_0x22a0fe0, C4<1>, C4<1>;
L_0x22a1960 .delay 1 (20000,20000,20000) L_0x22a1960/d;
L_0x22a1b20/d .functor OR 1, L_0x22a1540, L_0x22a1650, L_0x22a1800, L_0x22a1960;
L_0x22a1b20 .delay 1 (40000,40000,40000) L_0x22a1b20/d;
v0x21ff630_0 .net "A0andA1", 0 0, L_0x22a0fe0;  1 drivers
v0x21ff6f0_0 .net "A0andnotA1", 0 0, L_0x22a1170;  1 drivers
v0x21ff7b0_0 .net "addr0", 0 0, v0x21ff050_0;  alias, 1 drivers
v0x21ff880_0 .net "addr1", 0 0, v0x21ff110_0;  alias, 1 drivers
v0x21ff950_0 .net "in0", 0 0, L_0x22a0050;  alias, 1 drivers
v0x21ffa40_0 .net "in0and", 0 0, L_0x22a1540;  1 drivers
v0x21ffae0_0 .net "in1", 0 0, L_0x22a0880;  alias, 1 drivers
v0x21ffb80_0 .net "in1and", 0 0, L_0x22a1650;  1 drivers
v0x21ffc40_0 .net "in2", 0 0, L_0x22a09e0;  alias, 1 drivers
v0x21ffd90_0 .net "in2and", 0 0, L_0x22a1800;  1 drivers
v0x21ffe50_0 .net "in3", 0 0, L_0x22a0bb0;  alias, 1 drivers
v0x21fff10_0 .net "in3and", 0 0, L_0x22a1960;  1 drivers
v0x21fffd0_0 .net "notA0", 0 0, L_0x22a0e10;  1 drivers
v0x2200090_0 .net "notA0andA1", 0 0, L_0x22a1280;  1 drivers
v0x2200150_0 .net "notA0andnotA1", 0 0, L_0x22a13e0;  1 drivers
v0x2200210_0 .net "notA1", 0 0, L_0x22a0e80;  1 drivers
v0x22002d0_0 .net "out", 0 0, L_0x22a1b20;  alias, 1 drivers
S_0x2201880 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x21fe7d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22a1e50/d .functor NOT 1, L_0x229f7a0, C4<0>, C4<0>, C4<0>;
L_0x22a1e50 .delay 1 (10000,10000,10000) L_0x22a1e50/d;
L_0x22a2170/d .functor NOT 1, L_0x22a2230, C4<0>, C4<0>, C4<0>;
L_0x22a2170 .delay 1 (10000,10000,10000) L_0x22a2170/d;
L_0x22a2390/d .functor AND 1, L_0x22a24f0, L_0x22a1e50, L_0x22a2170, C4<1>;
L_0x22a2390 .delay 1 (30000,30000,30000) L_0x22a2390/d;
L_0x22a2650/d .functor XOR 1, L_0x22a2390, L_0x22a46f0, C4<0>, C4<0>;
L_0x22a2650 .delay 1 (20000,20000,20000) L_0x22a2650/d;
L_0x22a2760/d .functor XOR 1, L_0x22a4590, L_0x22a2650, C4<0>, C4<0>;
L_0x22a2760 .delay 1 (20000,20000,20000) L_0x22a2760/d;
L_0x22a28c0/d .functor XOR 1, L_0x22a2760, L_0x22a0560, C4<0>, C4<0>;
L_0x22a28c0 .delay 1 (20000,20000,20000) L_0x22a28c0/d;
L_0x22a2ab0/d .functor AND 1, L_0x22a4590, L_0x22a46f0, C4<1>, C4<1>;
L_0x22a2ab0 .delay 1 (20000,20000,20000) L_0x22a2ab0/d;
L_0x22a2c60/d .functor AND 1, L_0x22a0560, L_0x22a2760, C4<1>, C4<1>;
L_0x22a2c60 .delay 1 (20000,20000,20000) L_0x22a2c60/d;
L_0x22a2dc0/d .functor OR 1, L_0x22a2ab0, L_0x22a2c60, C4<0>, C4<0>;
L_0x22a2dc0 .delay 1 (20000,20000,20000) L_0x22a2dc0/d;
L_0x22a2f20/d .functor OR 1, L_0x22a4590, L_0x22a46f0, C4<0>, C4<0>;
L_0x22a2f20 .delay 1 (20000,20000,20000) L_0x22a2f20/d;
L_0x22a3080/d .functor XOR 1, v0x2201ff0_0, L_0x22a2f20, C4<0>, C4<0>;
L_0x22a3080 .delay 1 (20000,20000,20000) L_0x22a3080/d;
L_0x22a3230/d .functor XOR 1, v0x2201ff0_0, L_0x22a2ab0, C4<0>, C4<0>;
L_0x22a3230 .delay 1 (20000,20000,20000) L_0x22a3230/d;
L_0x22a3400/d .functor XOR 1, L_0x22a4590, L_0x22a46f0, C4<0>, C4<0>;
L_0x22a3400 .delay 1 (20000,20000,20000) L_0x22a3400/d;
v0x2203350_0 .net "AB", 0 0, L_0x22a2ab0;  1 drivers
v0x2203430_0 .net "AorB", 0 0, L_0x22a2f20;  1 drivers
v0x22034f0_0 .net "AxorB", 0 0, L_0x22a3400;  1 drivers
v0x22035c0_0 .net "AxorB2", 0 0, L_0x22a2760;  1 drivers
v0x2203660_0 .net "AxorBC", 0 0, L_0x22a2c60;  1 drivers
v0x2203700_0 .net *"_s1", 0 0, L_0x229f7a0;  1 drivers
v0x22037e0_0 .net *"_s3", 0 0, L_0x22a2230;  1 drivers
v0x22038c0_0 .net *"_s5", 0 0, L_0x22a24f0;  1 drivers
v0x22039a0_0 .net "a", 0 0, L_0x22a4590;  1 drivers
v0x2203af0_0 .net "address0", 0 0, v0x2201e60_0;  1 drivers
v0x2203b90_0 .net "address1", 0 0, v0x2201f20_0;  1 drivers
v0x2203c80_0 .net "b", 0 0, L_0x22a46f0;  1 drivers
v0x2203d40_0 .net "carryin", 0 0, L_0x22a0560;  alias, 1 drivers
v0x2203de0_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x2203e80_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x2203f20_0 .net "invert", 0 0, v0x2201ff0_0;  1 drivers
v0x2203fc0_0 .net "nandand", 0 0, L_0x22a3230;  1 drivers
v0x2204170_0 .net "newB", 0 0, L_0x22a2650;  1 drivers
v0x2204210_0 .net "noror", 0 0, L_0x22a3080;  1 drivers
v0x22042b0_0 .net "notControl1", 0 0, L_0x22a1e50;  1 drivers
v0x2204350_0 .net "notControl2", 0 0, L_0x22a2170;  1 drivers
v0x22043f0_0 .net "subtract", 0 0, L_0x22a2390;  1 drivers
v0x2204490_0 .net "sum", 0 0, L_0x22a4300;  1 drivers
v0x2204530_0 .net "sumval", 0 0, L_0x22a28c0;  1 drivers
L_0x229f7a0 .part v0x220bb50_0, 1, 1;
L_0x22a2230 .part v0x220bb50_0, 2, 1;
L_0x22a24f0 .part v0x220bb50_0, 0, 1;
S_0x2201b10 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2201880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2201d80_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x2201e60_0 .var "address0", 0 0;
v0x2201f20_0 .var "address1", 0 0;
v0x2201ff0_0 .var "invert", 0 0;
S_0x2202160 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2201880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2200c30/d .functor NOT 1, v0x2201e60_0, C4<0>, C4<0>, C4<0>;
L_0x2200c30 .delay 1 (10000,10000,10000) L_0x2200c30/d;
L_0x22a3660/d .functor NOT 1, v0x2201f20_0, C4<0>, C4<0>, C4<0>;
L_0x22a3660 .delay 1 (10000,10000,10000) L_0x22a3660/d;
L_0x22a37c0/d .functor AND 1, v0x2201e60_0, v0x2201f20_0, C4<1>, C4<1>;
L_0x22a37c0 .delay 1 (20000,20000,20000) L_0x22a37c0/d;
L_0x22a3950/d .functor AND 1, v0x2201e60_0, L_0x22a3660, C4<1>, C4<1>;
L_0x22a3950 .delay 1 (20000,20000,20000) L_0x22a3950/d;
L_0x22a3a60/d .functor AND 1, L_0x2200c30, v0x2201f20_0, C4<1>, C4<1>;
L_0x22a3a60 .delay 1 (20000,20000,20000) L_0x22a3a60/d;
L_0x22a3bc0/d .functor AND 1, L_0x2200c30, L_0x22a3660, C4<1>, C4<1>;
L_0x22a3bc0 .delay 1 (20000,20000,20000) L_0x22a3bc0/d;
L_0x22a3d20/d .functor AND 1, L_0x22a28c0, L_0x22a3bc0, C4<1>, C4<1>;
L_0x22a3d20 .delay 1 (20000,20000,20000) L_0x22a3d20/d;
L_0x22a3e30/d .functor AND 1, L_0x22a3080, L_0x22a3950, C4<1>, C4<1>;
L_0x22a3e30 .delay 1 (20000,20000,20000) L_0x22a3e30/d;
L_0x22a3fe0/d .functor AND 1, L_0x22a3230, L_0x22a3a60, C4<1>, C4<1>;
L_0x22a3fe0 .delay 1 (20000,20000,20000) L_0x22a3fe0/d;
L_0x22a4140/d .functor AND 1, L_0x22a3400, L_0x22a37c0, C4<1>, C4<1>;
L_0x22a4140 .delay 1 (20000,20000,20000) L_0x22a4140/d;
L_0x22a4300/d .functor OR 1, L_0x22a3d20, L_0x22a3e30, L_0x22a3fe0, L_0x22a4140;
L_0x22a4300 .delay 1 (40000,40000,40000) L_0x22a4300/d;
v0x2202440_0 .net "A0andA1", 0 0, L_0x22a37c0;  1 drivers
v0x2202500_0 .net "A0andnotA1", 0 0, L_0x22a3950;  1 drivers
v0x22025c0_0 .net "addr0", 0 0, v0x2201e60_0;  alias, 1 drivers
v0x2202690_0 .net "addr1", 0 0, v0x2201f20_0;  alias, 1 drivers
v0x2202760_0 .net "in0", 0 0, L_0x22a28c0;  alias, 1 drivers
v0x2202850_0 .net "in0and", 0 0, L_0x22a3d20;  1 drivers
v0x22028f0_0 .net "in1", 0 0, L_0x22a3080;  alias, 1 drivers
v0x2202990_0 .net "in1and", 0 0, L_0x22a3e30;  1 drivers
v0x2202a50_0 .net "in2", 0 0, L_0x22a3230;  alias, 1 drivers
v0x2202ba0_0 .net "in2and", 0 0, L_0x22a3fe0;  1 drivers
v0x2202c60_0 .net "in3", 0 0, L_0x22a3400;  alias, 1 drivers
v0x2202d20_0 .net "in3and", 0 0, L_0x22a4140;  1 drivers
v0x2202de0_0 .net "notA0", 0 0, L_0x2200c30;  1 drivers
v0x2202ea0_0 .net "notA0andA1", 0 0, L_0x22a3a60;  1 drivers
v0x2202f60_0 .net "notA0andnotA1", 0 0, L_0x22a3bc0;  1 drivers
v0x2203020_0 .net "notA1", 0 0, L_0x22a3660;  1 drivers
v0x22030e0_0 .net "out", 0 0, L_0x22a4300;  alias, 1 drivers
S_0x2204790 .scope generate, "genblock[29]" "genblock[29]" 3 30, 3 30 0, S_0x21ad250;
 .timescale -9 -12;
P_0x22049a0 .param/l "i" 0 3 30, +C4<011101>;
v0x220a640_0 .net "carryout2", 0 0, L_0x22a55c0;  1 drivers
S_0x2204a60 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x2204790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22a4630/d .functor NOT 1, L_0x22a2000, C4<0>, C4<0>, C4<0>;
L_0x22a4630 .delay 1 (10000,10000,10000) L_0x22a4630/d;
L_0x22a4960/d .functor NOT 1, L_0x22a4a20, C4<0>, C4<0>, C4<0>;
L_0x22a4960 .delay 1 (10000,10000,10000) L_0x22a4960/d;
L_0x22a4b80/d .functor AND 1, L_0x22a4ce0, L_0x22a4630, L_0x22a4960, C4<1>;
L_0x22a4b80 .delay 1 (30000,30000,30000) L_0x22a4b80/d;
L_0x22a4e40/d .functor XOR 1, L_0x22a4b80, L_0x22a6f20, C4<0>, C4<0>;
L_0x22a4e40 .delay 1 (20000,20000,20000) L_0x22a4e40/d;
L_0x22a4f50/d .functor XOR 1, L_0x22a6dc0, L_0x22a4e40, C4<0>, C4<0>;
L_0x22a4f50 .delay 1 (20000,20000,20000) L_0x22a4f50/d;
L_0x22a50b0/d .functor XOR 1, L_0x22a4f50, RS_0x7feee67855b8, C4<0>, C4<0>;
L_0x22a50b0 .delay 1 (20000,20000,20000) L_0x22a50b0/d;
L_0x22a5260/d .functor AND 1, L_0x22a6dc0, L_0x22a6f20, C4<1>, C4<1>;
L_0x22a5260 .delay 1 (20000,20000,20000) L_0x22a5260/d;
L_0x22a5410/d .functor AND 1, RS_0x7feee67855b8, L_0x22a4f50, C4<1>, C4<1>;
L_0x22a5410 .delay 1 (20000,20000,20000) L_0x22a5410/d;
L_0x22a55c0/d .functor OR 1, L_0x22a5260, L_0x22a5410, C4<0>, C4<0>;
L_0x22a55c0 .delay 1 (20000,20000,20000) L_0x22a55c0/d;
L_0x22a5720/d .functor OR 1, L_0x22a6dc0, L_0x22a6f20, C4<0>, C4<0>;
L_0x22a5720 .delay 1 (20000,20000,20000) L_0x22a5720/d;
L_0x22a58e0/d .functor XOR 1, v0x22051a0_0, L_0x22a5720, C4<0>, C4<0>;
L_0x22a58e0 .delay 1 (20000,20000,20000) L_0x22a58e0/d;
L_0x22a5a40/d .functor XOR 1, v0x22051a0_0, L_0x22a5260, C4<0>, C4<0>;
L_0x22a5a40 .delay 1 (20000,20000,20000) L_0x22a5a40/d;
L_0x22a5c10/d .functor XOR 1, L_0x22a6dc0, L_0x22a6f20, C4<0>, C4<0>;
L_0x22a5c10 .delay 1 (20000,20000,20000) L_0x22a5c10/d;
v0x2206500_0 .net "AB", 0 0, L_0x22a5260;  1 drivers
v0x22065e0_0 .net "AorB", 0 0, L_0x22a5720;  1 drivers
v0x22066a0_0 .net "AxorB", 0 0, L_0x22a5c10;  1 drivers
v0x2206770_0 .net "AxorB2", 0 0, L_0x22a4f50;  1 drivers
v0x2206810_0 .net "AxorBC", 0 0, L_0x22a5410;  1 drivers
v0x22068b0_0 .net *"_s1", 0 0, L_0x22a2000;  1 drivers
v0x2206990_0 .net *"_s3", 0 0, L_0x22a4a20;  1 drivers
v0x2206a70_0 .net *"_s5", 0 0, L_0x22a4ce0;  1 drivers
v0x2206b50_0 .net "a", 0 0, L_0x22a6dc0;  1 drivers
v0x2206ca0_0 .net "address0", 0 0, v0x2205010_0;  1 drivers
v0x2206d40_0 .net "address1", 0 0, v0x22050d0_0;  1 drivers
v0x2206e30_0 .net "b", 0 0, L_0x22a6f20;  1 drivers
v0x2206ef0_0 .net8 "carryin", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x2206f90_0 .net "carryout", 0 0, L_0x22a55c0;  alias, 1 drivers
v0x2207050_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x2207110_0 .net "invert", 0 0, v0x22051a0_0;  1 drivers
v0x22071b0_0 .net "nandand", 0 0, L_0x22a5a40;  1 drivers
v0x2207360_0 .net "newB", 0 0, L_0x22a4e40;  1 drivers
v0x2207400_0 .net "noror", 0 0, L_0x22a58e0;  1 drivers
v0x22074a0_0 .net "notControl1", 0 0, L_0x22a4630;  1 drivers
v0x2207540_0 .net "notControl2", 0 0, L_0x22a4960;  1 drivers
v0x22075e0_0 .net "subtract", 0 0, L_0x22a4b80;  1 drivers
v0x2207680_0 .net "sum", 0 0, L_0x22a6b70;  1 drivers
v0x2207720_0 .net "sumval", 0 0, L_0x22a50b0;  1 drivers
L_0x22a2000 .part v0x220bb50_0, 1, 1;
L_0x22a4a20 .part v0x220bb50_0, 2, 1;
L_0x22a4ce0 .part v0x220bb50_0, 0, 1;
S_0x2204cd0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2204a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2204f30_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x2205010_0 .var "address0", 0 0;
v0x22050d0_0 .var "address1", 0 0;
v0x22051a0_0 .var "invert", 0 0;
S_0x2205310 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2204a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22a5e70/d .functor NOT 1, v0x2205010_0, C4<0>, C4<0>, C4<0>;
L_0x22a5e70 .delay 1 (10000,10000,10000) L_0x22a5e70/d;
L_0x22a5f30/d .functor NOT 1, v0x22050d0_0, C4<0>, C4<0>, C4<0>;
L_0x22a5f30 .delay 1 (10000,10000,10000) L_0x22a5f30/d;
L_0x22a6090/d .functor AND 1, v0x2205010_0, v0x22050d0_0, C4<1>, C4<1>;
L_0x22a6090 .delay 1 (20000,20000,20000) L_0x22a6090/d;
L_0x22a6220/d .functor AND 1, v0x2205010_0, L_0x22a5f30, C4<1>, C4<1>;
L_0x22a6220 .delay 1 (20000,20000,20000) L_0x22a6220/d;
L_0x22a6330/d .functor AND 1, L_0x22a5e70, v0x22050d0_0, C4<1>, C4<1>;
L_0x22a6330 .delay 1 (20000,20000,20000) L_0x22a6330/d;
L_0x22a6490/d .functor AND 1, L_0x22a5e70, L_0x22a5f30, C4<1>, C4<1>;
L_0x22a6490 .delay 1 (20000,20000,20000) L_0x22a6490/d;
L_0x22a65f0/d .functor AND 1, L_0x22a50b0, L_0x22a6490, C4<1>, C4<1>;
L_0x22a65f0 .delay 1 (20000,20000,20000) L_0x22a65f0/d;
L_0x22a6700/d .functor AND 1, L_0x22a58e0, L_0x22a6220, C4<1>, C4<1>;
L_0x22a6700 .delay 1 (20000,20000,20000) L_0x22a6700/d;
L_0x22a68b0/d .functor AND 1, L_0x22a5a40, L_0x22a6330, C4<1>, C4<1>;
L_0x22a68b0 .delay 1 (20000,20000,20000) L_0x22a68b0/d;
L_0x22a6a10/d .functor AND 1, L_0x22a5c10, L_0x22a6090, C4<1>, C4<1>;
L_0x22a6a10 .delay 1 (20000,20000,20000) L_0x22a6a10/d;
L_0x22a6b70/d .functor OR 1, L_0x22a65f0, L_0x22a6700, L_0x22a68b0, L_0x22a6a10;
L_0x22a6b70 .delay 1 (40000,40000,40000) L_0x22a6b70/d;
v0x22055f0_0 .net "A0andA1", 0 0, L_0x22a6090;  1 drivers
v0x22056b0_0 .net "A0andnotA1", 0 0, L_0x22a6220;  1 drivers
v0x2205770_0 .net "addr0", 0 0, v0x2205010_0;  alias, 1 drivers
v0x2205840_0 .net "addr1", 0 0, v0x22050d0_0;  alias, 1 drivers
v0x2205910_0 .net "in0", 0 0, L_0x22a50b0;  alias, 1 drivers
v0x2205a00_0 .net "in0and", 0 0, L_0x22a65f0;  1 drivers
v0x2205aa0_0 .net "in1", 0 0, L_0x22a58e0;  alias, 1 drivers
v0x2205b40_0 .net "in1and", 0 0, L_0x22a6700;  1 drivers
v0x2205c00_0 .net "in2", 0 0, L_0x22a5a40;  alias, 1 drivers
v0x2205d50_0 .net "in2and", 0 0, L_0x22a68b0;  1 drivers
v0x2205e10_0 .net "in3", 0 0, L_0x22a5c10;  alias, 1 drivers
v0x2205ed0_0 .net "in3and", 0 0, L_0x22a6a10;  1 drivers
v0x2205f90_0 .net "notA0", 0 0, L_0x22a5e70;  1 drivers
v0x2206050_0 .net "notA0andA1", 0 0, L_0x22a6330;  1 drivers
v0x2206110_0 .net "notA0andnotA1", 0 0, L_0x22a6490;  1 drivers
v0x22061d0_0 .net "notA1", 0 0, L_0x22a5f30;  1 drivers
v0x2206290_0 .net "out", 0 0, L_0x22a6b70;  alias, 1 drivers
S_0x2207840 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x2204790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x22a6e60/d .functor NOT 1, L_0x22a47e0, C4<0>, C4<0>, C4<0>;
L_0x22a6e60 .delay 1 (10000,10000,10000) L_0x22a6e60/d;
L_0x22a71a0/d .functor NOT 1, L_0x22a7260, C4<0>, C4<0>, C4<0>;
L_0x22a71a0 .delay 1 (10000,10000,10000) L_0x22a71a0/d;
L_0x22a73c0/d .functor AND 1, L_0x22a7520, L_0x22a6e60, L_0x22a71a0, C4<1>;
L_0x22a73c0 .delay 1 (30000,30000,30000) L_0x22a73c0/d;
L_0x22a7680/d .functor XOR 1, L_0x22a73c0, L_0x2280790, C4<0>, C4<0>;
L_0x22a7680 .delay 1 (20000,20000,20000) L_0x22a7680/d;
L_0x22a7790/d .functor XOR 1, L_0x22a9640, L_0x22a7680, C4<0>, C4<0>;
L_0x22a7790 .delay 1 (20000,20000,20000) L_0x22a7790/d;
L_0x22a78f0/d .functor XOR 1, L_0x22a7790, L_0x22a55c0, C4<0>, C4<0>;
L_0x22a78f0 .delay 1 (20000,20000,20000) L_0x22a78f0/d;
L_0x22a7ae0/d .functor AND 1, L_0x22a9640, L_0x2280790, C4<1>, C4<1>;
L_0x22a7ae0 .delay 1 (20000,20000,20000) L_0x22a7ae0/d;
L_0x22a7c90/d .functor AND 1, L_0x22a55c0, L_0x22a7790, C4<1>, C4<1>;
L_0x22a7c90 .delay 1 (20000,20000,20000) L_0x22a7c90/d;
L_0x22a7e40/d .functor OR 1, L_0x22a7ae0, L_0x22a7c90, C4<0>, C4<0>;
L_0x22a7e40 .delay 1 (20000,20000,20000) L_0x22a7e40/d;
L_0x22a7fa0/d .functor OR 1, L_0x22a9640, L_0x2280790, C4<0>, C4<0>;
L_0x22a7fa0 .delay 1 (20000,20000,20000) L_0x22a7fa0/d;
L_0x22a8160/d .functor XOR 1, v0x2207fb0_0, L_0x22a7fa0, C4<0>, C4<0>;
L_0x22a8160 .delay 1 (20000,20000,20000) L_0x22a8160/d;
L_0x22a82c0/d .functor XOR 1, v0x2207fb0_0, L_0x22a7ae0, C4<0>, C4<0>;
L_0x22a82c0 .delay 1 (20000,20000,20000) L_0x22a82c0/d;
L_0x22a8490/d .functor XOR 1, L_0x22a9640, L_0x2280790, C4<0>, C4<0>;
L_0x22a8490 .delay 1 (20000,20000,20000) L_0x22a8490/d;
v0x2209310_0 .net "AB", 0 0, L_0x22a7ae0;  1 drivers
v0x22093f0_0 .net "AorB", 0 0, L_0x22a7fa0;  1 drivers
v0x22094b0_0 .net "AxorB", 0 0, L_0x22a8490;  1 drivers
v0x2209580_0 .net "AxorB2", 0 0, L_0x22a7790;  1 drivers
v0x2209620_0 .net "AxorBC", 0 0, L_0x22a7c90;  1 drivers
v0x22096c0_0 .net *"_s1", 0 0, L_0x22a47e0;  1 drivers
v0x22097a0_0 .net *"_s3", 0 0, L_0x22a7260;  1 drivers
v0x2209880_0 .net *"_s5", 0 0, L_0x22a7520;  1 drivers
v0x2209960_0 .net "a", 0 0, L_0x22a9640;  1 drivers
v0x2209ab0_0 .net "address0", 0 0, v0x2207e20_0;  1 drivers
v0x2209b50_0 .net "address1", 0 0, v0x2207ee0_0;  1 drivers
v0x2209c40_0 .net "b", 0 0, L_0x2280790;  1 drivers
v0x2209d00_0 .net "carryin", 0 0, L_0x22a55c0;  alias, 1 drivers
v0x2209da0_0 .net8 "carryout", 0 0, RS_0x7feee67855b8;  alias, 16 drivers
v0x2209e40_0 .net "control", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x2209ee0_0 .net "invert", 0 0, v0x2207fb0_0;  1 drivers
v0x2209f80_0 .net "nandand", 0 0, L_0x22a82c0;  1 drivers
v0x220a130_0 .net "newB", 0 0, L_0x22a7680;  1 drivers
v0x220a1d0_0 .net "noror", 0 0, L_0x22a8160;  1 drivers
v0x220a270_0 .net "notControl1", 0 0, L_0x22a6e60;  1 drivers
v0x220a310_0 .net "notControl2", 0 0, L_0x22a71a0;  1 drivers
v0x220a3b0_0 .net "subtract", 0 0, L_0x22a73c0;  1 drivers
v0x220a450_0 .net "sum", 0 0, L_0x22a93f0;  1 drivers
v0x220a4f0_0 .net "sumval", 0 0, L_0x22a78f0;  1 drivers
L_0x22a47e0 .part v0x220bb50_0, 1, 1;
L_0x22a7260 .part v0x220bb50_0, 2, 1;
L_0x22a7520 .part v0x220bb50_0, 0, 1;
S_0x2207ad0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x2207840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2207d40_0 .net "ALUcommand", 2 0, v0x220bb50_0;  alias, 1 drivers
v0x2207e20_0 .var "address0", 0 0;
v0x2207ee0_0 .var "address1", 0 0;
v0x2207fb0_0 .var "invert", 0 0;
S_0x2208120 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x2207840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x22a86f0/d .functor NOT 1, v0x2207e20_0, C4<0>, C4<0>, C4<0>;
L_0x22a86f0 .delay 1 (10000,10000,10000) L_0x22a86f0/d;
L_0x22a87b0/d .functor NOT 1, v0x2207ee0_0, C4<0>, C4<0>, C4<0>;
L_0x22a87b0 .delay 1 (10000,10000,10000) L_0x22a87b0/d;
L_0x22a8910/d .functor AND 1, v0x2207e20_0, v0x2207ee0_0, C4<1>, C4<1>;
L_0x22a8910 .delay 1 (20000,20000,20000) L_0x22a8910/d;
L_0x22a8aa0/d .functor AND 1, v0x2207e20_0, L_0x22a87b0, C4<1>, C4<1>;
L_0x22a8aa0 .delay 1 (20000,20000,20000) L_0x22a8aa0/d;
L_0x22a8bb0/d .functor AND 1, L_0x22a86f0, v0x2207ee0_0, C4<1>, C4<1>;
L_0x22a8bb0 .delay 1 (20000,20000,20000) L_0x22a8bb0/d;
L_0x22a8d10/d .functor AND 1, L_0x22a86f0, L_0x22a87b0, C4<1>, C4<1>;
L_0x22a8d10 .delay 1 (20000,20000,20000) L_0x22a8d10/d;
L_0x22a8e70/d .functor AND 1, L_0x22a78f0, L_0x22a8d10, C4<1>, C4<1>;
L_0x22a8e70 .delay 1 (20000,20000,20000) L_0x22a8e70/d;
L_0x22a8f80/d .functor AND 1, L_0x22a8160, L_0x22a8aa0, C4<1>, C4<1>;
L_0x22a8f80 .delay 1 (20000,20000,20000) L_0x22a8f80/d;
L_0x22a9130/d .functor AND 1, L_0x22a82c0, L_0x22a8bb0, C4<1>, C4<1>;
L_0x22a9130 .delay 1 (20000,20000,20000) L_0x22a9130/d;
L_0x22a9290/d .functor AND 1, L_0x22a8490, L_0x22a8910, C4<1>, C4<1>;
L_0x22a9290 .delay 1 (20000,20000,20000) L_0x22a9290/d;
L_0x22a93f0/d .functor OR 1, L_0x22a8e70, L_0x22a8f80, L_0x22a9130, L_0x22a9290;
L_0x22a93f0 .delay 1 (40000,40000,40000) L_0x22a93f0/d;
v0x2208400_0 .net "A0andA1", 0 0, L_0x22a8910;  1 drivers
v0x22084c0_0 .net "A0andnotA1", 0 0, L_0x22a8aa0;  1 drivers
v0x2208580_0 .net "addr0", 0 0, v0x2207e20_0;  alias, 1 drivers
v0x2208650_0 .net "addr1", 0 0, v0x2207ee0_0;  alias, 1 drivers
v0x2208720_0 .net "in0", 0 0, L_0x22a78f0;  alias, 1 drivers
v0x2208810_0 .net "in0and", 0 0, L_0x22a8e70;  1 drivers
v0x22088b0_0 .net "in1", 0 0, L_0x22a8160;  alias, 1 drivers
v0x2208950_0 .net "in1and", 0 0, L_0x22a8f80;  1 drivers
v0x2208a10_0 .net "in2", 0 0, L_0x22a82c0;  alias, 1 drivers
v0x2208b60_0 .net "in2and", 0 0, L_0x22a9130;  1 drivers
v0x2208c20_0 .net "in3", 0 0, L_0x22a8490;  alias, 1 drivers
v0x2208ce0_0 .net "in3and", 0 0, L_0x22a9290;  1 drivers
v0x2208da0_0 .net "notA0", 0 0, L_0x22a86f0;  1 drivers
v0x2208e60_0 .net "notA0andA1", 0 0, L_0x22a8bb0;  1 drivers
v0x2208f20_0 .net "notA0andnotA1", 0 0, L_0x22a8d10;  1 drivers
v0x2208fe0_0 .net "notA1", 0 0, L_0x22a87b0;  1 drivers
v0x22090a0_0 .net "out", 0 0, L_0x22a93f0;  alias, 1 drivers
S_0x220b590 .scope module, "tester" "lab1testbench" 2 43, 2 75 0, S_0x1f84e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "alupassed"
    .port_info 3 /INPUT 32 "result"
    .port_info 4 /INPUT 1 "carryout"
    .port_info 5 /INPUT 1 "zero"
    .port_info 6 /INPUT 1 "overflow"
    .port_info 7 /OUTPUT 32 "operandA"
    .port_info 8 /OUTPUT 32 "operandB"
    .port_info 9 /OUTPUT 3 "command"
v0x220b8b0_0 .var "alupassed", 0 0;
v0x220b990_0 .net "begintest", 0 0, v0x220c3b0_0;  1 drivers
v0x220ba50_0 .net "carryout", 0 0, L_0x22aa100;  alias, 1 drivers
v0x220bb50_0 .var "command", 2 0;
v0x220bbf0_0 .var "endtest", 0 0;
v0x220bce0_0 .var "operandA", 31 0;
v0x220bda0_0 .var "operandB", 31 0;
v0x220be70_0 .net "overflow", 0 0, L_0x22acae0;  alias, 1 drivers
v0x220bf40_0 .net "result", 31 0, L_0x2233240;  alias, 1 drivers
o0x7feee6796ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x220c0a0_0 .net "zero", 0 0, o0x7feee6796ce8;  0 drivers
E_0x21ad440 .event edge, v0x220b990_0;
    .scope S_0x1f84850;
T_0 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2005520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2005630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df9360_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2155020;
T_1 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2155290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2155400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21554c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155590_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2158220;
T_2 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21584b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2158590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2158720_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x215b050;
T_3 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x215b2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b5f0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x215e2d0;
T_4 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x215e530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215e7a0_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x21610d0;
T_5 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2161340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2161420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21614e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21615b0_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x21642e0;
T_6 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2164540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2164620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21646e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2164780_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x21670b0;
T_7 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2167320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x215b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21676b0_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x216a3f0;
T_8 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x216a650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a8c0_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x216d1f0;
T_9 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x216d460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216d6d0_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x21703b0;
T_10 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2170610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21706f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21707b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2170880_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x21731b0;
T_11 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2173420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2173500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21735c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2173690_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x2176370;
T_12 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21765d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2176840_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x2179170;
T_13 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21793e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21794c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2179650_0, 0, 1;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x217c370;
T_14 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x217c5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217c840_0, 0, 1;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x217f170;
T_15 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x217f3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2167400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21674c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217f8d0_0, 0, 1;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x2182640;
T_16 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21828a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2182980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2182b10_0, 0, 1;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x2185440;
T_17 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21856b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2185790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2185920_0, 0, 1;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2188600;
T_18 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2188860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2188940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2188ad0_0, 0, 1;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x218b400;
T_19 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x218b670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b8e0_0, 0, 1;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x218e5c0;
T_20 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x218e820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218ea90_0, 0, 1;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x21913c0;
T_21 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x2191630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.8;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2191710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21917d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21918a0_0, 0, 1;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x2194580;
T_22 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21947e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21948c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2194a50_0, 0, 1;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x2197380;
T_23 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21975f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21976d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2197860_0, 0, 1;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x219a540;
T_24 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x219a7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219aa10_0, 0, 1;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x219d340;
T_25 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x219d5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219d820_0, 0, 1;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x21a0500;
T_26 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21a0760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %jmp T_26.8;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a0840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a09d0_0, 0, 1;
    %jmp T_26.8;
T_26.8 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x21a3300;
T_27 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21a3570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %jmp T_27.8;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a3710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a37e0_0, 0, 1;
    %jmp T_27.8;
T_27.8 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x21a64c0;
T_28 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21a6720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %jmp T_28.8;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a6800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a6990_0, 0, 1;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x21a92c0;
T_29 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x21a9530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a9610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a96d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a97a0_0, 0, 1;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x2109f80;
T_30 ;
    %wait E_0x1dfc540;
    %load/vec4 v0x1f7f530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %jmp T_30.8;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2079b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2147700_0, 0, 1;
    %jmp T_30.8;
T_30.8 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x20ebab0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21acf10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21ad010_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x21ace70_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 21 "$display", "%b | result| ", v0x21ad180_0 {0 0 0};
    %vpi_call 2 22 "$display", "TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTt", " " {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x21b09a0;
T_32 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21b0c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %jmp T_32.8;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b0d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b0ec0_0, 0, 1;
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x21b3800;
T_33 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21b3a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b3be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b3d70_0, 0, 1;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x21b6a00;
T_34 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21b6c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %jmp T_34.8;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b6d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6f00_0, 0, 1;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x21b9830;
T_35 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21b9aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %jmp T_35.8;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9dd0_0, 0, 1;
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x21bcab0;
T_36 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21bcd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %jmp T_36.8;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bcf80_0, 0, 1;
    %jmp T_36.8;
T_36.8 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x21bf8b0;
T_37 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21bfb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %jmp T_37.8;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bfc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bfd90_0, 0, 1;
    %jmp T_37.8;
T_37.8 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x21c2ac0;
T_38 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21c2d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %jmp T_38.8;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c2e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c2f60_0, 0, 1;
    %jmp T_38.8;
T_38.8 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x21c5890;
T_39 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21c5b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %jmp T_39.8;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b9b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5e90_0, 0, 1;
    %jmp T_39.8;
T_39.8 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x21c8bd0;
T_40 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21c8e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %jmp T_40.8;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c8fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x21cb9d0;
T_41 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21cbc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %jmp T_41.8;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cbd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cbeb0_0, 0, 1;
    %jmp T_41.8;
T_41.8 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x21ceba0;
T_42 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21cee00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %jmp T_42.8;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ceee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cefa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21cf070_0, 0, 1;
    %jmp T_42.8;
T_42.8 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x21d19a0;
T_43 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21d1c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %jmp T_43.8;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1e80_0, 0, 1;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x21d4b60;
T_44 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21d4dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %jmp T_44.8;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d5030_0, 0, 1;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x21d7960;
T_45 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21d7bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %jmp T_45.8;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7e40_0, 0, 1;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x21dab60;
T_46 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21dadc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %jmp T_46.8;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21daea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21daf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21db030_0, 0, 1;
    %jmp T_46.8;
T_46.8 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x21dd960;
T_47 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21ddbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c5be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21de0c0_0, 0, 1;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x21e0e30;
T_48 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21e1090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %jmp T_48.8;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e1300_0, 0, 1;
    %jmp T_48.8;
T_48.8 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x21e3c30;
T_49 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21e3ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %jmp T_49.8;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e4110_0, 0, 1;
    %jmp T_49.8;
T_49.8 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x21e6df0;
T_50 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21e7050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %jmp T_50.8;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e7130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e71f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e72c0_0, 0, 1;
    %jmp T_50.8;
T_50.8 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x21e9bf0;
T_51 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21e9e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %jmp T_51.8;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e9f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ea0d0_0, 0, 1;
    %jmp T_51.8;
T_51.8 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x21ecdb0;
T_52 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21ed010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %jmp T_52.8;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ed0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed280_0, 0, 1;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x21efbd0;
T_53 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21efe40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %jmp T_53.8;
T_53.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21eff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21effe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f00b0_0, 0, 1;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x21f2d90;
T_54 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21f2ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %jmp T_54.8;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f30d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f3260_0, 0, 1;
    %jmp T_54.8;
T_54.8 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x21f5b90;
T_55 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21f5e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %jmp T_55.8;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f6070_0, 0, 1;
    %jmp T_55.8;
T_55.8 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x21f8d50;
T_56 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21f8fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %jmp T_56.8;
T_56.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f9220_0, 0, 1;
    %jmp T_56.8;
T_56.8 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x21fbb50;
T_57 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21fbdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %jmp T_57.8;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fbea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fbf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fc030_0, 0, 1;
    %jmp T_57.8;
T_57.8 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x21fed10;
T_58 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21fef70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ff050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ff1e0_0, 0, 1;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x2201b10;
T_59 ;
    %wait E_0x21ada90;
    %load/vec4 v0x2201d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2201e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201ff0_0, 0, 1;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x2204cd0;
T_60 ;
    %wait E_0x21ada90;
    %load/vec4 v0x2204f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %jmp T_60.8;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2205010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22050d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22051a0_0, 0, 1;
    %jmp T_60.8;
T_60.8 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x2207ad0;
T_61 ;
    %wait E_0x21ada90;
    %load/vec4 v0x2207d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %jmp T_61.8;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2207e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2207fb0_0, 0, 1;
    %jmp T_61.8;
T_61.8 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x21ad800;
T_62 ;
    %wait E_0x21ada90;
    %load/vec4 v0x21adb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %jmp T_62.8;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21adc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21adda0_0, 0, 1;
    %jmp T_62.8;
T_62.8 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x220b590;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %end;
    .thread T_63;
    .scope S_0x220b590;
T_64 ;
    %wait E_0x21ad440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220bbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 119 "$display", "Test Case 1 Failed 0+0" {0 0 0};
    %vpi_call 2 120 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.0 ;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 200, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 132 "$display", "Test Case 1 Failed 300-100" {0 0 0};
    %vpi_call 2 133 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.2 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 227, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 145 "$display", "Test Case 1 Failed XOR" {0 0 0};
    %vpi_call 2 146 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.4 ;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 159 "$display", "Test Case 1 Failed SLT" {0 0 0};
    %vpi_call 2 160 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.6 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 284, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 171 "$display", "Test Case 1 Failed AND" {0 0 0};
    %vpi_call 2 172 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.8 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 227, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 183 "$display", "Test Case Failed NAND" {0 0 0};
    %vpi_call 2 184 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.10 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 511, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 196 "$display", "Test Case Failed OR" {0 0 0};
    %vpi_call 2 197 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.12 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x220bce0_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x220bda0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x220bb50_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x220bf40_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x220ba50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220be70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x220c0a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220b8b0_0, 0, 1;
    %vpi_call 2 209 "$display", "Test Case Failed NOR" {0 0 0};
    %vpi_call 2 210 "$display", "Reuslt %b", v0x220bf40_0 {0 0 0};
T_64.14 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x220bbf0_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1f84e30;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220c3b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x220c3b0_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .thread T_65;
    .scope S_0x1f84e30;
T_66 ;
    %wait E_0x1dfbf60;
    %vpi_call 2 67 "$display", "ALU passed?: %b", v0x220c2c0_0 {0 0 0};
    %jmp T_66;
    .thread T_66, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
    "./bitslice.v";
