$date
	Tue Feb 13 23:43:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_register $end
$scope module regA $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 4 # in [3:0] $end
$var wire 1 $ load $end
$var wire 4 % out [3:0] $end
$var reg 4 & cache_in [3:0] $end
$var reg 4 ' count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
bx &
bx %
0$
b0 #
0"
1!
$end
#5
0!
#10
b10 '
b1 %
b1 &
1!
1$
b1 #
#15
0!
#20
b10 %
b10 &
b11 '
1!
b10 #
#25
0!
#30
b100 '
b11 %
b11 &
1!
b11 #
#35
0!
#40
b101 '
1!
b100 #
0$
#45
0!
#50
b110 '
1!
b101 #
#55
0!
#60
b110 %
b110 &
b111 '
1!
b110 #
1$
#65
0!
#70
b1000 '
b111 %
b111 &
1!
b111 #
#75
0!
#80
b1001 '
1!
