#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May  7 15:15:35 2020
# Process ID: 4084
# Current directory: C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z007sclg225-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 926.789 ; gain = 233.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:81]
INFO: [Synth 8-3491] module 'filter' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:12' bound to instance 'U0' of component 'filter' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:37]
INFO: [Synth 8-3491] module 'Block_proc' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:447]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Block_proc.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Block_proc.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Block_proc.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Block_proc.vhd:39]
INFO: [Synth 8-3491] module 'AXIvideo2Mat' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:12' bound to instance 'AXIvideo2Mat_U0' of component 'AXIvideo2Mat' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:472]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:78]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:146]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_data_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:206]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (2#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (3#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (4#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_keep_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:220]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (4#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (4#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (4#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_strb_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:234]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_user_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:248]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized3' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized1' (4#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized1' (4#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized3' (4#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_last_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:262]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_id_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:276]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_dest_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:290]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (5#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/AXIvideo2Mat.vhd:51]
INFO: [Synth 8-3491] module 'GaussianBlur' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/GaussianBlur.vhd:12' bound to instance 'GaussianBlur_U0' of component 'GaussianBlur' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:509]
INFO: [Synth 8-638] synthesizing module 'GaussianBlur' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/GaussianBlur.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/GaussianBlur.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/GaussianBlur.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/GaussianBlur.vhd:65]
INFO: [Synth 8-3491] module 'Filter2D' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:12' bound to instance 'grp_Filter2D_fu_82' of component 'Filter2D' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/GaussianBlur.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Filter2D' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:449]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:456]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_bkb' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:88' bound to instance 'k_buf_0_val_5_U' of component 'Filter2D_k_buf_0_bkb' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:879]
INFO: [Synth 8-638] synthesizing module 'Filter2D_k_buf_0_bkb' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:107]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_bkb_ram' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:10' bound to instance 'Filter2D_k_buf_0_bkb_ram_U' of component 'Filter2D_k_buf_0_bkb_ram' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Filter2D_k_buf_0_bkb_ram' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:32]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter2D_k_buf_0_bkb_ram' (6#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_k_buf_0_bkb' (7#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:107]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_bkb' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:88' bound to instance 'k_buf_0_val_6_U' of component 'Filter2D_k_buf_0_bkb' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:897]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_bkb' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:88' bound to instance 'k_buf_0_val_7_U' of component 'Filter2D_k_buf_0_bkb' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:915]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_bkb' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:88' bound to instance 'k_buf_0_val_8_U' of component 'Filter2D_k_buf_0_bkb' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:933]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_bkb' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd:88' bound to instance 'k_buf_0_val_9_U' of component 'Filter2D_k_buf_0_bkb' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:951]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U18' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:969]
INFO: [Synth 8-638] synthesizing module 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filter_mux_53_8_1_1' (8#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U19' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:989]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U20' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1009]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U21' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1029]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U22' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1049]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U23' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1069]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U24' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U25' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U26' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1129]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_mux_53_8_1_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mux_53_8_1_1.vhd:10' bound to instance 'filter_mux_53_8_1_1_U27' of component 'filter_mux_53_8_1_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdg8j' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:41' bound to instance 'filter_mac_muladdg8j_U28' of component 'filter_mac_muladdg8j' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdg8j' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdg8j_DSP48_0' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:9' bound to instance 'filter_mac_muladdg8j_DSP48_0_U' of component 'filter_mac_muladdg8j_DSP48_0' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:68]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdg8j_DSP48_0' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdg8j_DSP48_0' (9#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdg8j' (10#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdhbi' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdhbi.vhd:41' bound to instance 'filter_mac_muladdhbi_U29' of component 'filter_mac_muladdhbi' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1183]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdhbi' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdhbi.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdhbi_DSP48_1' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdhbi.vhd:9' bound to instance 'filter_mac_muladdhbi_DSP48_1_U' of component 'filter_mac_muladdhbi_DSP48_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdhbi.vhd:68]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdhbi_DSP48_1' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdhbi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdhbi_DSP48_1' (11#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdhbi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdhbi' (12#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdhbi.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdibs' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:41' bound to instance 'filter_mac_muladdibs_U30' of component 'filter_mac_muladdibs' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1197]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdibs' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdibs_DSP48_2' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:9' bound to instance 'filter_mac_muladdibs_DSP48_2_U' of component 'filter_mac_muladdibs_DSP48_2' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:68]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdibs_DSP48_2' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdibs_DSP48_2' (13#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdibs' (14#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdg8j' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdg8j.vhd:41' bound to instance 'filter_mac_muladdg8j_U31' of component 'filter_mac_muladdg8j' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1211]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdjbC' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdjbC.vhd:38' bound to instance 'filter_mac_muladdjbC_U32' of component 'filter_mac_muladdjbC' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1225]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdjbC' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdjbC.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdjbC_DSP48_3' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdjbC.vhd:9' bound to instance 'filter_mac_muladdjbC_DSP48_3_U' of component 'filter_mac_muladdjbC_DSP48_3' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdjbC.vhd:65]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdjbC_DSP48_3' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdjbC.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdjbC_DSP48_3' (15#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdjbC.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdjbC' (16#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdjbC.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdkbM' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:38' bound to instance 'filter_mac_muladdkbM_U33' of component 'filter_mac_muladdkbM' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdkbM' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdkbM_DSP48_4' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:9' bound to instance 'filter_mac_muladdkbM_DSP48_4_U' of component 'filter_mac_muladdkbM_DSP48_4' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:65]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdkbM_DSP48_4' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdkbM_DSP48_4' (17#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdkbM' (18#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdlbW' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:41' bound to instance 'filter_mac_muladdlbW_U34' of component 'filter_mac_muladdlbW' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1253]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdlbW' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdlbW_DSP48_5' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:9' bound to instance 'filter_mac_muladdlbW_DSP48_5_U' of component 'filter_mac_muladdlbW_DSP48_5' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:68]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdlbW_DSP48_5' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdlbW_DSP48_5' (19#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdlbW' (20#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mul_mul_13mb6' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_13mb6.vhd:31' bound to instance 'filter_mul_mul_13mb6_U35' of component 'filter_mul_mul_13mb6' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1267]
INFO: [Synth 8-638] synthesizing module 'filter_mul_mul_13mb6' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_13mb6.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mul_mul_13mb6_DSP48_6' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_13mb6.vhd:6' bound to instance 'filter_mul_mul_13mb6_DSP48_6_U' of component 'filter_mul_mul_13mb6_DSP48_6' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_13mb6.vhd:55]
INFO: [Synth 8-638] synthesizing module 'filter_mul_mul_13mb6_DSP48_6' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_13mb6.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filter_mul_mul_13mb6_DSP48_6' (21#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_13mb6.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filter_mul_mul_13mb6' (22#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_13mb6.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdlbW' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdlbW.vhd:41' bound to instance 'filter_mac_muladdlbW_U36' of component 'filter_mac_muladdlbW' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1279]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mul_mul_11ncg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_11ncg.vhd:31' bound to instance 'filter_mul_mul_11ncg_U37' of component 'filter_mul_mul_11ncg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1293]
INFO: [Synth 8-638] synthesizing module 'filter_mul_mul_11ncg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_11ncg.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mul_mul_11ncg_DSP48_7' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_11ncg.vhd:6' bound to instance 'filter_mul_mul_11ncg_DSP48_7_U' of component 'filter_mul_mul_11ncg_DSP48_7' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_11ncg.vhd:55]
INFO: [Synth 8-638] synthesizing module 'filter_mul_mul_11ncg_DSP48_7' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_11ncg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filter_mul_mul_11ncg_DSP48_7' (23#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_11ncg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filter_mul_mul_11ncg' (24#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_11ncg.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mul_mul_12ocq' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_12ocq.vhd:31' bound to instance 'filter_mul_mul_12ocq_U38' of component 'filter_mul_mul_12ocq' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1305]
INFO: [Synth 8-638] synthesizing module 'filter_mul_mul_12ocq' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_12ocq.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mul_mul_12ocq_DSP48_8' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_12ocq.vhd:6' bound to instance 'filter_mul_mul_12ocq_DSP48_8_U' of component 'filter_mul_mul_12ocq_DSP48_8' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_12ocq.vhd:55]
INFO: [Synth 8-638] synthesizing module 'filter_mul_mul_12ocq_DSP48_8' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_12ocq.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filter_mul_mul_12ocq_DSP48_8' (25#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_12ocq.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filter_mul_mul_12ocq' (26#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mul_mul_12ocq.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_am_addmul_pcA' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_am_addmul_pcA.vhd:38' bound to instance 'filter_am_addmul_pcA_U39' of component 'filter_am_addmul_pcA' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1317]
INFO: [Synth 8-638] synthesizing module 'filter_am_addmul_pcA' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_am_addmul_pcA.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_am_addmul_pcA_DSP48_9' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_am_addmul_pcA.vhd:9' bound to instance 'filter_am_addmul_pcA_DSP48_9_U' of component 'filter_am_addmul_pcA_DSP48_9' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_am_addmul_pcA.vhd:65]
INFO: [Synth 8-638] synthesizing module 'filter_am_addmul_pcA_DSP48_9' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_am_addmul_pcA.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_am_addmul_pcA_DSP48_9' (27#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_am_addmul_pcA.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_am_addmul_pcA' (28#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_am_addmul_pcA.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdqcK' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdqcK.vhd:38' bound to instance 'filter_mac_muladdqcK_U40' of component 'filter_mac_muladdqcK' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1331]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdqcK' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdqcK.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdqcK_DSP48_10' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdqcK.vhd:9' bound to instance 'filter_mac_muladdqcK_DSP48_10_U' of component 'filter_mac_muladdqcK_DSP48_10' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdqcK.vhd:65]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdqcK_DSP48_10' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdqcK.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdqcK_DSP48_10' (29#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdqcK.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdqcK' (30#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdqcK.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdrcU' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdrcU.vhd:38' bound to instance 'filter_mac_muladdrcU_U41' of component 'filter_mac_muladdrcU' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1345]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdrcU' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdrcU.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdrcU_DSP48_11' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdrcU.vhd:9' bound to instance 'filter_mac_muladdrcU_DSP48_11_U' of component 'filter_mac_muladdrcU_DSP48_11' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdrcU.vhd:65]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdrcU_DSP48_11' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdrcU.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdrcU_DSP48_11' (31#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdrcU.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdrcU' (32#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdrcU.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdkbM' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdkbM.vhd:38' bound to instance 'filter_mac_muladdkbM_U42' of component 'filter_mac_muladdkbM' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1359]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdsc4' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdsc4.vhd:38' bound to instance 'filter_mac_muladdsc4_U43' of component 'filter_mac_muladdsc4' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1373]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdsc4' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdsc4.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdsc4_DSP48_12' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdsc4.vhd:9' bound to instance 'filter_mac_muladdsc4_DSP48_12_U' of component 'filter_mac_muladdsc4_DSP48_12' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdsc4.vhd:65]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdsc4_DSP48_12' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdsc4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdsc4_DSP48_12' (33#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdsc4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdsc4' (34#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdsc4.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdibs' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdibs.vhd:41' bound to instance 'filter_mac_muladdibs_U44' of component 'filter_mac_muladdibs' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1387]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdtde' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdtde.vhd:41' bound to instance 'filter_mac_muladdtde_U45' of component 'filter_mac_muladdtde' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdtde' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdtde.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'filter_mac_muladdtde_DSP48_13' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdtde.vhd:9' bound to instance 'filter_mac_muladdtde_DSP48_13_U' of component 'filter_mac_muladdtde_DSP48_13' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdtde.vhd:68]
INFO: [Synth 8-638] synthesizing module 'filter_mac_muladdtde_DSP48_13' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdtde.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdtde_DSP48_13' (35#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdtde.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_mac_muladdtde' (36#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_mac_muladdtde.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_ama_addmuludo' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_ama_addmuludo.vhd:43' bound to instance 'filter_ama_addmuludo_U46' of component 'filter_ama_addmuludo' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1415]
INFO: [Synth 8-638] synthesizing module 'filter_ama_addmuludo' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_ama_addmuludo.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'filter_ama_addmuludo_DSP48_14' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_ama_addmuludo.vhd:9' bound to instance 'filter_ama_addmuludo_DSP48_14_U' of component 'filter_ama_addmuludo_DSP48_14' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_ama_addmuludo.vhd:73]
INFO: [Synth 8-638] synthesizing module 'filter_ama_addmuludo_DSP48_14' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_ama_addmuludo.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'filter_ama_addmuludo_DSP48_14' (37#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_ama_addmuludo.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'filter_ama_addmuludo' (38#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter_ama_addmuludo.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Filter2D' (39#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'GaussianBlur' (40#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/GaussianBlur.vhd:36]
INFO: [Synth 8-3491] module 'Threshold' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:12' bound to instance 'Threshold_U0' of component 'Threshold' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:531]
INFO: [Synth 8-638] synthesizing module 'Threshold' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Threshold' (41#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Threshold.vhd:45]
INFO: [Synth 8-3491] module 'Mat2AXIvideo' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:12' bound to instance 'Mat2AXIvideo_U0' of component 'Mat2AXIvideo' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:562]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:107]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_data_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:157]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_keep_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:171]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_strb_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:185]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_user_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:199]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_last_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:213]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_id_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:227]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_dest_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (42#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Mat2AXIvideo.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:47' bound to instance 'img_1_rows_V_c_U' of component 'fifo_w10_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:590]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w10_d2_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:10' bound to instance 'U_fifo_w10_d2_A_shiftReg' of component 'fifo_w10_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_shiftReg' (43#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A' (44#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:47' bound to instance 'img_1_cols_V_c_U' of component 'fifo_w11_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:603]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w11_d2_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:10' bound to instance 'U_fifo_w11_d2_A_shiftReg' of component 'fifo_w11_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A_shiftReg' (45#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A' (46#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w10_d4_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d4_A.vhd:47' bound to instance 'img_3_rows_V_c_U' of component 'fifo_w10_d4_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:616]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d4_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w10_d4_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d4_A.vhd:10' bound to instance 'U_fifo_w10_d4_A_shiftReg' of component 'fifo_w10_d4_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d4_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d4_A_shiftReg' (47#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d4_A' (48#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w11_d4_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d4_A.vhd:47' bound to instance 'img_3_cols_V_c_U' of component 'fifo_w11_d4_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:629]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d4_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w11_d4_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d4_A.vhd:10' bound to instance 'U_fifo_w11_d4_A_shiftReg' of component 'fifo_w11_d4_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d4_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d4_A_shiftReg' (49#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d4_A' (50#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:47' bound to instance 'img_1_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:642]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:10' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (51#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (52#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:47' bound to instance 'img_1_rows_V_c10_U' of component 'fifo_w10_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:655]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:47' bound to instance 'img_1_cols_V_c11_U' of component 'fifo_w11_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:668]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:47' bound to instance 'img_2_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:681]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w8_d2_A.vhd:47' bound to instance 'img_3_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:694]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w10_d2_A.vhd:47' bound to instance 'img_3_rows_V_c12_U' of component 'fifo_w10_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:707]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/fifo_w11_d2_A.vhd:47' bound to instance 'img_3_cols_V_c13_U' of component 'fifo_w11_d2_A' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:720]
INFO: [Synth 8-3491] module 'start_for_Threshovdy' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Threshovdy.vhd:47' bound to instance 'start_for_Threshovdy_U' of component 'start_for_Threshovdy' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:733]
INFO: [Synth 8-638] synthesizing module 'start_for_Threshovdy' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Threshovdy.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Threshovdy_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Threshovdy.vhd:10' bound to instance 'U_start_for_Threshovdy_shiftReg' of component 'start_for_Threshovdy_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Threshovdy.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_Threshovdy_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Threshovdy.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Threshovdy_shiftReg' (53#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Threshovdy.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_Threshovdy' (54#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Threshovdy.vhd:66]
INFO: [Synth 8-3491] module 'start_for_GaussiawdI' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_GaussiawdI.vhd:47' bound to instance 'start_for_GaussiawdI_U' of component 'start_for_GaussiawdI' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:746]
INFO: [Synth 8-638] synthesizing module 'start_for_GaussiawdI' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_GaussiawdI.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_GaussiawdI_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_GaussiawdI.vhd:10' bound to instance 'U_start_for_GaussiawdI_shiftReg' of component 'start_for_GaussiawdI_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_GaussiawdI.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_GaussiawdI_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_GaussiawdI.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_GaussiawdI_shiftReg' (55#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_GaussiawdI.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_GaussiawdI' (56#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_GaussiawdI.vhd:66]
INFO: [Synth 8-3491] module 'start_for_Mat2AXIxdS' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Mat2AXIxdS.vhd:47' bound to instance 'start_for_Mat2AXIxdS_U' of component 'start_for_Mat2AXIxdS' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:759]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIxdS' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Mat2AXIxdS.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Mat2AXIxdS_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Mat2AXIxdS.vhd:10' bound to instance 'U_start_for_Mat2AXIxdS_shiftReg' of component 'start_for_Mat2AXIxdS_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Mat2AXIxdS.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIxdS_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Mat2AXIxdS.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIxdS_shiftReg' (57#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Mat2AXIxdS.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIxdS' (58#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/start_for_Mat2AXIxdS.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'filter' (59#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/filter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (60#1) [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:81]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.289 ; gain = 315.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.289 ; gain = 315.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.289 ; gain = 315.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1008.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/filter_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/filter_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1120.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1131.996 ; gain = 11.367
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1131.996 ; gain = 439.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1131.996 ; gain = 439.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1131.996 ; gain = 439.105
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_7_addr_reg_2623_reg[9:0]' into 'k_buf_0_val_6_addr_reg_2617_reg[9:0]' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1725]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_8_addr_reg_2629_reg[9:0]' into 'k_buf_0_val_6_addr_reg_2617_reg[9:0]' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1726]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_9_addr_reg_2640_reg[9:0]' into 'k_buf_0_val_6_addr_reg_2617_reg[9:0]' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1727]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_2582_reg' and it is trimmed from '32' to '10' bits. [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1649]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "Filter2D_k_buf_0_bkb_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1131.996 ; gain = 439.105
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized3) to 'U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 16    
	   2 Input     22 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 10    
	   3 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 64    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 97    
+---RAMs : 
	               5K Bit         RAMs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 67    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 28    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 138   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module Filter2D_k_buf_0_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module filter_mux_53_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     22 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
	   3 Input      3 Bit       Adders := 11    
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 51    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module GaussianBlur 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Threshold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w11_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Threshovdy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_GaussiawdI_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_GaussiawdI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Mat2AXIxdS_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIxdS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_23_reg_2669_reg[7:0]' into 'src_kernel_win_0_va_23_reg_2669_reg[7:0]' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1686]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[7:0]' into 'src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[7:0]' [c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/ccd7/hdl/vhdl/Filter2D.vhd:1687]
DSP Report: Generating DSP filter_mac_muladdjbC_U32/filter_mac_muladdjbC_DSP48_3_U/p, operation Mode is: C+(A:0x3d3)*B.
DSP Report: operator filter_mac_muladdjbC_U32/filter_mac_muladdjbC_DSP48_3_U/p is absorbed into DSP filter_mac_muladdjbC_U32/filter_mac_muladdjbC_DSP48_3_U/p.
DSP Report: operator filter_mac_muladdjbC_U32/filter_mac_muladdjbC_DSP48_3_U/m is absorbed into DSP filter_mac_muladdjbC_U32/filter_mac_muladdjbC_DSP48_3_U/p.
DSP Report: Generating DSP add_ln703_6_reg_2696_reg, operation Mode is: (PCIN+(A:0x5c8)*B)'.
DSP Report: register add_ln703_6_reg_2696_reg is absorbed into DSP add_ln703_6_reg_2696_reg.
DSP Report: operator filter_mac_muladdkbM_U33/filter_mac_muladdkbM_DSP48_4_U/p is absorbed into DSP add_ln703_6_reg_2696_reg.
DSP Report: operator filter_mac_muladdkbM_U33/filter_mac_muladdkbM_DSP48_4_U/m is absorbed into DSP add_ln703_6_reg_2696_reg.
DSP Report: Generating DSP filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p, operation Mode is: C+(A:0x5c8)*B''.
DSP Report: register filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p is absorbed into DSP filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p.
DSP Report: register filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p is absorbed into DSP filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p.
DSP Report: operator filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p is absorbed into DSP filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p.
DSP Report: operator filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/m is absorbed into DSP filter_mac_muladdrcU_U41/filter_mac_muladdrcU_DSP48_11_U/p.
DSP Report: Generating DSP filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p, operation Mode is: C'+(A:0x3d3)*B''.
DSP Report: register filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p is absorbed into DSP filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p.
DSP Report: register filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p is absorbed into DSP filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p.
DSP Report: register filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p is absorbed into DSP filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p.
DSP Report: operator filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p is absorbed into DSP filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p.
DSP Report: operator filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/m is absorbed into DSP filter_mac_muladdqcK_U40/filter_mac_muladdqcK_DSP48_10_U/p.
DSP Report: Generating DSP mul_ln1118_10_reg_2706_reg, operation Mode is: ((A:0x8bd)*B)'.
DSP Report: register mul_ln1118_10_reg_2706_reg is absorbed into DSP mul_ln1118_10_reg_2706_reg.
DSP Report: operator filter_mul_mul_13mb6_U35/filter_mul_mul_13mb6_DSP48_6_U/p_cvt is absorbed into DSP mul_ln1118_10_reg_2706_reg.
DSP Report: Generating DSP filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p, operation Mode is: PCIN+(A:0x5c8)*B''.
DSP Report: register filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p is absorbed into DSP filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p.
DSP Report: register filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p is absorbed into DSP filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p.
DSP Report: operator filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p is absorbed into DSP filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p.
DSP Report: operator filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/m is absorbed into DSP filter_mac_muladdkbM_U42/filter_mac_muladdkbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_14_reg_2716_reg, operation Mode is: ((A:0x5c8)*B)'.
DSP Report: register mul_ln1118_14_reg_2716_reg is absorbed into DSP mul_ln1118_14_reg_2716_reg.
DSP Report: operator filter_mul_mul_12ocq_U38/filter_mul_mul_12ocq_DSP48_8_U/p_cvt is absorbed into DSP mul_ln1118_14_reg_2716_reg.
DSP Report: Generating DSP filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p, operation Mode is: C+(A:0x3d3)*B''.
DSP Report: register filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p is absorbed into DSP filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p.
DSP Report: register filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p is absorbed into DSP filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p.
DSP Report: operator filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p is absorbed into DSP filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p.
DSP Report: operator filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/m is absorbed into DSP filter_mac_muladdsc4_U43/filter_mac_muladdsc4_DSP48_12_U/p.
DSP Report: Generating DSP mul_ln703_2_reg_2726_reg, operation Mode is: ((D+A'')*(B:0x11b))'.
DSP Report: register mul_ln703_2_reg_2726_reg is absorbed into DSP mul_ln703_2_reg_2726_reg.
DSP Report: register mul_ln703_2_reg_2726_reg is absorbed into DSP mul_ln703_2_reg_2726_reg.
DSP Report: register mul_ln703_2_reg_2726_reg is absorbed into DSP mul_ln703_2_reg_2726_reg.
DSP Report: operator filter_am_addmul_pcA_U39/filter_am_addmul_pcA_DSP48_9_U/m is absorbed into DSP mul_ln703_2_reg_2726_reg.
DSP Report: operator filter_am_addmul_pcA_U39/filter_am_addmul_pcA_DSP48_9_U/ad is absorbed into DSP mul_ln703_2_reg_2726_reg.
DSP Report: Generating DSP filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p, operation Mode is: PCIN+(D'+A'')*(B:0x52).
DSP Report: register filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p is absorbed into DSP filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p.
DSP Report: register filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p is absorbed into DSP filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p.
DSP Report: register filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p is absorbed into DSP filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p.
DSP Report: operator filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p is absorbed into DSP filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p.
DSP Report: operator filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/m is absorbed into DSP filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p.
DSP Report: operator filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/ad is absorbed into DSP filter_ama_addmuludo_U46/filter_ama_addmuludo_DSP48_14_U/p.
DSP Report: Generating DSP mul_ln1118_13_reg_2711_reg, operation Mode is: ((A:0x3d3)*B)'.
DSP Report: register mul_ln1118_13_reg_2711_reg is absorbed into DSP mul_ln1118_13_reg_2711_reg.
DSP Report: operator filter_mul_mul_11ncg_U37/filter_mul_mul_11ncg_DSP48_7_U/p_cvt is absorbed into DSP mul_ln1118_13_reg_2711_reg.
DSP Report: Generating DSP grp_fu_2106_p2, operation Mode is: (A:0x11b)*B''.
DSP Report: register src_kernel_win_0_va_23_reg_2669_reg is absorbed into DSP grp_fu_2106_p2.
DSP Report: register src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg is absorbed into DSP grp_fu_2106_p2.
DSP Report: operator grp_fu_2106_p2 is absorbed into DSP grp_fu_2106_p2.
DSP Report: Generating DSP grp_fu_2120_p2, operation Mode is: (A:0x11b)*B.
DSP Report: operator grp_fu_2120_p2 is absorbed into DSP grp_fu_2120_p2.
DSP Report: Generating DSP grp_fu_2082_p2, operation Mode is: (A:0x11b)*B.
DSP Report: operator grp_fu_2082_p2 is absorbed into DSP grp_fu_2082_p2.
DSP Report: Generating DSP grp_fu_2057_p2, operation Mode is: (A:0x11b)*B.
DSP Report: operator grp_fu_2057_p2 is absorbed into DSP grp_fu_2057_p2.
CRITICAL WARNING: [Synth 8-5796] RAM (U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /i_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /k_buf_0_val_6_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /k_buf_0_val_7_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /k_buf_0_val_8_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/sext_ln147_1_reg_2490_reg[1]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/add_ln458_reg_2495_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/add_ln507_reg_2472_reg[0]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/sext_ln443_3_reg_2467_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/add_ln147_1_reg_2481_reg[1]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/sext_ln443_3_reg_2467_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/x_reg_2582_reg[0]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/trunc_ln458_1_reg_2587_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/x_reg_2582_reg[1]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/trunc_ln458_1_reg_2587_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/x_reg_2582_reg[2]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/trunc_ln458_1_reg_2587_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/sext_ln443_1_reg_2462_reg[0]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/sext_ln443_1_reg_2462_reg[1]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[9]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[10]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[11]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[12]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[13]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[14]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[15]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[16]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[17]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[18]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[19]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[20]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[21]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[22]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[23]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[24]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[25]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[26]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[27]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[28]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[29]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[30]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_rows_V_read_cas_reg_2446_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[10]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[11]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[12]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[13]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[14]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[15]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[16]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[17]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[18]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[19]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[20]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[21]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[22]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[23]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[24]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[25]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[26]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[27]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[28]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[29]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[30]' (FDE) to 'U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_src_cols_V_read_cas_reg_2440_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][3]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][6]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][7]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][8]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][9]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GaussianBlur_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Threshold_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[9]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[10]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[11]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[12]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[13]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[14]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[15]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[16]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[17]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[18]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[19]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[20]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[21]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[22]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[23]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[24]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[25]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[26]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[27]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[28]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[29]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/rows_V_reg_243_reg[30]' (FDE) to 'U0/Threshold_U0/rows_V_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/cols_V_reg_248_reg[10]' (FDE) to 'U0/Threshold_U0/cols_V_reg_248_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/cols_V_reg_248_reg[11]' (FDE) to 'U0/Threshold_U0/cols_V_reg_248_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/cols_V_reg_248_reg[12]' (FDE) to 'U0/Threshold_U0/cols_V_reg_248_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/cols_V_reg_248_reg[13]' (FDE) to 'U0/Threshold_U0/cols_V_reg_248_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/cols_V_reg_248_reg[14]' (FDE) to 'U0/Threshold_U0/cols_V_reg_248_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Threshold_U0/cols_V_reg_248_reg[15]' (FDE) to 'U0/Threshold_U0/cols_V_reg_248_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c11_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c11_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c10_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c10_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\AXIvideo2Mat_U0/cols_V_reg_406_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXIvideo2Mat_U0/cols_V_reg_406_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c11_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c11_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c10_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c10_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /\sext_ln443_3_reg_2467_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /\sext_ln443_3_reg_2467_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /\sext_ln147_1_reg_2490_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\GaussianBlur_U0/p_src_rows_V_read_reg_94_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GaussianBlur_U0/p_src_rows_V_read_reg_94_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /\sext_ln443_3_reg_2467_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /\sext_ln443_3_reg_2467_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GaussianBlur_U0/grp_Filter2D_fu_82 /\sext_ln443_3_reg_2467_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_3_rows_V_c12_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_3_cols_V_c13_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Threshold_U0/cols_V_reg_248_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Mat2AXIvideo_U0/ret_V_reg_284_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_3_rows_V_c12_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_3_cols_V_c13_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Mat2AXIvideo_U0/ret_V_reg_284_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_U0/cols_V_reg_279_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1131.996 ; gain = 439.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_6_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_7_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_8_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filter_mac_muladdg8j_DSP48_0  | C+A*B                  | 9      | 9      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdhbi_DSP48_1  | C+A*B                  | 11     | 9      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdibs_DSP48_2  | C+A*B                  | 11     | 9      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdg8j_DSP48_0  | C+A*B                  | 9      | 9      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdlbW_DSP48_5  | C+A*B                  | 11     | 9      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdlbW_DSP48_5  | C+A*B                  | 11     | 9      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdibs_DSP48_2  | C+A*B                  | 11     | 9      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdtde_DSP48_13 | C+A*B                  | 11     | 9      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|filter_mac_muladdjbC_DSP48_3  | C+(A:0x3d3)*B          | 9      | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Filter2D                      | (PCIN+(A:0x5c8)*B)'    | 12     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Filter2D                      | C+(A:0x5c8)*B''        | 9      | 12     | 21     | -      | 21     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|Filter2D                      | C'+(A:0x3d3)*B''       | 9      | 11     | 19     | -      | 19     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|Filter2D                      | ((A:0x8bd)*B)'         | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Filter2D                      | PCIN+(A:0x5c8)*B''     | 12     | 9      | -      | -      | 20     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Filter2D                      | ((A:0x5c8)*B)'         | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Filter2D                      | C+(A:0x3d3)*B''        | 9      | 11     | 20     | -      | 20     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|Filter2D                      | ((D+A'')*(B:0x11b))'   | 9      | 10     | -      | 9      | 20     | 2    | 0    | -    | 0    | 0     | 1    | 0    | 
|Filter2D                      | PCIN+(D'+A'')*(B:0x52) | 9      | 8      | -      | 9      | 18     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|Filter2D                      | ((A:0x3d3)*B)'         | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Filter2D                      | (A:0x11b)*B''          | 8      | 9      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Filter2D                      | (A:0x11b)*B            | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Filter2D                      | (A:0x11b)*B            | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Filter2D                      | (A:0x11b)*B            | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1185.578 ; gain = 492.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1268.414 ; gain = 575.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_6_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_7_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_8_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|U0/\GaussianBlur_U0/grp_Filter2D_fu_82  | k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_6_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_7_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_8_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   280|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     3|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_2  |     2|
|9     |DSP48E1_3  |     2|
|10    |DSP48E1_5  |     1|
|11    |DSP48E1_7  |     1|
|12    |DSP48E1_8  |     3|
|13    |DSP48E1_9  |     4|
|14    |LUT1       |   400|
|15    |LUT2       |   295|
|16    |LUT3       |   207|
|17    |LUT4       |   227|
|18    |LUT5       |   278|
|19    |LUT6       |   327|
|20    |RAMB18E1   |     5|
|21    |SRL16E     |     6|
|22    |FDRE       |  1129|
|23    |FDSE       |    44|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------------+------+
|      |Instance                                      |Module                                 |Cells |
+------+----------------------------------------------+---------------------------------------+------+
|1     |top                                           |                                       |  3221|
|2     |  U0                                          |filter                                 |  3221|
|3     |    AXIvideo2Mat_U0                           |AXIvideo2Mat                           |   341|
|4     |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both_25                       |    91|
|5     |        ibuf_inst                             |xil_defaultlib_ibuf_32                 |    19|
|6     |        obuf_inst                             |xil_defaultlib_obuf_33                 |    72|
|7     |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized3_26       |    13|
|8     |        ibuf_inst                             |xil_defaultlib_ibuf__parameterized1_30 |     5|
|9     |        obuf_inst                             |xil_defaultlib_obuf__parameterized1_31 |     8|
|10    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized3_27       |    11|
|11    |        ibuf_inst                             |xil_defaultlib_ibuf__parameterized1_28 |     5|
|12    |        obuf_inst                             |xil_defaultlib_obuf__parameterized1_29 |     6|
|13    |    Block_proc_U0                             |Block_proc                             |     1|
|14    |    GaussianBlur_U0                           |GaussianBlur                           |  1984|
|15    |      grp_Filter2D_fu_82                      |Filter2D                               |  1980|
|16    |        filter_ama_addmuludo_U46              |filter_ama_addmuludo                   |     1|
|17    |          filter_ama_addmuludo_DSP48_14_U     |filter_ama_addmuludo_DSP48_14          |     1|
|18    |        filter_mac_muladdg8j_U28              |filter_mac_muladdg8j                   |    10|
|19    |          filter_mac_muladdg8j_DSP48_0_U      |filter_mac_muladdg8j_DSP48_0_24        |    10|
|20    |        filter_mac_muladdg8j_U31              |filter_mac_muladdg8j_11                |     2|
|21    |          filter_mac_muladdg8j_DSP48_0_U      |filter_mac_muladdg8j_DSP48_0           |     2|
|22    |        filter_mac_muladdhbi_U29              |filter_mac_muladdhbi                   |     2|
|23    |          filter_mac_muladdhbi_DSP48_1_U      |filter_mac_muladdhbi_DSP48_1           |     2|
|24    |        filter_mac_muladdibs_U30              |filter_mac_muladdibs                   |    56|
|25    |          filter_mac_muladdibs_DSP48_2_U      |filter_mac_muladdibs_DSP48_2_23        |    56|
|26    |        filter_mac_muladdibs_U44              |filter_mac_muladdibs_12                |     2|
|27    |          filter_mac_muladdibs_DSP48_2_U      |filter_mac_muladdibs_DSP48_2           |     2|
|28    |        filter_mac_muladdjbC_U32              |filter_mac_muladdjbC                   |     9|
|29    |          filter_mac_muladdjbC_DSP48_3_U      |filter_mac_muladdjbC_DSP48_3           |     9|
|30    |        filter_mac_muladdkbM_U42              |filter_mac_muladdkbM                   |    27|
|31    |          filter_mac_muladdkbM_DSP48_4_U      |filter_mac_muladdkbM_DSP48_4           |    27|
|32    |        filter_mac_muladdlbW_U34              |filter_mac_muladdlbW                   |     9|
|33    |          filter_mac_muladdlbW_DSP48_5_U      |filter_mac_muladdlbW_DSP48_5_22        |     9|
|34    |        filter_mac_muladdlbW_U36              |filter_mac_muladdlbW_13                |    30|
|35    |          filter_mac_muladdlbW_DSP48_5_U      |filter_mac_muladdlbW_DSP48_5           |    30|
|36    |        filter_mac_muladdqcK_U40              |filter_mac_muladdqcK                   |    26|
|37    |          filter_mac_muladdqcK_DSP48_10_U     |filter_mac_muladdqcK_DSP48_10          |    26|
|38    |        filter_mac_muladdrcU_U41              |filter_mac_muladdrcU                   |     1|
|39    |          filter_mac_muladdrcU_DSP48_11_U     |filter_mac_muladdrcU_DSP48_11          |     1|
|40    |        filter_mac_muladdsc4_U43              |filter_mac_muladdsc4                   |     1|
|41    |          filter_mac_muladdsc4_DSP48_12_U     |filter_mac_muladdsc4_DSP48_12          |     1|
|42    |        filter_mac_muladdtde_U45              |filter_mac_muladdtde                   |     1|
|43    |          filter_mac_muladdtde_DSP48_13_U     |filter_mac_muladdtde_DSP48_13          |     1|
|44    |        k_buf_0_val_5_U                       |Filter2D_k_buf_0_bkb                   |    47|
|45    |          Filter2D_k_buf_0_bkb_ram_U          |Filter2D_k_buf_0_bkb_ram_21            |    47|
|46    |        k_buf_0_val_6_U                       |Filter2D_k_buf_0_bkb_14                |    41|
|47    |          Filter2D_k_buf_0_bkb_ram_U          |Filter2D_k_buf_0_bkb_ram_20            |    41|
|48    |        k_buf_0_val_7_U                       |Filter2D_k_buf_0_bkb_15                |    51|
|49    |          Filter2D_k_buf_0_bkb_ram_U          |Filter2D_k_buf_0_bkb_ram_19            |    51|
|50    |        k_buf_0_val_8_U                       |Filter2D_k_buf_0_bkb_16                |    74|
|51    |          Filter2D_k_buf_0_bkb_ram_U          |Filter2D_k_buf_0_bkb_ram_18            |    74|
|52    |        k_buf_0_val_9_U                       |Filter2D_k_buf_0_bkb_17                |    74|
|53    |          Filter2D_k_buf_0_bkb_ram_U          |Filter2D_k_buf_0_bkb_ram               |    74|
|54    |    Mat2AXIvideo_U0                           |Mat2AXIvideo                           |   242|
|55    |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both                          |    36|
|56    |        ibuf_inst                             |xil_defaultlib_ibuf                    |    23|
|57    |        obuf_inst                             |xil_defaultlib_obuf                    |     7|
|58    |      regslice_both_AXI_video_strm_V_keep_V_U |regslice_both__parameterized1          |     8|
|59    |        ibuf_inst                             |xil_defaultlib_ibuf__parameterized0    |     4|
|60    |        obuf_inst                             |xil_defaultlib_obuf__parameterized0    |     4|
|61    |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized3          |     9|
|62    |        ibuf_inst                             |xil_defaultlib_ibuf__parameterized1_9  |     4|
|63    |        obuf_inst                             |xil_defaultlib_obuf__parameterized1_10 |     5|
|64    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized3_8        |     9|
|65    |        ibuf_inst                             |xil_defaultlib_ibuf__parameterized1    |     4|
|66    |        obuf_inst                             |xil_defaultlib_obuf__parameterized1    |     5|
|67    |    Threshold_U0                              |Threshold                              |   179|
|68    |    img_1_cols_V_c11_U                        |fifo_w11_d2_A                          |     8|
|69    |    img_1_cols_V_c_U                          |fifo_w11_d2_A_0                        |     8|
|70    |    img_1_data_stream_0_U                     |fifo_w8_d2_A                           |    32|
|71    |      U_fifo_w8_d2_A_shiftReg                 |fifo_w8_d2_A_shiftReg_7                |    24|
|72    |    img_1_rows_V_c10_U                        |fifo_w10_d2_A                          |    10|
|73    |    img_1_rows_V_c_U                          |fifo_w10_d2_A_1                        |     8|
|74    |    img_2_data_stream_0_U                     |fifo_w8_d2_A_2                         |    28|
|75    |      U_fifo_w8_d2_A_shiftReg                 |fifo_w8_d2_A_shiftReg_6                |    20|
|76    |    img_3_cols_V_c13_U                        |fifo_w11_d2_A_3                        |    17|
|77    |      U_fifo_w11_d2_A_shiftReg                |fifo_w11_d2_A_shiftReg                 |     9|
|78    |    img_3_cols_V_c_U                          |fifo_w11_d4_A                          |    15|
|79    |      U_fifo_w11_d4_A_shiftReg                |fifo_w11_d4_A_shiftReg                 |     4|
|80    |    img_3_data_stream_0_U                     |fifo_w8_d2_A_4                         |    11|
|81    |      U_fifo_w8_d2_A_shiftReg                 |fifo_w8_d2_A_shiftReg                  |     3|
|82    |    img_3_rows_V_c12_U                        |fifo_w10_d2_A_5                        |    16|
|83    |      U_fifo_w10_d2_A_shiftReg                |fifo_w10_d2_A_shiftReg                 |     8|
|84    |    img_3_rows_V_c_U                          |fifo_w10_d4_A                          |    16|
|85    |      U_fifo_w10_d4_A_shiftReg                |fifo_w10_d4_A_shiftReg                 |     6|
|86    |    start_for_GaussiawdI_U                    |start_for_GaussiawdI                   |    10|
|87    |    start_for_Mat2AXIxdS_U                    |start_for_Mat2AXIxdS                   |     9|
|88    |    start_for_Threshovdy_U                    |start_for_Threshovdy                   |    23|
+------+----------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1269.418 ; gain = 576.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1269.418 ; gain = 452.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1269.418 ; gain = 576.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1281.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
444 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1281.297 ; gain = 862.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 9620b06510afc505
INFO: [Coretcl 2-1174] Renamed 87 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1281.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  7 15:16:30 2020...
