
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.75

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.32 source latency delay_line[3][4]$_DFFE_PN0P_/CLK ^
  -0.33 target latency result[15]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[0][6]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.77    0.19    0.17    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.38    0.11    1.51 ^ delay_line[0][6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.16    0.08    0.14    0.32 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.01    0.33 ^ delay_line[0][6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.33   clock reconvergence pessimism
                          0.28    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.90   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.18    0.16    0.17    0.37 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.16    0.00    0.37 v data_out_valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.18    0.09    0.15    0.32 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.01    0.33 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.33   clock reconvergence pessimism
                          0.03    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[17]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.77    0.19    0.17    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.46    0.16    1.56 ^ result[17]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01   10.18 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.18    0.09    0.15   10.32 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.01   10.33 ^ result[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.33   clock reconvergence pessimism
                          0.02   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.79   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.16    0.08    0.14    0.32 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.01    0.33 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.22    0.53    0.86 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.22    0.00    0.87 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.46    1.32 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.18    0.00    1.33 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.54    1.87 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.16    0.00    1.87 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.08    0.20    0.39    2.26 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _176_ (net)
                  0.20    0.00    2.26 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.38    0.25    2.52 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _058_ (net)
                  0.38    0.00    2.52 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.05    0.25    0.18    2.70 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _084_ (net)
                  0.25    0.00    2.70 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.24    2.94 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.07    0.00    2.94 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    3.12 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.07    0.00    3.12 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    3.46 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.11    0.00    3.46 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01   10.18 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.16    0.08    0.14   10.32 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.01   10.33 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.33   clock reconvergence pessimism
                         -0.12   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[17]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.77    0.19    0.17    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.46    0.16    1.56 ^ result[17]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01   10.18 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.18    0.09    0.15   10.32 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.01   10.33 ^ result[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.33   clock reconvergence pessimism
                          0.02   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.79   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.16    0.08    0.14    0.32 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.01    0.33 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.22    0.53    0.86 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.22    0.00    0.87 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.46    1.32 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.18    0.00    1.33 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.54    1.87 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.16    0.00    1.87 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.08    0.20    0.39    2.26 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _176_ (net)
                  0.20    0.00    2.26 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.38    0.25    2.52 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _058_ (net)
                  0.38    0.00    2.52 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.05    0.25    0.18    2.70 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _084_ (net)
                  0.25    0.00    2.70 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.24    2.94 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.07    0.00    2.94 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    3.12 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.07    0.00    3.12 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    3.46 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.11    0.00    3.46 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01   10.18 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.16    0.08    0.14   10.32 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.01   10.33 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.33   clock reconvergence pessimism
                         -0.12   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.2291362285614014

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7961

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.27684685587882996

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9484

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.32 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    0.86 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    1.32 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.55    1.87 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.39    2.26 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.25    2.52 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.18    2.70 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.24    2.94 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.18    3.12 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.34    3.46 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.00    3.46 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.46   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15   10.32 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01   10.33 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.33   clock reconvergence pessimism
  -0.12   10.21   library setup time
          10.21   data required time
---------------------------------------------------------
          10.21   data required time
          -3.46   data arrival time
---------------------------------------------------------
           6.75   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: result[17]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.32 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ result[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.72 v result[17]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.79 ^ _271_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.84 v _272_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.84 v result[17]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.84   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.32 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ result[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.33   clock reconvergence pessimism
   0.06    0.39   library hold time
           0.39   data required time
---------------------------------------------------------
           0.39   data required time
          -0.84   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3347

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3314

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.4613

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.7462

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
194.903649

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.29e-03   1.91e-03   3.13e-08   1.12e-02  22.7%
Combinational          1.95e-02   1.15e-02   4.97e-08   3.10e-02  62.7%
Clock                  4.57e-03   2.66e-03   1.11e-06   7.23e-03  14.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.33e-02   1.61e-02   1.19e-06   4.94e-02 100.0%
                          67.5%      32.5%       0.0%
