   --------------------------------------------------------------------------------------------------------------------------------------------  
    From                         To                           ArcType                      Sense                      Reason                     
   --------------------------------------------------------------------------------------------------------------------------------------------  
   ARB_INST/FE_OFC146_tiel/A    ARB_INST/FE_OFC146_tiel/Z    combinational                positive_unate             constant disabled
   ARB_INST/FE_OFC145_tiel/A    ARB_INST/FE_OFC145_tiel/ZN   combinational                negative_unate             constant disabled
   ARB_INST/FE_OFC144_tiel/A    ARB_INST/FE_OFC144_tiel/ZN   combinational                negative_unate             constant disabled
   ARB_INST/FE_OFC143_tieh/A    ARB_INST/FE_OFC143_tieh/Z    combinational                positive_unate             constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_0/RN          ARB_INST/spare_0/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/RN          ARB_INST/spare_0/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/RN          ARB_INST/spare_0/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/RN          ARB_INST/spare_0/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/RN          ARB_INST/spare_0/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_0/SN          ARB_INST/spare_0/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/SN          ARB_INST/spare_0/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/SN          ARB_INST/spare_0/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/SN          ARB_INST/spare_0/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_0/SN          ARB_INST/spare_0/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_0/CK          ARB_INST/spare_0/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_1/RN          ARB_INST/spare_1/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/RN          ARB_INST/spare_1/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/RN          ARB_INST/spare_1/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/RN          ARB_INST/spare_1/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/RN          ARB_INST/spare_1/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_1/SN          ARB_INST/spare_1/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/SN          ARB_INST/spare_1/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/SN          ARB_INST/spare_1/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/SN          ARB_INST/spare_1/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_1/SN          ARB_INST/spare_1/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_1/CK          ARB_INST/spare_1/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/D          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/D          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_10/RN         ARB_INST/spare_10/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/RN         ARB_INST/spare_10/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/RN         ARB_INST/spare_10/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/RN         ARB_INST/spare_10/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/RN         ARB_INST/spare_10/RN         min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/RN         removal_rising               non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/RN         recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/SE         hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/SE         setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/SI         hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/SI         setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_10/SN         ARB_INST/spare_10/QN         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/SN         ARB_INST/spare_10/QN         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/SN         ARB_INST/spare_10/Q          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/SN         ARB_INST/spare_10/Q          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_10/SN         ARB_INST/spare_10/SN         min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/SN         removal_rising               non_unate                  constant disabled
   ARB_INST/spare_10/CK         ARB_INST/spare_10/SN         recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_11/A1         ARB_INST/spare_11/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_11/A2         ARB_INST/spare_11/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_12/A1         ARB_INST/spare_12/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_12/A2         ARB_INST/spare_12/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_13/A1         ARB_INST/spare_13/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_13/A2         ARB_INST/spare_13/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_14/A1         ARB_INST/spare_14/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_14/A2         ARB_INST/spare_14/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_15/A1         ARB_INST/spare_15/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_15/A2         ARB_INST/spare_15/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_16/A1         ARB_INST/spare_16/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_16/A2         ARB_INST/spare_16/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_17/A1         ARB_INST/spare_17/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_17/A2         ARB_INST/spare_17/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_18/A1         ARB_INST/spare_18/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_18/A2         ARB_INST/spare_18/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_19/A1         ARB_INST/spare_19/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_19/A2         ARB_INST/spare_19/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_2/RN          ARB_INST/spare_2/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/RN          ARB_INST/spare_2/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/RN          ARB_INST/spare_2/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/RN          ARB_INST/spare_2/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/RN          ARB_INST/spare_2/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_2/SN          ARB_INST/spare_2/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/SN          ARB_INST/spare_2/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/SN          ARB_INST/spare_2/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/SN          ARB_INST/spare_2/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_2/SN          ARB_INST/spare_2/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_2/CK          ARB_INST/spare_2/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_20/A1         ARB_INST/spare_20/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_20/A2         ARB_INST/spare_20/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_21/A1         ARB_INST/spare_21/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_21/A2         ARB_INST/spare_21/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_22/A1         ARB_INST/spare_22/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_22/A2         ARB_INST/spare_22/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_23/A1         ARB_INST/spare_23/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_23/A2         ARB_INST/spare_23/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_24/A1         ARB_INST/spare_24/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_24/A2         ARB_INST/spare_24/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_25/A1         ARB_INST/spare_25/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_25/A2         ARB_INST/spare_25/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_26/A1         ARB_INST/spare_26/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_26/A2         ARB_INST/spare_26/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_27/A1         ARB_INST/spare_27/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_27/A2         ARB_INST/spare_27/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_28/A1         ARB_INST/spare_28/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_28/A2         ARB_INST/spare_28/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_29/A1         ARB_INST/spare_29/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_29/A2         ARB_INST/spare_29/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_3/RN          ARB_INST/spare_3/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/RN          ARB_INST/spare_3/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/RN          ARB_INST/spare_3/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/RN          ARB_INST/spare_3/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/RN          ARB_INST/spare_3/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_3/SN          ARB_INST/spare_3/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/SN          ARB_INST/spare_3/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/SN          ARB_INST/spare_3/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/SN          ARB_INST/spare_3/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_3/SN          ARB_INST/spare_3/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_3/CK          ARB_INST/spare_3/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_30/A1         ARB_INST/spare_30/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_30/A2         ARB_INST/spare_30/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/A          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/A          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/A          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/A          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/B          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/B          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/B          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/B          ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/C1         ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_31/C2         ARB_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/A          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/A          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/A          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/A          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/B          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/B          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/B          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/B          ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/C1         ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_32/C2         ARB_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/A          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/A          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/A          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/A          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/B          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/B          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/B          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/B          ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/C1         ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_33/C2         ARB_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/A          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/A          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/A          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/A          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/B          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/B          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/B          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/B          ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/C1         ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_34/C2         ARB_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/A          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/A          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/A          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/A          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/B          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/B          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/B          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/B          ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/C1         ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_35/C2         ARB_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/A          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/A          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/A          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/A          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/B          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/B          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/B          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/B          ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/C1         ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_36/C2         ARB_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/A          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/A          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/A          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/A          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/B          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/B          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/B          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/B          ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/C1         ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_37/C2         ARB_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/A          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/A          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/A          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/A          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/B          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/B          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/B          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/B          ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/C1         ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_38/C2         ARB_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/A          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/A          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/A          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/A          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/B          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/B          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/B          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/B          ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/C1         ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_39/C2         ARB_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_4/RN          ARB_INST/spare_4/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/RN          ARB_INST/spare_4/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/RN          ARB_INST/spare_4/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/RN          ARB_INST/spare_4/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/RN          ARB_INST/spare_4/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_4/SN          ARB_INST/spare_4/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/SN          ARB_INST/spare_4/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/SN          ARB_INST/spare_4/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/SN          ARB_INST/spare_4/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_4/SN          ARB_INST/spare_4/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_4/CK          ARB_INST/spare_4/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_40/A          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/A          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/A          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/A          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/B          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/B          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/B          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/B          ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/C1         ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_40/C2         ARB_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_41/A          ARB_INST/spare_41/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_42/A          ARB_INST/spare_42/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_43/A          ARB_INST/spare_43/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_44/A          ARB_INST/spare_44/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_45/A          ARB_INST/spare_45/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_46/A          ARB_INST/spare_46/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_47/A          ARB_INST/spare_47/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_48/A          ARB_INST/spare_48/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_49/A          ARB_INST/spare_49/ZN         combinational                negative_unate             constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_5/RN          ARB_INST/spare_5/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/RN          ARB_INST/spare_5/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/RN          ARB_INST/spare_5/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/RN          ARB_INST/spare_5/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/RN          ARB_INST/spare_5/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_5/SN          ARB_INST/spare_5/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/SN          ARB_INST/spare_5/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/SN          ARB_INST/spare_5/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/SN          ARB_INST/spare_5/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_5/SN          ARB_INST/spare_5/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_5/CK          ARB_INST/spare_5/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_6/RN          ARB_INST/spare_6/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/RN          ARB_INST/spare_6/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/RN          ARB_INST/spare_6/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/RN          ARB_INST/spare_6/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/RN          ARB_INST/spare_6/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_6/SN          ARB_INST/spare_6/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/SN          ARB_INST/spare_6/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/SN          ARB_INST/spare_6/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/SN          ARB_INST/spare_6/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_6/SN          ARB_INST/spare_6/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_6/CK          ARB_INST/spare_6/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_7/RN          ARB_INST/spare_7/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/RN          ARB_INST/spare_7/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/RN          ARB_INST/spare_7/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/RN          ARB_INST/spare_7/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/RN          ARB_INST/spare_7/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_7/SN          ARB_INST/spare_7/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/SN          ARB_INST/spare_7/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/SN          ARB_INST/spare_7/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/SN          ARB_INST/spare_7/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_7/SN          ARB_INST/spare_7/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_7/CK          ARB_INST/spare_7/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_8/RN          ARB_INST/spare_8/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/RN          ARB_INST/spare_8/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/RN          ARB_INST/spare_8/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/RN          ARB_INST/spare_8/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/RN          ARB_INST/spare_8/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_8/SN          ARB_INST/spare_8/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/SN          ARB_INST/spare_8/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/SN          ARB_INST/spare_8/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/SN          ARB_INST/spare_8/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_8/SN          ARB_INST/spare_8/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_8/CK          ARB_INST/spare_8/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/D           hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/D           setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_9/RN          ARB_INST/spare_9/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/RN          ARB_INST/spare_9/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/RN          ARB_INST/spare_9/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/RN          ARB_INST/spare_9/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/RN          ARB_INST/spare_9/RN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/RN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/RN          recovery_rising              non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/SE          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/SE          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/SI          hold_rising                  non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/SI          setup_rising                 non_unate                  constant disabled
   ARB_INST/spare_9/SN          ARB_INST/spare_9/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/SN          ARB_INST/spare_9/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/SN          ARB_INST/spare_9/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/SN          ARB_INST/spare_9/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/spare_9/SN          ARB_INST/spare_9/SN          min_pulse_width              non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/SN          removal_rising               non_unate                  constant disabled
   ARB_INST/spare_9/CK          ARB_INST/spare_9/SN          recovery_rising              non_unate                  constant disabled
   ARB_INST/dma_grant_reg/RN    ARB_INST/dma_grant_reg/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/dma_grant_reg/RN    ARB_INST/dma_grant_reg/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/dma_grant_reg/RN    ARB_INST/dma_grant_reg/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/dma_grant_reg/RN    ARB_INST/dma_grant_reg/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/dma_grant_reg/CK    ARB_INST/dma_grant_reg/SE    hold_rising                  non_unate                  constant disabled
   ARB_INST/dma_grant_reg/CK    ARB_INST/dma_grant_reg/SE    setup_rising                 non_unate                  constant disabled
   ARB_INST/dma_grant_reg/CK    ARB_INST/dma_grant_reg/SI    hold_rising                  non_unate                  constant disabled
   ARB_INST/dma_grant_reg/CK    ARB_INST/dma_grant_reg/SI    setup_rising                 non_unate                  constant disabled
   ARB_INST/present_state_reg[1]/RN   ARB_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/present_state_reg[1]/RN   ARB_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/present_state_reg[1]/RN   ARB_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/present_state_reg[1]/RN   ARB_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/present_state_reg[1]/CK   ARB_INST/present_state_reg[1]/SE   hold_rising                  non_unate                  constant disabled
   ARB_INST/present_state_reg[1]/CK   ARB_INST/present_state_reg[1]/SE   setup_rising                 non_unate                  constant disabled
   ARB_INST/present_state_reg[1]/CK   ARB_INST/present_state_reg[1]/SI   hold_rising                  non_unate                  constant disabled
   ARB_INST/present_state_reg[1]/CK   ARB_INST/present_state_reg[1]/SI   setup_rising                 non_unate                  constant disabled
   ARB_INST/present_state_reg[0]/SN   ARB_INST/present_state_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/present_state_reg[0]/SN   ARB_INST/present_state_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/present_state_reg[0]/SN   ARB_INST/present_state_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/present_state_reg[0]/SN   ARB_INST/present_state_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/tdsp_grant_reg/RN   ARB_INST/tdsp_grant_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/tdsp_grant_reg/RN   ARB_INST/tdsp_grant_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/tdsp_grant_reg/RN   ARB_INST/tdsp_grant_reg/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/tdsp_grant_reg/RN   ARB_INST/tdsp_grant_reg/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/ECO1reg_present_state_reg[2]/RN   ARB_INST/ECO1reg_present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/ECO1reg_present_state_reg[2]/RN   ARB_INST/ECO1reg_present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/ECO1reg_present_state_reg[2]/RN   ARB_INST/ECO1reg_present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/ECO1reg_present_state_reg[2]/RN   ARB_INST/ECO1reg_present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   ARB_INST/ECO1reg_present_state_reg[2]/CK   ARB_INST/ECO1reg_present_state_reg[2]/SE   hold_rising                  non_unate                  constant disabled
   ARB_INST/ECO1reg_present_state_reg[2]/CK   ARB_INST/ECO1reg_present_state_reg[2]/SE   setup_rising                 non_unate                  constant disabled
   ARB_INST/ECO1reg_present_state_reg[2]/CK   ARB_INST/ECO1reg_present_state_reg[2]/SI   hold_rising                  non_unate                  constant disabled
   ARB_INST/ECO1reg_present_state_reg[2]/CK   ARB_INST/ECO1reg_present_state_reg[2]/SI   setup_rising                 non_unate                  constant disabled
   DIGIT_REG_INST/digit_out_reg[7]/SN   DIGIT_REG_INST/digit_out_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[7]/SN   DIGIT_REG_INST/digit_out_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[7]/SN   DIGIT_REG_INST/digit_out_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[7]/SN   DIGIT_REG_INST/digit_out_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[6]/SN   DIGIT_REG_INST/digit_out_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[6]/SN   DIGIT_REG_INST/digit_out_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[6]/SN   DIGIT_REG_INST/digit_out_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[6]/SN   DIGIT_REG_INST/digit_out_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[4]/SN   DIGIT_REG_INST/digit_out_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[4]/SN   DIGIT_REG_INST/digit_out_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[4]/SN   DIGIT_REG_INST/digit_out_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[4]/SN   DIGIT_REG_INST/digit_out_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[0]/SN   DIGIT_REG_INST/digit_out_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[0]/SN   DIGIT_REG_INST/digit_out_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[0]/SN   DIGIT_REG_INST/digit_out_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[0]/SN   DIGIT_REG_INST/digit_out_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/flag_out_reg/SN   DIGIT_REG_INST/flag_out_reg/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/flag_out_reg/SN   DIGIT_REG_INST/flag_out_reg/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/flag_out_reg/SN   DIGIT_REG_INST/flag_out_reg/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/flag_out_reg/SN   DIGIT_REG_INST/flag_out_reg/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[3]/SN   DIGIT_REG_INST/digit_out_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[3]/SN   DIGIT_REG_INST/digit_out_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[3]/SN   DIGIT_REG_INST/digit_out_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[3]/SN   DIGIT_REG_INST/digit_out_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[5]/SN   DIGIT_REG_INST/digit_out_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[5]/SN   DIGIT_REG_INST/digit_out_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[5]/SN   DIGIT_REG_INST/digit_out_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[5]/SN   DIGIT_REG_INST/digit_out_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[2]/SN   DIGIT_REG_INST/digit_out_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[2]/SN   DIGIT_REG_INST/digit_out_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[2]/SN   DIGIT_REG_INST/digit_out_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[2]/SN   DIGIT_REG_INST/digit_out_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[1]/SN   DIGIT_REG_INST/digit_out_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[1]/SN   DIGIT_REG_INST/digit_out_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[1]/SN   DIGIT_REG_INST/digit_out_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DIGIT_REG_INST/digit_out_reg[1]/SN   DIGIT_REG_INST/digit_out_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/FE_OFC142_tiel/A    DMA_INST/FE_OFC142_tiel/Z    combinational                positive_unate             constant disabled
   DMA_INST/FE_OFC141_tiel/A    DMA_INST/FE_OFC141_tiel/ZN   combinational                negative_unate             constant disabled
   DMA_INST/FE_OFC140_tiel/A    DMA_INST/FE_OFC140_tiel/ZN   combinational                negative_unate             constant disabled
   DMA_INST/FE_OFC139_tieh/A    DMA_INST/FE_OFC139_tieh/Z    combinational                positive_unate             constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_0/RN          DMA_INST/spare_0/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/RN          DMA_INST/spare_0/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/RN          DMA_INST/spare_0/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/RN          DMA_INST/spare_0/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/RN          DMA_INST/spare_0/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_0/SN          DMA_INST/spare_0/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/SN          DMA_INST/spare_0/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/SN          DMA_INST/spare_0/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/SN          DMA_INST/spare_0/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_0/SN          DMA_INST/spare_0/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_0/CK          DMA_INST/spare_0/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_1/RN          DMA_INST/spare_1/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/RN          DMA_INST/spare_1/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/RN          DMA_INST/spare_1/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/RN          DMA_INST/spare_1/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/RN          DMA_INST/spare_1/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_1/SN          DMA_INST/spare_1/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/SN          DMA_INST/spare_1/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/SN          DMA_INST/spare_1/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/SN          DMA_INST/spare_1/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_1/SN          DMA_INST/spare_1/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_1/CK          DMA_INST/spare_1/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/D          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/D          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_10/RN         DMA_INST/spare_10/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/RN         DMA_INST/spare_10/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/RN         DMA_INST/spare_10/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/RN         DMA_INST/spare_10/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/RN         DMA_INST/spare_10/RN         min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/RN         removal_rising               non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/RN         recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/SE         hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/SE         setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/SI         hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/SI         setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_10/SN         DMA_INST/spare_10/QN         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/SN         DMA_INST/spare_10/QN         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/SN         DMA_INST/spare_10/Q          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/SN         DMA_INST/spare_10/Q          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_10/SN         DMA_INST/spare_10/SN         min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/SN         removal_rising               non_unate                  constant disabled
   DMA_INST/spare_10/CK         DMA_INST/spare_10/SN         recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_11/A1         DMA_INST/spare_11/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_11/A2         DMA_INST/spare_11/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_12/A1         DMA_INST/spare_12/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_12/A2         DMA_INST/spare_12/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_13/A1         DMA_INST/spare_13/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_13/A2         DMA_INST/spare_13/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_14/A1         DMA_INST/spare_14/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_14/A2         DMA_INST/spare_14/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_15/A1         DMA_INST/spare_15/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_15/A2         DMA_INST/spare_15/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_16/A1         DMA_INST/spare_16/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_16/A2         DMA_INST/spare_16/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_17/A1         DMA_INST/spare_17/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_17/A2         DMA_INST/spare_17/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_18/A1         DMA_INST/spare_18/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_18/A2         DMA_INST/spare_18/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_19/A1         DMA_INST/spare_19/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_19/A2         DMA_INST/spare_19/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_2/RN          DMA_INST/spare_2/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/RN          DMA_INST/spare_2/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/RN          DMA_INST/spare_2/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/RN          DMA_INST/spare_2/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/RN          DMA_INST/spare_2/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_2/SN          DMA_INST/spare_2/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/SN          DMA_INST/spare_2/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/SN          DMA_INST/spare_2/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/SN          DMA_INST/spare_2/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_2/SN          DMA_INST/spare_2/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_2/CK          DMA_INST/spare_2/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_20/A1         DMA_INST/spare_20/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_20/A2         DMA_INST/spare_20/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_21/A1         DMA_INST/spare_21/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_21/A2         DMA_INST/spare_21/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_22/A1         DMA_INST/spare_22/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_22/A2         DMA_INST/spare_22/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_23/A1         DMA_INST/spare_23/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_23/A2         DMA_INST/spare_23/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_24/A1         DMA_INST/spare_24/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_24/A2         DMA_INST/spare_24/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_25/A1         DMA_INST/spare_25/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_25/A2         DMA_INST/spare_25/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_26/A1         DMA_INST/spare_26/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_26/A2         DMA_INST/spare_26/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_27/A1         DMA_INST/spare_27/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_27/A2         DMA_INST/spare_27/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_28/A1         DMA_INST/spare_28/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_28/A2         DMA_INST/spare_28/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_29/A1         DMA_INST/spare_29/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_29/A2         DMA_INST/spare_29/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_3/RN          DMA_INST/spare_3/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/RN          DMA_INST/spare_3/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/RN          DMA_INST/spare_3/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/RN          DMA_INST/spare_3/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/RN          DMA_INST/spare_3/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_3/SN          DMA_INST/spare_3/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/SN          DMA_INST/spare_3/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/SN          DMA_INST/spare_3/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/SN          DMA_INST/spare_3/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_3/SN          DMA_INST/spare_3/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_3/CK          DMA_INST/spare_3/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_30/A1         DMA_INST/spare_30/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_30/A2         DMA_INST/spare_30/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/A          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/A          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/A          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/A          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/B          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/B          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/B          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/B          DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/C1         DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_31/C2         DMA_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/A          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/A          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/A          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/A          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/B          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/B          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/B          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/B          DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/C1         DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_32/C2         DMA_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/A          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/A          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/A          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/A          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/B          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/B          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/B          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/B          DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/C1         DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_33/C2         DMA_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/A          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/A          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/A          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/A          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/B          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/B          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/B          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/B          DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/C1         DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_34/C2         DMA_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/A          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/A          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/A          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/A          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/B          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/B          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/B          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/B          DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/C1         DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_35/C2         DMA_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/A          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/A          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/A          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/A          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/B          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/B          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/B          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/B          DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/C1         DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_36/C2         DMA_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/A          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/A          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/A          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/A          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/B          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/B          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/B          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/B          DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/C1         DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_37/C2         DMA_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/A          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/A          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/A          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/A          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/B          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/B          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/B          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/B          DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/C1         DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_38/C2         DMA_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/A          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/A          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/A          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/A          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/B          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/B          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/B          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/B          DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/C1         DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_39/C2         DMA_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_4/RN          DMA_INST/spare_4/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/RN          DMA_INST/spare_4/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/RN          DMA_INST/spare_4/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/RN          DMA_INST/spare_4/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/RN          DMA_INST/spare_4/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_4/SN          DMA_INST/spare_4/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/SN          DMA_INST/spare_4/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/SN          DMA_INST/spare_4/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/SN          DMA_INST/spare_4/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_4/SN          DMA_INST/spare_4/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_4/CK          DMA_INST/spare_4/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_40/A          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/A          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/A          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/A          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/B          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/B          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/B          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/B          DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/C1         DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_40/C2         DMA_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_41/A          DMA_INST/spare_41/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_42/A          DMA_INST/spare_42/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_43/A          DMA_INST/spare_43/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_44/A          DMA_INST/spare_44/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_45/A          DMA_INST/spare_45/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_46/A          DMA_INST/spare_46/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_47/A          DMA_INST/spare_47/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_48/A          DMA_INST/spare_48/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_49/A          DMA_INST/spare_49/ZN         combinational                negative_unate             constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_5/RN          DMA_INST/spare_5/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/RN          DMA_INST/spare_5/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/RN          DMA_INST/spare_5/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/RN          DMA_INST/spare_5/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/RN          DMA_INST/spare_5/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_5/SN          DMA_INST/spare_5/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/SN          DMA_INST/spare_5/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/SN          DMA_INST/spare_5/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/SN          DMA_INST/spare_5/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_5/SN          DMA_INST/spare_5/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_5/CK          DMA_INST/spare_5/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_6/RN          DMA_INST/spare_6/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/RN          DMA_INST/spare_6/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/RN          DMA_INST/spare_6/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/RN          DMA_INST/spare_6/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/RN          DMA_INST/spare_6/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_6/SN          DMA_INST/spare_6/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/SN          DMA_INST/spare_6/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/SN          DMA_INST/spare_6/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/SN          DMA_INST/spare_6/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_6/SN          DMA_INST/spare_6/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_6/CK          DMA_INST/spare_6/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_7/RN          DMA_INST/spare_7/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/RN          DMA_INST/spare_7/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/RN          DMA_INST/spare_7/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/RN          DMA_INST/spare_7/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/RN          DMA_INST/spare_7/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_7/SN          DMA_INST/spare_7/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/SN          DMA_INST/spare_7/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/SN          DMA_INST/spare_7/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/SN          DMA_INST/spare_7/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_7/SN          DMA_INST/spare_7/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_7/CK          DMA_INST/spare_7/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_8/RN          DMA_INST/spare_8/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/RN          DMA_INST/spare_8/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/RN          DMA_INST/spare_8/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/RN          DMA_INST/spare_8/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/RN          DMA_INST/spare_8/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_8/SN          DMA_INST/spare_8/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/SN          DMA_INST/spare_8/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/SN          DMA_INST/spare_8/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/SN          DMA_INST/spare_8/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_8/SN          DMA_INST/spare_8/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_8/CK          DMA_INST/spare_8/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/D           hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/D           setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_9/RN          DMA_INST/spare_9/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/RN          DMA_INST/spare_9/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/RN          DMA_INST/spare_9/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/RN          DMA_INST/spare_9/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/RN          DMA_INST/spare_9/RN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/RN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/RN          recovery_rising              non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/SE          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/SE          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/SI          hold_rising                  non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/SI          setup_rising                 non_unate                  constant disabled
   DMA_INST/spare_9/SN          DMA_INST/spare_9/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/SN          DMA_INST/spare_9/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/SN          DMA_INST/spare_9/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/SN          DMA_INST/spare_9/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/spare_9/SN          DMA_INST/spare_9/SN          min_pulse_width              non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/SN          removal_rising               non_unate                  constant disabled
   DMA_INST/spare_9/CK          DMA_INST/spare_9/SN          recovery_rising              non_unate                  constant disabled
   DMA_INST/a_reg[7]/RN         DMA_INST/a_reg[7]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[7]/RN         DMA_INST/a_reg[7]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[7]/RN         DMA_INST/a_reg[7]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[7]/RN         DMA_INST/a_reg[7]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[6]/RN         DMA_INST/a_reg[6]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[6]/RN         DMA_INST/a_reg[6]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[6]/RN         DMA_INST/a_reg[6]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[6]/RN         DMA_INST/a_reg[6]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[5]/RN         DMA_INST/a_reg[5]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[5]/RN         DMA_INST/a_reg[5]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[5]/RN         DMA_INST/a_reg[5]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[5]/RN         DMA_INST/a_reg[5]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[4]/RN         DMA_INST/a_reg[4]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[4]/RN         DMA_INST/a_reg[4]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[4]/RN         DMA_INST/a_reg[4]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[4]/RN         DMA_INST/a_reg[4]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[3]/RN         DMA_INST/a_reg[3]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[3]/RN         DMA_INST/a_reg[3]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[3]/RN         DMA_INST/a_reg[3]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[3]/RN         DMA_INST/a_reg[3]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[2]/RN         DMA_INST/a_reg[2]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[2]/RN         DMA_INST/a_reg[2]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[2]/RN         DMA_INST/a_reg[2]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[2]/RN         DMA_INST/a_reg[2]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[0]/RN   DMA_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[0]/RN   DMA_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[0]/RN   DMA_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[0]/RN   DMA_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[1]/RN   DMA_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[1]/RN   DMA_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[1]/RN   DMA_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[1]/RN   DMA_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[1]/RN         DMA_INST/a_reg[1]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[1]/RN         DMA_INST/a_reg[1]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[1]/RN         DMA_INST/a_reg[1]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[1]/RN         DMA_INST/a_reg[1]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[0]/RN         DMA_INST/a_reg[0]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[0]/RN         DMA_INST/a_reg[0]/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[0]/RN         DMA_INST/a_reg[0]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/a_reg[0]/RN         DMA_INST/a_reg[0]/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[2]/RN   DMA_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[2]/RN   DMA_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[2]/RN   DMA_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[2]/RN   DMA_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[3]/RN   DMA_INST/present_state_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[3]/RN   DMA_INST/present_state_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[3]/RN   DMA_INST/present_state_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/present_state_reg[3]/RN   DMA_INST/present_state_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/breq_reg/RN         DMA_INST/breq_reg/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/breq_reg/RN         DMA_INST/breq_reg/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/breq_reg/RN         DMA_INST/breq_reg/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/breq_reg/RN         DMA_INST/breq_reg/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/read_spi_reg/RN     DMA_INST/read_spi_reg/QN     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/read_spi_reg/RN     DMA_INST/read_spi_reg/QN     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/read_spi_reg/RN     DMA_INST/read_spi_reg/Q      clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/read_spi_reg/RN     DMA_INST/read_spi_reg/Q      clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/top_buf_flag_reg/RN DMA_INST/top_buf_flag_reg/QN preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/top_buf_flag_reg/RN DMA_INST/top_buf_flag_reg/QN preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/top_buf_flag_reg/RN DMA_INST/top_buf_flag_reg/Q  clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/top_buf_flag_reg/RN DMA_INST/top_buf_flag_reg/Q  clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/write_reg/RN        DMA_INST/write_reg/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/write_reg/RN        DMA_INST/write_reg/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/write_reg/RN        DMA_INST/write_reg/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   DMA_INST/write_reg/RN        DMA_INST/write_reg/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RAM_128x16_TEST_INST/RAM_128x16_INST/CLK   RAM_128x16_TEST_INST/RAM_128x16_INST/CEN   hold_rising                  non_unate                  constant disabled
   RAM_128x16_TEST_INST/RAM_128x16_INST/CLK   RAM_128x16_TEST_INST/RAM_128x16_INST/CEN   setup_rising                 non_unate                  constant disabled
   RAM_128x16_TEST_INST/RAM_128x16_INST/CLK   RAM_128x16_TEST_INST/RAM_128x16_INST/WEN   hold_rising                  non_unate                  constant disabled
   RAM_128x16_TEST_INST/RAM_128x16_INST/CLK   RAM_128x16_TEST_INST/RAM_128x16_INST/WEN   setup_rising                 non_unate                  constant disabled
   RAM_128x16_TEST_INST/RAM_128x16_INST/CLK   RAM_128x16_TEST_INST/RAM_128x16_INST/A[7]   hold_rising                  non_unate                  constant disabled
   RAM_128x16_TEST_INST/RAM_128x16_INST/CLK   RAM_128x16_TEST_INST/RAM_128x16_INST/A[7]   setup_rising                 non_unate                  constant disabled
   RAM_128x16_TEST_INST/Fp214748365A/A   RAM_128x16_TEST_INST/Fp214748365A/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/A1   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g2/A1   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g2/A1   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g2/A1   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/A2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/A2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/A2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/A2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/B1   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g2/B2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/B2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/B2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g2/B2   RAM_128x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/A1 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g396/A1 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g396/A1 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g396/A1 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/A2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/A2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/A2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/A2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/B1 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g396/B2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/B2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/B2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g396/B2 RAM_128x16_TEST_INST/g396/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/A1 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g399/A1 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g399/A1 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g399/A1 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/A2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/A2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/A2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/A2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/B1 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g399/B2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/B2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/B2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g399/B2 RAM_128x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/A1 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g402/A1 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g402/A1 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g402/A1 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/A2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/A2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/A2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/A2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/B1 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g402/B2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/B2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/B2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g402/B2 RAM_128x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/A1 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g405/A1 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g405/A1 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g405/A1 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/A2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/A2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/A2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/A2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/B1 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g405/B2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/B2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/B2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g405/B2 RAM_128x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/A1 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g408/A1 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g408/A1 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g408/A1 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/A2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/A2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/A2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/A2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/B1 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g408/B2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/B2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/B2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g408/B2 RAM_128x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/A1 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g411/A1 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g411/A1 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g411/A1 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/A2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/A2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/A2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/A2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/B1 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g411/B2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/B2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/B2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g411/B2 RAM_128x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/A1 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g414/A1 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g414/A1 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g414/A1 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/A2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/A2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/A2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/A2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/B1 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g414/B2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/B2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/B2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g414/B2 RAM_128x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/A1 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g417/A1 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g417/A1 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g417/A1 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/A2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/A2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/A2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/A2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/B1 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g417/B2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/B2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/B2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g417/B2 RAM_128x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/A1 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g420/A1 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g420/A1 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g420/A1 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/A2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/A2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/A2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/A2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/B1 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g420/B2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/B2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/B2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g420/B2 RAM_128x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/A1 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g423/A1 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g423/A1 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g423/A1 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/A2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/A2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/A2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/A2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/B1 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g423/B2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/B2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/B2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g423/B2 RAM_128x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/A1 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g426/A1 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g426/A1 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g426/A1 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/A2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/A2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/A2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/A2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/B1 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g426/B2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/B2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/B2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g426/B2 RAM_128x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/A1 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g429/A1 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g429/A1 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g429/A1 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/A2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/A2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/A2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/A2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/B1 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g429/B2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/B2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/B2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g429/B2 RAM_128x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/A1 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g432/A1 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g432/A1 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g432/A1 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/A2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/A2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/A2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/A2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/B1 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g432/B2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/B2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/B2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g432/B2 RAM_128x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/A1 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g435/A1 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g435/A1 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g435/A1 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/A2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/A2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/A2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/A2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/B1 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g435/B2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/B2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/B2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g435/B2 RAM_128x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/A1 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g438/A1 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g438/A1 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g438/A1 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/A2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/A2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/A2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/A2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/B1 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_128x16_TEST_INST/g438/B2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/B2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/B2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_128x16_TEST_INST/g438/B2 RAM_128x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/RAM_256x16_INST/CLK   RAM_256x16_TEST_INST/RAM_256x16_INST/CEN   hold_rising                  non_unate                  constant disabled
   RAM_256x16_TEST_INST/RAM_256x16_INST/CLK   RAM_256x16_TEST_INST/RAM_256x16_INST/CEN   setup_rising                 non_unate                  constant disabled
   RAM_256x16_TEST_INST/RAM_256x16_INST/CLK   RAM_256x16_TEST_INST/RAM_256x16_INST/WEN   hold_rising                  non_unate                  constant disabled
   RAM_256x16_TEST_INST/RAM_256x16_INST/CLK   RAM_256x16_TEST_INST/RAM_256x16_INST/WEN   setup_rising                 non_unate                  constant disabled
   RAM_256x16_TEST_INST/Fp214748365A/A   RAM_256x16_TEST_INST/Fp214748365A/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/A1   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g2/A1   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g2/A1   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g2/A1   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/A2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/A2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/A2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/A2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/B1   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g2/B2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/B2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/B2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g2/B2   RAM_256x16_TEST_INST/g2/ZN   combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/A1 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g399/A1 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g399/A1 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g399/A1 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/A2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/A2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/A2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/A2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/B1 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g399/B2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/B2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/B2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g399/B2 RAM_256x16_TEST_INST/g399/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/A1 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g402/A1 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g402/A1 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g402/A1 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/A2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/A2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/A2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/A2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/B1 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g402/B2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/B2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/B2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g402/B2 RAM_256x16_TEST_INST/g402/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/A1 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g405/A1 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g405/A1 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g405/A1 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/A2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/A2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/A2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/A2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/B1 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g405/B2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/B2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/B2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g405/B2 RAM_256x16_TEST_INST/g405/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/A1 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g408/A1 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g408/A1 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g408/A1 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/A2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/A2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/A2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/A2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/B1 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g408/B2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/B2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/B2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g408/B2 RAM_256x16_TEST_INST/g408/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/A1 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g411/A1 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g411/A1 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g411/A1 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/A2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/A2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/A2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/A2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/B1 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g411/B2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/B2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/B2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g411/B2 RAM_256x16_TEST_INST/g411/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/A1 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g414/A1 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g414/A1 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g414/A1 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/A2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/A2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/A2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/A2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/B1 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g414/B2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/B2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/B2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g414/B2 RAM_256x16_TEST_INST/g414/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/A1 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g417/A1 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g417/A1 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g417/A1 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/A2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/A2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/A2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/A2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/B1 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g417/B2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/B2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/B2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g417/B2 RAM_256x16_TEST_INST/g417/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/A1 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g420/A1 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g420/A1 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g420/A1 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/A2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/A2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/A2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/A2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/B1 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g420/B2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/B2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/B2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g420/B2 RAM_256x16_TEST_INST/g420/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/A1 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g423/A1 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g423/A1 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g423/A1 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/A2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/A2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/A2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/A2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/B1 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g423/B2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/B2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/B2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g423/B2 RAM_256x16_TEST_INST/g423/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/A1 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g426/A1 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g426/A1 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g426/A1 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/A2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/A2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/A2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/A2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/B1 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g426/B2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/B2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/B2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g426/B2 RAM_256x16_TEST_INST/g426/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/A1 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g429/A1 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g429/A1 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g429/A1 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/A2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/A2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/A2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/A2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/B1 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g429/B2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/B2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/B2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g429/B2 RAM_256x16_TEST_INST/g429/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/A1 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g432/A1 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g432/A1 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g432/A1 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/A2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/A2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/A2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/A2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/B1 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g432/B2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/B2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/B2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g432/B2 RAM_256x16_TEST_INST/g432/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/A1 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g435/A1 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g435/A1 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g435/A1 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/A2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/A2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/A2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/A2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/B1 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g435/B2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/B2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/B2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g435/B2 RAM_256x16_TEST_INST/g435/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/A1 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g438/A1 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g438/A1 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g438/A1 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/A2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/A2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/A2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/A2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/B1 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g438/B2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/B2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/B2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g438/B2 RAM_256x16_TEST_INST/g438/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/A1 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g441/A1 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g441/A1 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g441/A1 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/A2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/A2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/A2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/A2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/B1 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             when condition = 0
   RAM_256x16_TEST_INST/g441/B2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/B2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/B2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RAM_256x16_TEST_INST/g441/B2 RAM_256x16_TEST_INST/g441/ZN combinational                negative_unate             constant disabled
   RESULTS_CONV_INST/clear_flag_reg/RN   RESULTS_CONV_INST/clear_flag_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/clear_flag_reg/RN   RESULTS_CONV_INST/clear_flag_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/clear_flag_reg/RN   RESULTS_CONV_INST/clear_flag_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/clear_flag_reg/RN   RESULTS_CONV_INST/clear_flag_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/digit_clk_reg/RN   RESULTS_CONV_INST/digit_clk_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/digit_clk_reg/RN   RESULTS_CONV_INST/digit_clk_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/digit_clk_reg/RN   RESULTS_CONV_INST/digit_clk_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/digit_clk_reg/RN   RESULTS_CONV_INST/digit_clk_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_flag_reg/RN   RESULTS_CONV_INST/dout_flag_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_flag_reg/RN   RESULTS_CONV_INST/dout_flag_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_flag_reg/RN   RESULTS_CONV_INST/dout_flag_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_flag_reg/RN   RESULTS_CONV_INST/dout_flag_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/go_reg/RN  RESULTS_CONV_INST/go_reg/QN  preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/go_reg/RN  RESULTS_CONV_INST/go_reg/QN  preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/go_reg/RN  RESULTS_CONV_INST/go_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/go_reg/RN  RESULTS_CONV_INST/go_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[0]/RN   RESULTS_CONV_INST/high_mag_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[0]/RN   RESULTS_CONV_INST/high_mag_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[0]/RN   RESULTS_CONV_INST/high_mag_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[0]/RN   RESULTS_CONV_INST/high_mag_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[10]/RN   RESULTS_CONV_INST/high_mag_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[10]/RN   RESULTS_CONV_INST/high_mag_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[10]/RN   RESULTS_CONV_INST/high_mag_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[10]/RN   RESULTS_CONV_INST/high_mag_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[11]/RN   RESULTS_CONV_INST/high_mag_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[11]/RN   RESULTS_CONV_INST/high_mag_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[11]/RN   RESULTS_CONV_INST/high_mag_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[11]/RN   RESULTS_CONV_INST/high_mag_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[12]/RN   RESULTS_CONV_INST/high_mag_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[12]/RN   RESULTS_CONV_INST/high_mag_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[12]/RN   RESULTS_CONV_INST/high_mag_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[12]/RN   RESULTS_CONV_INST/high_mag_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[13]/RN   RESULTS_CONV_INST/high_mag_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[13]/RN   RESULTS_CONV_INST/high_mag_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[13]/RN   RESULTS_CONV_INST/high_mag_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[13]/RN   RESULTS_CONV_INST/high_mag_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[14]/RN   RESULTS_CONV_INST/high_mag_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[14]/RN   RESULTS_CONV_INST/high_mag_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[14]/RN   RESULTS_CONV_INST/high_mag_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[14]/RN   RESULTS_CONV_INST/high_mag_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[15]/RN   RESULTS_CONV_INST/high_mag_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[15]/RN   RESULTS_CONV_INST/high_mag_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[15]/RN   RESULTS_CONV_INST/high_mag_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[15]/RN   RESULTS_CONV_INST/high_mag_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[1]/RN   RESULTS_CONV_INST/high_mag_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[1]/RN   RESULTS_CONV_INST/high_mag_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[1]/RN   RESULTS_CONV_INST/high_mag_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[1]/RN   RESULTS_CONV_INST/high_mag_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[2]/RN   RESULTS_CONV_INST/high_mag_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[2]/RN   RESULTS_CONV_INST/high_mag_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[2]/RN   RESULTS_CONV_INST/high_mag_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[2]/RN   RESULTS_CONV_INST/high_mag_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[3]/RN   RESULTS_CONV_INST/high_mag_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[3]/RN   RESULTS_CONV_INST/high_mag_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[3]/RN   RESULTS_CONV_INST/high_mag_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[3]/RN   RESULTS_CONV_INST/high_mag_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[4]/RN   RESULTS_CONV_INST/high_mag_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[4]/RN   RESULTS_CONV_INST/high_mag_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[4]/RN   RESULTS_CONV_INST/high_mag_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[4]/RN   RESULTS_CONV_INST/high_mag_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[5]/RN   RESULTS_CONV_INST/high_mag_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[5]/RN   RESULTS_CONV_INST/high_mag_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[5]/RN   RESULTS_CONV_INST/high_mag_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[5]/RN   RESULTS_CONV_INST/high_mag_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[6]/RN   RESULTS_CONV_INST/high_mag_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[6]/RN   RESULTS_CONV_INST/high_mag_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[6]/RN   RESULTS_CONV_INST/high_mag_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[6]/RN   RESULTS_CONV_INST/high_mag_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[7]/RN   RESULTS_CONV_INST/high_mag_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[7]/RN   RESULTS_CONV_INST/high_mag_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[7]/RN   RESULTS_CONV_INST/high_mag_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[7]/RN   RESULTS_CONV_INST/high_mag_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[8]/RN   RESULTS_CONV_INST/high_mag_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[8]/RN   RESULTS_CONV_INST/high_mag_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[8]/RN   RESULTS_CONV_INST/high_mag_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[8]/RN   RESULTS_CONV_INST/high_mag_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[9]/RN   RESULTS_CONV_INST/high_mag_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[9]/RN   RESULTS_CONV_INST/high_mag_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[9]/RN   RESULTS_CONV_INST/high_mag_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_mag_reg[9]/RN   RESULTS_CONV_INST/high_mag_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[0]/RN   RESULTS_CONV_INST/high_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[0]/RN   RESULTS_CONV_INST/high_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[0]/RN   RESULTS_CONV_INST/high_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[0]/RN   RESULTS_CONV_INST/high_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[1]/RN   RESULTS_CONV_INST/high_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[1]/RN   RESULTS_CONV_INST/high_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[1]/RN   RESULTS_CONV_INST/high_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[1]/RN   RESULTS_CONV_INST/high_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[2]/RN   RESULTS_CONV_INST/high_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[2]/RN   RESULTS_CONV_INST/high_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[2]/RN   RESULTS_CONV_INST/high_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/high_reg[2]/RN   RESULTS_CONV_INST/high_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[0]/RN   RESULTS_CONV_INST/low_mag_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[0]/RN   RESULTS_CONV_INST/low_mag_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[0]/RN   RESULTS_CONV_INST/low_mag_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[0]/RN   RESULTS_CONV_INST/low_mag_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[10]/RN   RESULTS_CONV_INST/low_mag_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[10]/RN   RESULTS_CONV_INST/low_mag_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[10]/RN   RESULTS_CONV_INST/low_mag_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[10]/RN   RESULTS_CONV_INST/low_mag_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[11]/RN   RESULTS_CONV_INST/low_mag_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[11]/RN   RESULTS_CONV_INST/low_mag_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[11]/RN   RESULTS_CONV_INST/low_mag_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[11]/RN   RESULTS_CONV_INST/low_mag_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[12]/RN   RESULTS_CONV_INST/low_mag_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[12]/RN   RESULTS_CONV_INST/low_mag_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[12]/RN   RESULTS_CONV_INST/low_mag_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[12]/RN   RESULTS_CONV_INST/low_mag_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[13]/RN   RESULTS_CONV_INST/low_mag_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[13]/RN   RESULTS_CONV_INST/low_mag_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[13]/RN   RESULTS_CONV_INST/low_mag_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[13]/RN   RESULTS_CONV_INST/low_mag_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[14]/RN   RESULTS_CONV_INST/low_mag_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[14]/RN   RESULTS_CONV_INST/low_mag_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[14]/RN   RESULTS_CONV_INST/low_mag_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[14]/RN   RESULTS_CONV_INST/low_mag_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[15]/RN   RESULTS_CONV_INST/low_mag_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[15]/RN   RESULTS_CONV_INST/low_mag_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[15]/RN   RESULTS_CONV_INST/low_mag_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[15]/RN   RESULTS_CONV_INST/low_mag_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[1]/RN   RESULTS_CONV_INST/low_mag_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[1]/RN   RESULTS_CONV_INST/low_mag_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[1]/RN   RESULTS_CONV_INST/low_mag_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[1]/RN   RESULTS_CONV_INST/low_mag_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[2]/RN   RESULTS_CONV_INST/low_mag_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[2]/RN   RESULTS_CONV_INST/low_mag_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[2]/RN   RESULTS_CONV_INST/low_mag_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[2]/RN   RESULTS_CONV_INST/low_mag_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[3]/RN   RESULTS_CONV_INST/low_mag_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[3]/RN   RESULTS_CONV_INST/low_mag_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[3]/RN   RESULTS_CONV_INST/low_mag_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[3]/RN   RESULTS_CONV_INST/low_mag_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[4]/RN   RESULTS_CONV_INST/low_mag_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[4]/RN   RESULTS_CONV_INST/low_mag_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[4]/RN   RESULTS_CONV_INST/low_mag_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[4]/RN   RESULTS_CONV_INST/low_mag_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[5]/RN   RESULTS_CONV_INST/low_mag_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[5]/RN   RESULTS_CONV_INST/low_mag_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[5]/RN   RESULTS_CONV_INST/low_mag_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[5]/RN   RESULTS_CONV_INST/low_mag_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[6]/RN   RESULTS_CONV_INST/low_mag_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[6]/RN   RESULTS_CONV_INST/low_mag_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[6]/RN   RESULTS_CONV_INST/low_mag_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[6]/RN   RESULTS_CONV_INST/low_mag_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[7]/RN   RESULTS_CONV_INST/low_mag_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[7]/RN   RESULTS_CONV_INST/low_mag_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[7]/RN   RESULTS_CONV_INST/low_mag_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[7]/RN   RESULTS_CONV_INST/low_mag_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[8]/RN   RESULTS_CONV_INST/low_mag_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[8]/RN   RESULTS_CONV_INST/low_mag_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[8]/RN   RESULTS_CONV_INST/low_mag_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[8]/RN   RESULTS_CONV_INST/low_mag_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[9]/RN   RESULTS_CONV_INST/low_mag_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[9]/RN   RESULTS_CONV_INST/low_mag_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[9]/RN   RESULTS_CONV_INST/low_mag_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_mag_reg[9]/RN   RESULTS_CONV_INST/low_mag_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[0]/RN   RESULTS_CONV_INST/low_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[0]/RN   RESULTS_CONV_INST/low_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[0]/RN   RESULTS_CONV_INST/low_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[0]/RN   RESULTS_CONV_INST/low_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[1]/RN   RESULTS_CONV_INST/low_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[1]/RN   RESULTS_CONV_INST/low_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[1]/RN   RESULTS_CONV_INST/low_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[1]/RN   RESULTS_CONV_INST/low_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[2]/RN   RESULTS_CONV_INST/low_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[2]/RN   RESULTS_CONV_INST/low_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[2]/RN   RESULTS_CONV_INST/low_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/low_reg[2]/RN   RESULTS_CONV_INST/low_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[0]/RN   RESULTS_CONV_INST/out_p1_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[0]/RN   RESULTS_CONV_INST/out_p1_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[0]/RN   RESULTS_CONV_INST/out_p1_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[0]/RN   RESULTS_CONV_INST/out_p1_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[1]/RN   RESULTS_CONV_INST/out_p1_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[1]/RN   RESULTS_CONV_INST/out_p1_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[1]/RN   RESULTS_CONV_INST/out_p1_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[1]/RN   RESULTS_CONV_INST/out_p1_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[2]/RN   RESULTS_CONV_INST/out_p1_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[2]/RN   RESULTS_CONV_INST/out_p1_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[2]/RN   RESULTS_CONV_INST/out_p1_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[2]/RN   RESULTS_CONV_INST/out_p1_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[3]/RN   RESULTS_CONV_INST/out_p1_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[3]/RN   RESULTS_CONV_INST/out_p1_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[3]/RN   RESULTS_CONV_INST/out_p1_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[3]/RN   RESULTS_CONV_INST/out_p1_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[4]/RN   RESULTS_CONV_INST/out_p1_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[4]/RN   RESULTS_CONV_INST/out_p1_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[4]/RN   RESULTS_CONV_INST/out_p1_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[4]/RN   RESULTS_CONV_INST/out_p1_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[5]/RN   RESULTS_CONV_INST/out_p1_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[5]/RN   RESULTS_CONV_INST/out_p1_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[5]/RN   RESULTS_CONV_INST/out_p1_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[5]/RN   RESULTS_CONV_INST/out_p1_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[6]/RN   RESULTS_CONV_INST/out_p1_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[6]/RN   RESULTS_CONV_INST/out_p1_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[6]/RN   RESULTS_CONV_INST/out_p1_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p1_reg[6]/RN   RESULTS_CONV_INST/out_p1_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[0]/RN   RESULTS_CONV_INST/state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[0]/RN   RESULTS_CONV_INST/state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[0]/RN   RESULTS_CONV_INST/state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[0]/RN   RESULTS_CONV_INST/state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[1]/RN   RESULTS_CONV_INST/state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[1]/RN   RESULTS_CONV_INST/state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[1]/RN   RESULTS_CONV_INST/state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[1]/RN   RESULTS_CONV_INST/state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[2]/RN   RESULTS_CONV_INST/state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[2]/RN   RESULTS_CONV_INST/state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[2]/RN   RESULTS_CONV_INST/state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[2]/RN   RESULTS_CONV_INST/state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[3]/RN   RESULTS_CONV_INST/state_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[3]/RN   RESULTS_CONV_INST/state_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[3]/RN   RESULTS_CONV_INST/state_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/state_reg[3]/RN   RESULTS_CONV_INST/state_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[0]/SN   RESULTS_CONV_INST/out_p2_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[0]/SN   RESULTS_CONV_INST/out_p2_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[0]/SN   RESULTS_CONV_INST/out_p2_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[0]/SN   RESULTS_CONV_INST/out_p2_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[1]/SN   RESULTS_CONV_INST/out_p2_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[1]/SN   RESULTS_CONV_INST/out_p2_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[1]/SN   RESULTS_CONV_INST/out_p2_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[1]/SN   RESULTS_CONV_INST/out_p2_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[2]/SN   RESULTS_CONV_INST/out_p2_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[2]/SN   RESULTS_CONV_INST/out_p2_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[2]/SN   RESULTS_CONV_INST/out_p2_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[2]/SN   RESULTS_CONV_INST/out_p2_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[3]/SN   RESULTS_CONV_INST/out_p2_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[3]/SN   RESULTS_CONV_INST/out_p2_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[3]/SN   RESULTS_CONV_INST/out_p2_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[3]/SN   RESULTS_CONV_INST/out_p2_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[4]/SN   RESULTS_CONV_INST/out_p2_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[4]/SN   RESULTS_CONV_INST/out_p2_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[4]/SN   RESULTS_CONV_INST/out_p2_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[4]/SN   RESULTS_CONV_INST/out_p2_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[5]/SN   RESULTS_CONV_INST/out_p2_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[5]/SN   RESULTS_CONV_INST/out_p2_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[5]/SN   RESULTS_CONV_INST/out_p2_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[5]/SN   RESULTS_CONV_INST/out_p2_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[6]/SN   RESULTS_CONV_INST/out_p2_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[6]/SN   RESULTS_CONV_INST/out_p2_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[6]/SN   RESULTS_CONV_INST/out_p2_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[6]/SN   RESULTS_CONV_INST/out_p2_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[7]/SN   RESULTS_CONV_INST/out_p2_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[7]/SN   RESULTS_CONV_INST/out_p2_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[7]/SN   RESULTS_CONV_INST/out_p2_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/out_p2_reg[7]/SN   RESULTS_CONV_INST/out_p2_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[0]/SN   RESULTS_CONV_INST/dout_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[0]/SN   RESULTS_CONV_INST/dout_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[0]/SN   RESULTS_CONV_INST/dout_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[0]/SN   RESULTS_CONV_INST/dout_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[1]/SN   RESULTS_CONV_INST/dout_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[1]/SN   RESULTS_CONV_INST/dout_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[1]/SN   RESULTS_CONV_INST/dout_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[1]/SN   RESULTS_CONV_INST/dout_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[2]/SN   RESULTS_CONV_INST/dout_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[2]/SN   RESULTS_CONV_INST/dout_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[2]/SN   RESULTS_CONV_INST/dout_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[2]/SN   RESULTS_CONV_INST/dout_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[3]/SN   RESULTS_CONV_INST/dout_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[3]/SN   RESULTS_CONV_INST/dout_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[3]/SN   RESULTS_CONV_INST/dout_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[3]/SN   RESULTS_CONV_INST/dout_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[4]/SN   RESULTS_CONV_INST/dout_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[4]/SN   RESULTS_CONV_INST/dout_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[4]/SN   RESULTS_CONV_INST/dout_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[4]/SN   RESULTS_CONV_INST/dout_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[5]/SN   RESULTS_CONV_INST/dout_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[5]/SN   RESULTS_CONV_INST/dout_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[5]/SN   RESULTS_CONV_INST/dout_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[5]/SN   RESULTS_CONV_INST/dout_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[6]/SN   RESULTS_CONV_INST/dout_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[6]/SN   RESULTS_CONV_INST/dout_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[6]/SN   RESULTS_CONV_INST/dout_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[6]/SN   RESULTS_CONV_INST/dout_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[7]/SN   RESULTS_CONV_INST/dout_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[7]/SN   RESULTS_CONV_INST/dout_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[7]/SN   RESULTS_CONV_INST/dout_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/dout_reg[7]/SN   RESULTS_CONV_INST/dout_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   RESULTS_CONV_INST/p214748365A29258/A   RESULTS_CONV_INST/p214748365A29258/ZN   combinational                negative_unate             constant disabled
   RESULTS_CONV_INST/p214748365A29258/A   RESULTS_CONV_INST/p214748365A29258/ZN   combinational                negative_unate             constant disabled
   RESULTS_CONV_INST/p214748365A29258/A   RESULTS_CONV_INST/p214748365A29258/ZN   combinational                negative_unate             constant disabled
   RESULTS_CONV_INST/p214748365A29258/A   RESULTS_CONV_INST/p214748365A29258/ZN   combinational                negative_unate             constant disabled
   RESULTS_CONV_INST/p214748365A29379/A   RESULTS_CONV_INST/p214748365A29379/ZN   combinational                negative_unate             constant disabled
   SPI_INST/FE_OFC138_tiel/A    SPI_INST/FE_OFC138_tiel/Z    combinational                positive_unate             constant disabled
   SPI_INST/FE_OFC137_tiel/A    SPI_INST/FE_OFC137_tiel/Z    combinational                positive_unate             constant disabled
   SPI_INST/FE_OFC136_tiel/A    SPI_INST/FE_OFC136_tiel/Z    combinational                positive_unate             constant disabled
   SPI_INST/FE_OFC135_tiel/A    SPI_INST/FE_OFC135_tiel/Z    combinational                positive_unate             constant disabled
   SPI_INST/FE_OFC134_tiel/A    SPI_INST/FE_OFC134_tiel/ZN   combinational                negative_unate             constant disabled
   SPI_INST/FE_OFC133_tiel/A    SPI_INST/FE_OFC133_tiel/ZN   combinational                negative_unate             constant disabled
   SPI_INST/FE_OFC132_tiel/A    SPI_INST/FE_OFC132_tiel/ZN   combinational                negative_unate             constant disabled
   SPI_INST/FE_OFC131_tieh/A    SPI_INST/FE_OFC131_tieh/Z    combinational                positive_unate             constant disabled
   SPI_INST/FE_OFC130_tieh/A    SPI_INST/FE_OFC130_tieh/Z    combinational                positive_unate             constant disabled
   SPI_INST/FE_OFC129_tieh/A    SPI_INST/FE_OFC129_tieh/Z    combinational                positive_unate             constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_0/RN          SPI_INST/spare_0/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/RN          SPI_INST/spare_0/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/RN          SPI_INST/spare_0/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/RN          SPI_INST/spare_0/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/RN          SPI_INST/spare_0/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_0/SN          SPI_INST/spare_0/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/SN          SPI_INST/spare_0/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/SN          SPI_INST/spare_0/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/SN          SPI_INST/spare_0/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_0/SN          SPI_INST/spare_0/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_0/CK          SPI_INST/spare_0/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_1/RN          SPI_INST/spare_1/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/RN          SPI_INST/spare_1/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/RN          SPI_INST/spare_1/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/RN          SPI_INST/spare_1/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/RN          SPI_INST/spare_1/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_1/SN          SPI_INST/spare_1/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/SN          SPI_INST/spare_1/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/SN          SPI_INST/spare_1/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/SN          SPI_INST/spare_1/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_1/SN          SPI_INST/spare_1/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_1/CK          SPI_INST/spare_1/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/D          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/D          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_10/RN         SPI_INST/spare_10/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/RN         SPI_INST/spare_10/QN         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/RN         SPI_INST/spare_10/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/RN         SPI_INST/spare_10/Q          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/RN         SPI_INST/spare_10/RN         min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/RN         removal_rising               non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/RN         recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/SE         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/SE         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/SI         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/SI         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_10/SN         SPI_INST/spare_10/QN         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/SN         SPI_INST/spare_10/QN         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/SN         SPI_INST/spare_10/Q          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/SN         SPI_INST/spare_10/Q          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_10/SN         SPI_INST/spare_10/SN         min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/SN         removal_rising               non_unate                  constant disabled
   SPI_INST/spare_10/CK         SPI_INST/spare_10/SN         recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_100/RN        SPI_INST/spare_100/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/RN        SPI_INST/spare_100/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/RN        SPI_INST/spare_100/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/RN        SPI_INST/spare_100/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/RN        SPI_INST/spare_100/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_100/SN        SPI_INST/spare_100/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/SN        SPI_INST/spare_100/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/SN        SPI_INST/spare_100/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/SN        SPI_INST/spare_100/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_100/SN        SPI_INST/spare_100/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_100/CK        SPI_INST/spare_100/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_101/RN        SPI_INST/spare_101/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/RN        SPI_INST/spare_101/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/RN        SPI_INST/spare_101/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/RN        SPI_INST/spare_101/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/RN        SPI_INST/spare_101/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_101/SN        SPI_INST/spare_101/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/SN        SPI_INST/spare_101/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/SN        SPI_INST/spare_101/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/SN        SPI_INST/spare_101/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_101/SN        SPI_INST/spare_101/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_101/CK        SPI_INST/spare_101/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_102/RN        SPI_INST/spare_102/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/RN        SPI_INST/spare_102/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/RN        SPI_INST/spare_102/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/RN        SPI_INST/spare_102/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/RN        SPI_INST/spare_102/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_102/SN        SPI_INST/spare_102/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/SN        SPI_INST/spare_102/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/SN        SPI_INST/spare_102/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/SN        SPI_INST/spare_102/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_102/SN        SPI_INST/spare_102/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_102/CK        SPI_INST/spare_102/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_103/RN        SPI_INST/spare_103/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/RN        SPI_INST/spare_103/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/RN        SPI_INST/spare_103/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/RN        SPI_INST/spare_103/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/RN        SPI_INST/spare_103/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_103/SN        SPI_INST/spare_103/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/SN        SPI_INST/spare_103/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/SN        SPI_INST/spare_103/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/SN        SPI_INST/spare_103/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_103/SN        SPI_INST/spare_103/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_103/CK        SPI_INST/spare_103/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_104/RN        SPI_INST/spare_104/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/RN        SPI_INST/spare_104/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/RN        SPI_INST/spare_104/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/RN        SPI_INST/spare_104/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/RN        SPI_INST/spare_104/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_104/SN        SPI_INST/spare_104/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/SN        SPI_INST/spare_104/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/SN        SPI_INST/spare_104/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/SN        SPI_INST/spare_104/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_104/SN        SPI_INST/spare_104/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_104/CK        SPI_INST/spare_104/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_105/RN        SPI_INST/spare_105/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/RN        SPI_INST/spare_105/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/RN        SPI_INST/spare_105/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/RN        SPI_INST/spare_105/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/RN        SPI_INST/spare_105/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_105/SN        SPI_INST/spare_105/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/SN        SPI_INST/spare_105/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/SN        SPI_INST/spare_105/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/SN        SPI_INST/spare_105/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_105/SN        SPI_INST/spare_105/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_105/CK        SPI_INST/spare_105/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_106/RN        SPI_INST/spare_106/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/RN        SPI_INST/spare_106/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/RN        SPI_INST/spare_106/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/RN        SPI_INST/spare_106/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/RN        SPI_INST/spare_106/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_106/SN        SPI_INST/spare_106/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/SN        SPI_INST/spare_106/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/SN        SPI_INST/spare_106/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/SN        SPI_INST/spare_106/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_106/SN        SPI_INST/spare_106/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_106/CK        SPI_INST/spare_106/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_107/RN        SPI_INST/spare_107/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/RN        SPI_INST/spare_107/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/RN        SPI_INST/spare_107/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/RN        SPI_INST/spare_107/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/RN        SPI_INST/spare_107/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_107/SN        SPI_INST/spare_107/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/SN        SPI_INST/spare_107/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/SN        SPI_INST/spare_107/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/SN        SPI_INST/spare_107/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_107/SN        SPI_INST/spare_107/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_107/CK        SPI_INST/spare_107/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_108/RN        SPI_INST/spare_108/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/RN        SPI_INST/spare_108/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/RN        SPI_INST/spare_108/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/RN        SPI_INST/spare_108/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/RN        SPI_INST/spare_108/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_108/SN        SPI_INST/spare_108/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/SN        SPI_INST/spare_108/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/SN        SPI_INST/spare_108/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/SN        SPI_INST/spare_108/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_108/SN        SPI_INST/spare_108/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_108/CK        SPI_INST/spare_108/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_109/RN        SPI_INST/spare_109/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/RN        SPI_INST/spare_109/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/RN        SPI_INST/spare_109/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/RN        SPI_INST/spare_109/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/RN        SPI_INST/spare_109/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_109/SN        SPI_INST/spare_109/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/SN        SPI_INST/spare_109/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/SN        SPI_INST/spare_109/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/SN        SPI_INST/spare_109/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_109/SN        SPI_INST/spare_109/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_109/CK        SPI_INST/spare_109/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_11/A1         SPI_INST/spare_11/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_11/A2         SPI_INST/spare_11/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_110/RN        SPI_INST/spare_110/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/RN        SPI_INST/spare_110/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/RN        SPI_INST/spare_110/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/RN        SPI_INST/spare_110/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/RN        SPI_INST/spare_110/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_110/SN        SPI_INST/spare_110/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/SN        SPI_INST/spare_110/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/SN        SPI_INST/spare_110/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/SN        SPI_INST/spare_110/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_110/SN        SPI_INST/spare_110/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_110/CK        SPI_INST/spare_110/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_111/A1        SPI_INST/spare_111/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_111/A2        SPI_INST/spare_111/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_112/A1        SPI_INST/spare_112/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_112/A2        SPI_INST/spare_112/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_113/A1        SPI_INST/spare_113/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_113/A2        SPI_INST/spare_113/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_114/A1        SPI_INST/spare_114/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_114/A2        SPI_INST/spare_114/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_115/A1        SPI_INST/spare_115/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_115/A2        SPI_INST/spare_115/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_116/A1        SPI_INST/spare_116/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_116/A2        SPI_INST/spare_116/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_117/A1        SPI_INST/spare_117/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_117/A2        SPI_INST/spare_117/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_118/A1        SPI_INST/spare_118/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_118/A2        SPI_INST/spare_118/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_119/A1        SPI_INST/spare_119/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_119/A2        SPI_INST/spare_119/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_12/A1         SPI_INST/spare_12/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_12/A2         SPI_INST/spare_12/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_120/A1        SPI_INST/spare_120/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_120/A2        SPI_INST/spare_120/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_121/A1        SPI_INST/spare_121/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_121/A2        SPI_INST/spare_121/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_122/A1        SPI_INST/spare_122/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_122/A2        SPI_INST/spare_122/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_123/A1        SPI_INST/spare_123/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_123/A2        SPI_INST/spare_123/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_124/A1        SPI_INST/spare_124/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_124/A2        SPI_INST/spare_124/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_125/A1        SPI_INST/spare_125/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_125/A2        SPI_INST/spare_125/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_126/A1        SPI_INST/spare_126/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_126/A2        SPI_INST/spare_126/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_127/A1        SPI_INST/spare_127/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_127/A2        SPI_INST/spare_127/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_128/A1        SPI_INST/spare_128/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_128/A2        SPI_INST/spare_128/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_129/A1        SPI_INST/spare_129/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_129/A2        SPI_INST/spare_129/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_13/A1         SPI_INST/spare_13/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_13/A2         SPI_INST/spare_13/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_130/A1        SPI_INST/spare_130/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_130/A2        SPI_INST/spare_130/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/A         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/A         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/A         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/A         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/B         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/B         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/B         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/B         SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/C1        SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_131/C2        SPI_INST/spare_131/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/A         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/A         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/A         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/A         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/B         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/B         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/B         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/B         SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/C1        SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_132/C2        SPI_INST/spare_132/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/A         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/A         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/A         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/A         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/B         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/B         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/B         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/B         SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/C1        SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_133/C2        SPI_INST/spare_133/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/A         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/A         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/A         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/A         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/B         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/B         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/B         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/B         SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/C1        SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_134/C2        SPI_INST/spare_134/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/A         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/A         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/A         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/A         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/B         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/B         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/B         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/B         SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/C1        SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_135/C2        SPI_INST/spare_135/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/A         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/A         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/A         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/A         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/B         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/B         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/B         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/B         SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/C1        SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_136/C2        SPI_INST/spare_136/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/A         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/A         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/A         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/A         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/B         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/B         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/B         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/B         SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/C1        SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_137/C2        SPI_INST/spare_137/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/A         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/A         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/A         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/A         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/B         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/B         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/B         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/B         SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/C1        SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_138/C2        SPI_INST/spare_138/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/A         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/A         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/A         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/A         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/B         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/B         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/B         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/B         SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/C1        SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_139/C2        SPI_INST/spare_139/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_14/A1         SPI_INST/spare_14/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_14/A2         SPI_INST/spare_14/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_140/A         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/A         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/A         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/A         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/B         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/B         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/B         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/B         SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/C1        SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_140/C2        SPI_INST/spare_140/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_141/A         SPI_INST/spare_141/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_142/A         SPI_INST/spare_142/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_143/A         SPI_INST/spare_143/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_144/A         SPI_INST/spare_144/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_145/A         SPI_INST/spare_145/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_146/A         SPI_INST/spare_146/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_147/A         SPI_INST/spare_147/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_148/A         SPI_INST/spare_148/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_149/A         SPI_INST/spare_149/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_15/A1         SPI_INST/spare_15/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_15/A2         SPI_INST/spare_15/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_16/A1         SPI_INST/spare_16/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_16/A2         SPI_INST/spare_16/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_17/A1         SPI_INST/spare_17/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_17/A2         SPI_INST/spare_17/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_18/A1         SPI_INST/spare_18/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_18/A2         SPI_INST/spare_18/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_19/A1         SPI_INST/spare_19/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_19/A2         SPI_INST/spare_19/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_2/RN          SPI_INST/spare_2/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/RN          SPI_INST/spare_2/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/RN          SPI_INST/spare_2/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/RN          SPI_INST/spare_2/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/RN          SPI_INST/spare_2/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_2/SN          SPI_INST/spare_2/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/SN          SPI_INST/spare_2/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/SN          SPI_INST/spare_2/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/SN          SPI_INST/spare_2/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_2/SN          SPI_INST/spare_2/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_2/CK          SPI_INST/spare_2/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_20/A1         SPI_INST/spare_20/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_20/A2         SPI_INST/spare_20/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_200/RN        SPI_INST/spare_200/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/RN        SPI_INST/spare_200/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/RN        SPI_INST/spare_200/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/RN        SPI_INST/spare_200/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/RN        SPI_INST/spare_200/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_200/SN        SPI_INST/spare_200/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/SN        SPI_INST/spare_200/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/SN        SPI_INST/spare_200/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/SN        SPI_INST/spare_200/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_200/SN        SPI_INST/spare_200/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_200/CK        SPI_INST/spare_200/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_201/RN        SPI_INST/spare_201/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/RN        SPI_INST/spare_201/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/RN        SPI_INST/spare_201/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/RN        SPI_INST/spare_201/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/RN        SPI_INST/spare_201/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_201/SN        SPI_INST/spare_201/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/SN        SPI_INST/spare_201/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/SN        SPI_INST/spare_201/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/SN        SPI_INST/spare_201/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_201/SN        SPI_INST/spare_201/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_201/CK        SPI_INST/spare_201/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_202/RN        SPI_INST/spare_202/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/RN        SPI_INST/spare_202/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/RN        SPI_INST/spare_202/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/RN        SPI_INST/spare_202/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/RN        SPI_INST/spare_202/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_202/SN        SPI_INST/spare_202/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/SN        SPI_INST/spare_202/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/SN        SPI_INST/spare_202/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/SN        SPI_INST/spare_202/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_202/SN        SPI_INST/spare_202/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_202/CK        SPI_INST/spare_202/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_203/RN        SPI_INST/spare_203/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/RN        SPI_INST/spare_203/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/RN        SPI_INST/spare_203/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/RN        SPI_INST/spare_203/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/RN        SPI_INST/spare_203/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_203/SN        SPI_INST/spare_203/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/SN        SPI_INST/spare_203/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/SN        SPI_INST/spare_203/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/SN        SPI_INST/spare_203/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_203/SN        SPI_INST/spare_203/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_203/CK        SPI_INST/spare_203/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_204/RN        SPI_INST/spare_204/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/RN        SPI_INST/spare_204/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/RN        SPI_INST/spare_204/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/RN        SPI_INST/spare_204/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/RN        SPI_INST/spare_204/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_204/SN        SPI_INST/spare_204/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/SN        SPI_INST/spare_204/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/SN        SPI_INST/spare_204/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/SN        SPI_INST/spare_204/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_204/SN        SPI_INST/spare_204/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_204/CK        SPI_INST/spare_204/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_205/RN        SPI_INST/spare_205/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/RN        SPI_INST/spare_205/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/RN        SPI_INST/spare_205/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/RN        SPI_INST/spare_205/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/RN        SPI_INST/spare_205/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_205/SN        SPI_INST/spare_205/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/SN        SPI_INST/spare_205/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/SN        SPI_INST/spare_205/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/SN        SPI_INST/spare_205/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_205/SN        SPI_INST/spare_205/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_205/CK        SPI_INST/spare_205/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_206/RN        SPI_INST/spare_206/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/RN        SPI_INST/spare_206/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/RN        SPI_INST/spare_206/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/RN        SPI_INST/spare_206/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/RN        SPI_INST/spare_206/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_206/SN        SPI_INST/spare_206/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/SN        SPI_INST/spare_206/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/SN        SPI_INST/spare_206/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/SN        SPI_INST/spare_206/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_206/SN        SPI_INST/spare_206/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_206/CK        SPI_INST/spare_206/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_207/RN        SPI_INST/spare_207/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/RN        SPI_INST/spare_207/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/RN        SPI_INST/spare_207/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/RN        SPI_INST/spare_207/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/RN        SPI_INST/spare_207/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_207/SN        SPI_INST/spare_207/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/SN        SPI_INST/spare_207/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/SN        SPI_INST/spare_207/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/SN        SPI_INST/spare_207/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_207/SN        SPI_INST/spare_207/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_207/CK        SPI_INST/spare_207/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_208/RN        SPI_INST/spare_208/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/RN        SPI_INST/spare_208/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/RN        SPI_INST/spare_208/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/RN        SPI_INST/spare_208/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/RN        SPI_INST/spare_208/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_208/SN        SPI_INST/spare_208/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/SN        SPI_INST/spare_208/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/SN        SPI_INST/spare_208/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/SN        SPI_INST/spare_208/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_208/SN        SPI_INST/spare_208/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_208/CK        SPI_INST/spare_208/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_209/RN        SPI_INST/spare_209/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/RN        SPI_INST/spare_209/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/RN        SPI_INST/spare_209/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/RN        SPI_INST/spare_209/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/RN        SPI_INST/spare_209/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_209/SN        SPI_INST/spare_209/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/SN        SPI_INST/spare_209/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/SN        SPI_INST/spare_209/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/SN        SPI_INST/spare_209/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_209/SN        SPI_INST/spare_209/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_209/CK        SPI_INST/spare_209/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_21/A1         SPI_INST/spare_21/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_21/A2         SPI_INST/spare_21/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/D         hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/D         setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_210/RN        SPI_INST/spare_210/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/RN        SPI_INST/spare_210/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/RN        SPI_INST/spare_210/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/RN        SPI_INST/spare_210/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/RN        SPI_INST/spare_210/RN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/RN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/RN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/SE        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/SE        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/SI        hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/SI        setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_210/SN        SPI_INST/spare_210/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/SN        SPI_INST/spare_210/QN        clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/SN        SPI_INST/spare_210/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/SN        SPI_INST/spare_210/Q         preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_210/SN        SPI_INST/spare_210/SN        min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/SN        removal_rising               non_unate                  constant disabled
   SPI_INST/spare_210/CK        SPI_INST/spare_210/SN        recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_211/A1        SPI_INST/spare_211/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_211/A2        SPI_INST/spare_211/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_212/A1        SPI_INST/spare_212/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_212/A2        SPI_INST/spare_212/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_213/A1        SPI_INST/spare_213/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_213/A2        SPI_INST/spare_213/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_214/A1        SPI_INST/spare_214/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_214/A2        SPI_INST/spare_214/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_215/A1        SPI_INST/spare_215/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_215/A2        SPI_INST/spare_215/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_216/A1        SPI_INST/spare_216/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_216/A2        SPI_INST/spare_216/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_217/A1        SPI_INST/spare_217/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_217/A2        SPI_INST/spare_217/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_218/A1        SPI_INST/spare_218/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_218/A2        SPI_INST/spare_218/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_219/A1        SPI_INST/spare_219/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_219/A2        SPI_INST/spare_219/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_22/A1         SPI_INST/spare_22/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_22/A2         SPI_INST/spare_22/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_220/A1        SPI_INST/spare_220/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_220/A2        SPI_INST/spare_220/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_221/A1        SPI_INST/spare_221/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_221/A2        SPI_INST/spare_221/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_222/A1        SPI_INST/spare_222/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_222/A2        SPI_INST/spare_222/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_223/A1        SPI_INST/spare_223/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_223/A2        SPI_INST/spare_223/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_224/A1        SPI_INST/spare_224/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_224/A2        SPI_INST/spare_224/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_225/A1        SPI_INST/spare_225/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_225/A2        SPI_INST/spare_225/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_226/A1        SPI_INST/spare_226/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_226/A2        SPI_INST/spare_226/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_227/A1        SPI_INST/spare_227/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_227/A2        SPI_INST/spare_227/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_228/A1        SPI_INST/spare_228/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_228/A2        SPI_INST/spare_228/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_229/A1        SPI_INST/spare_229/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_229/A2        SPI_INST/spare_229/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_23/A1         SPI_INST/spare_23/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_23/A2         SPI_INST/spare_23/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_230/A1        SPI_INST/spare_230/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_230/A2        SPI_INST/spare_230/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/A         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/A         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/A         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/A         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/B         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/B         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/B         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/B         SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/C1        SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_231/C2        SPI_INST/spare_231/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/A         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/A         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/A         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/A         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/B         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/B         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/B         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/B         SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/C1        SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_232/C2        SPI_INST/spare_232/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/A         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/A         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/A         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/A         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/B         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/B         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/B         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/B         SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/C1        SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_233/C2        SPI_INST/spare_233/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/A         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/A         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/A         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/A         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/B         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/B         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/B         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/B         SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/C1        SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_234/C2        SPI_INST/spare_234/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/A         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/A         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/A         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/A         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/B         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/B         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/B         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/B         SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/C1        SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_235/C2        SPI_INST/spare_235/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/A         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/A         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/A         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/A         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/B         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/B         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/B         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/B         SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/C1        SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_236/C2        SPI_INST/spare_236/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/A         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/A         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/A         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/A         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/B         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/B         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/B         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/B         SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/C1        SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_237/C2        SPI_INST/spare_237/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/A         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/A         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/A         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/A         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/B         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/B         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/B         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/B         SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/C1        SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_238/C2        SPI_INST/spare_238/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/A         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/A         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/A         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/A         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/B         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/B         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/B         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/B         SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/C1        SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_239/C2        SPI_INST/spare_239/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_24/A1         SPI_INST/spare_24/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_24/A2         SPI_INST/spare_24/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_240/A         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/A         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/A         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/A         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/B         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/B         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/B         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/B         SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/C1        SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_240/C2        SPI_INST/spare_240/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_241/A         SPI_INST/spare_241/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_242/A         SPI_INST/spare_242/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_243/A         SPI_INST/spare_243/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_244/A         SPI_INST/spare_244/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_245/A         SPI_INST/spare_245/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_246/A         SPI_INST/spare_246/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_247/A         SPI_INST/spare_247/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_248/A         SPI_INST/spare_248/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_249/A         SPI_INST/spare_249/ZN        combinational                negative_unate             constant disabled
   SPI_INST/spare_25/A1         SPI_INST/spare_25/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_25/A2         SPI_INST/spare_25/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_26/A1         SPI_INST/spare_26/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_26/A2         SPI_INST/spare_26/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_27/A1         SPI_INST/spare_27/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_27/A2         SPI_INST/spare_27/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_28/A1         SPI_INST/spare_28/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_28/A2         SPI_INST/spare_28/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_29/A1         SPI_INST/spare_29/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_29/A2         SPI_INST/spare_29/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_3/RN          SPI_INST/spare_3/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/RN          SPI_INST/spare_3/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/RN          SPI_INST/spare_3/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/RN          SPI_INST/spare_3/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/RN          SPI_INST/spare_3/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_3/SN          SPI_INST/spare_3/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/SN          SPI_INST/spare_3/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/SN          SPI_INST/spare_3/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/SN          SPI_INST/spare_3/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_3/SN          SPI_INST/spare_3/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_3/CK          SPI_INST/spare_3/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_30/A1         SPI_INST/spare_30/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_30/A2         SPI_INST/spare_30/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/A          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/A          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/A          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/A          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/B          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/B          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/B          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/B          SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/C1         SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_31/C2         SPI_INST/spare_31/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/A          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/A          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/A          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/A          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/B          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/B          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/B          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/B          SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/C1         SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_32/C2         SPI_INST/spare_32/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/A          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/A          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/A          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/A          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/B          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/B          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/B          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/B          SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/C1         SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_33/C2         SPI_INST/spare_33/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/A          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/A          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/A          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/A          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/B          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/B          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/B          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/B          SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/C1         SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_34/C2         SPI_INST/spare_34/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/A          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/A          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/A          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/A          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/B          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/B          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/B          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/B          SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/C1         SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_35/C2         SPI_INST/spare_35/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/A          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/A          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/A          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/A          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/B          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/B          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/B          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/B          SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/C1         SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_36/C2         SPI_INST/spare_36/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/A          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/A          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/A          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/A          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/B          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/B          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/B          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/B          SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/C1         SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_37/C2         SPI_INST/spare_37/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/A          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/A          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/A          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/A          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/B          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/B          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/B          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/B          SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/C1         SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_38/C2         SPI_INST/spare_38/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/A          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/A          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/A          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/A          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/B          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/B          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/B          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/B          SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/C1         SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_39/C2         SPI_INST/spare_39/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_4/RN          SPI_INST/spare_4/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/RN          SPI_INST/spare_4/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/RN          SPI_INST/spare_4/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/RN          SPI_INST/spare_4/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/RN          SPI_INST/spare_4/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_4/SN          SPI_INST/spare_4/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/SN          SPI_INST/spare_4/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/SN          SPI_INST/spare_4/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/SN          SPI_INST/spare_4/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_4/SN          SPI_INST/spare_4/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_4/CK          SPI_INST/spare_4/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_40/A          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/A          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/A          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/A          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/B          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/B          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/B          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/B          SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/C1         SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_40/C2         SPI_INST/spare_40/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_41/A          SPI_INST/spare_41/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_42/A          SPI_INST/spare_42/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_43/A          SPI_INST/spare_43/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_44/A          SPI_INST/spare_44/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_45/A          SPI_INST/spare_45/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_46/A          SPI_INST/spare_46/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_47/A          SPI_INST/spare_47/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_48/A          SPI_INST/spare_48/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_49/A          SPI_INST/spare_49/ZN         combinational                negative_unate             constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_5/RN          SPI_INST/spare_5/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/RN          SPI_INST/spare_5/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/RN          SPI_INST/spare_5/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/RN          SPI_INST/spare_5/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/RN          SPI_INST/spare_5/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_5/SN          SPI_INST/spare_5/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/SN          SPI_INST/spare_5/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/SN          SPI_INST/spare_5/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/SN          SPI_INST/spare_5/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_5/SN          SPI_INST/spare_5/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_5/CK          SPI_INST/spare_5/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_6/RN          SPI_INST/spare_6/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/RN          SPI_INST/spare_6/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/RN          SPI_INST/spare_6/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/RN          SPI_INST/spare_6/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/RN          SPI_INST/spare_6/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_6/SN          SPI_INST/spare_6/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/SN          SPI_INST/spare_6/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/SN          SPI_INST/spare_6/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/SN          SPI_INST/spare_6/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_6/SN          SPI_INST/spare_6/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_6/CK          SPI_INST/spare_6/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_7/RN          SPI_INST/spare_7/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/RN          SPI_INST/spare_7/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/RN          SPI_INST/spare_7/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/RN          SPI_INST/spare_7/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/RN          SPI_INST/spare_7/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_7/SN          SPI_INST/spare_7/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/SN          SPI_INST/spare_7/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/SN          SPI_INST/spare_7/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/SN          SPI_INST/spare_7/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_7/SN          SPI_INST/spare_7/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_7/CK          SPI_INST/spare_7/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_8/RN          SPI_INST/spare_8/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/RN          SPI_INST/spare_8/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/RN          SPI_INST/spare_8/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/RN          SPI_INST/spare_8/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/RN          SPI_INST/spare_8/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_8/SN          SPI_INST/spare_8/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/SN          SPI_INST/spare_8/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/SN          SPI_INST/spare_8/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/SN          SPI_INST/spare_8/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_8/SN          SPI_INST/spare_8/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_8/CK          SPI_INST/spare_8/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/D           hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/D           setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_9/RN          SPI_INST/spare_9/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/RN          SPI_INST/spare_9/QN          preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/RN          SPI_INST/spare_9/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/RN          SPI_INST/spare_9/Q           clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/RN          SPI_INST/spare_9/RN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/RN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/RN          recovery_rising              non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/SE          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/SE          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/SI          hold_rising                  non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/SI          setup_rising                 non_unate                  constant disabled
   SPI_INST/spare_9/SN          SPI_INST/spare_9/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/SN          SPI_INST/spare_9/QN          clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/SN          SPI_INST/spare_9/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/SN          SPI_INST/spare_9/Q           preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/spare_9/SN          SPI_INST/spare_9/SN          min_pulse_width              non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/SN          removal_rising               non_unate                  constant disabled
   SPI_INST/spare_9/CK          SPI_INST/spare_9/SN          recovery_rising              non_unate                  constant disabled
   SPI_INST/bit_cnt_reg[3]/RN   SPI_INST/bit_cnt_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[3]/RN   SPI_INST/bit_cnt_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[3]/RN   SPI_INST/bit_cnt_reg[3]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[3]/RN   SPI_INST/bit_cnt_reg[3]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[2]/RN   SPI_INST/bit_cnt_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[2]/RN   SPI_INST/bit_cnt_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[2]/RN   SPI_INST/bit_cnt_reg[2]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[2]/RN   SPI_INST/bit_cnt_reg[2]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[1]/RN   SPI_INST/bit_cnt_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[1]/RN   SPI_INST/bit_cnt_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[1]/RN   SPI_INST/bit_cnt_reg[1]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[1]/RN   SPI_INST/bit_cnt_reg[1]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[0]/RN   SPI_INST/bit_cnt_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[0]/RN   SPI_INST/bit_cnt_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[0]/RN   SPI_INST/bit_cnt_reg[0]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/bit_cnt_reg[0]/RN   SPI_INST/bit_cnt_reg[0]/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[2]/RN   SPI_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[2]/RN   SPI_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[2]/RN   SPI_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[2]/RN   SPI_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/dflag_reg/RN        SPI_INST/dflag_reg/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/dflag_reg/RN        SPI_INST/dflag_reg/QN        preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/dflag_reg/RN        SPI_INST/dflag_reg/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/dflag_reg/RN        SPI_INST/dflag_reg/Q         clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[1]/RN   SPI_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[1]/RN   SPI_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[1]/RN   SPI_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[1]/RN   SPI_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[0]/SN   SPI_INST/present_state_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[0]/SN   SPI_INST/present_state_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[0]/SN   SPI_INST/present_state_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/present_state_reg[0]/SN   SPI_INST/present_state_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   SPI_INST/p214748365A/A       SPI_INST/p214748365A/ZN      combinational                negative_unate             constant disabled
   SPI_INST/p214748365A/A       SPI_INST/p214748365A/ZN      combinational                negative_unate             constant disabled
   SPI_INST/p214748365A/A       SPI_INST/p214748365A/ZN      combinational                negative_unate             constant disabled
   SPI_INST/p214748365A/A       SPI_INST/p214748365A/ZN      combinational                negative_unate             constant disabled
   SPI_INST/p214748365A575/A    SPI_INST/p214748365A575/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/FE_OFC128_tiel/A   TDSP_CORE_INST/FE_OFC128_tiel/Z   combinational                positive_unate             constant disabled
   TDSP_CORE_INST/FE_OFC127_tiel/A   TDSP_CORE_INST/FE_OFC127_tiel/Z   combinational                positive_unate             constant disabled
   TDSP_CORE_INST/FE_OFC126_tiel/A   TDSP_CORE_INST/FE_OFC126_tiel/Z   combinational                positive_unate             constant disabled
   TDSP_CORE_INST/FE_OFC125_tiel/A   TDSP_CORE_INST/FE_OFC125_tiel/Z   combinational                positive_unate             constant disabled
   TDSP_CORE_INST/FE_OFC124_tiel/A   TDSP_CORE_INST/FE_OFC124_tiel/Z   combinational                positive_unate             constant disabled
   TDSP_CORE_INST/FE_OFC123_tiel/A   TDSP_CORE_INST/FE_OFC123_tiel/Z   combinational                positive_unate             constant disabled
   TDSP_CORE_INST/FE_OFC122_tiel/A   TDSP_CORE_INST/FE_OFC122_tiel/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/FE_OFC121_tiel/A   TDSP_CORE_INST/FE_OFC121_tiel/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/FE_OFC120_tieh/A   TDSP_CORE_INST/FE_OFC120_tieh/Z   combinational                positive_unate             constant disabled
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/RN   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/RN   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/RN   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/RN   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_data_reg/RN   TDSP_CORE_INST/DECODE_INST/go_data_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_data_reg/RN   TDSP_CORE_INST/DECODE_INST/go_data_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_data_reg/RN   TDSP_CORE_INST/DECODE_INST/go_data_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_data_reg/RN   TDSP_CORE_INST/DECODE_INST/go_data_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_port_reg/RN   TDSP_CORE_INST/DECODE_INST/go_port_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_port_reg/RN   TDSP_CORE_INST/DECODE_INST/go_port_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_port_reg/RN   TDSP_CORE_INST/DECODE_INST/go_port_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_port_reg/RN   TDSP_CORE_INST/DECODE_INST/go_port_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/go_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/go_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/go_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/go_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/go_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/RN   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_data_reg/RN   TDSP_CORE_INST/DECODE_INST/read_data_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_data_reg/RN   TDSP_CORE_INST/DECODE_INST/read_data_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_data_reg/RN   TDSP_CORE_INST/DECODE_INST/read_data_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_data_reg/RN   TDSP_CORE_INST/DECODE_INST/read_data_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_port_reg/RN   TDSP_CORE_INST/DECODE_INST/read_port_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_port_reg/RN   TDSP_CORE_INST/DECODE_INST/read_port_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_port_reg/RN   TDSP_CORE_INST/DECODE_INST/read_port_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_port_reg/RN   TDSP_CORE_INST/DECODE_INST/read_port_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/read_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/read_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/read_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/read_prog_reg/RN   TDSP_CORE_INST/DECODE_INST/read_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/RN   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/RN   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/RN   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/RN   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/SN   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/arp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/arp_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/arp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/arp_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/arp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/arp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dp_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dp_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dp_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/dp_reg/RN   TDSP_CORE_INST/EXECUTE_INST/dp_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/RN   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/RN   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/RN   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/RN   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/RN   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/RN   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/RN   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/RN   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/RN   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/SN   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/Q   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/RN   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/RN   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/RN   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/RN    TDSP_CORE_INST/spare_0/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/RN    TDSP_CORE_INST/spare_0/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/RN    TDSP_CORE_INST/spare_0/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/RN    TDSP_CORE_INST/spare_0/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/RN    TDSP_CORE_INST/spare_0/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/SN    TDSP_CORE_INST/spare_0/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/SN    TDSP_CORE_INST/spare_0/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/SN    TDSP_CORE_INST/spare_0/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/SN    TDSP_CORE_INST/spare_0/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_0/SN    TDSP_CORE_INST/spare_0/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_0/CK    TDSP_CORE_INST/spare_0/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/RN    TDSP_CORE_INST/spare_1/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/RN    TDSP_CORE_INST/spare_1/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/RN    TDSP_CORE_INST/spare_1/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/RN    TDSP_CORE_INST/spare_1/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/RN    TDSP_CORE_INST/spare_1/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/SN    TDSP_CORE_INST/spare_1/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/SN    TDSP_CORE_INST/spare_1/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/SN    TDSP_CORE_INST/spare_1/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/SN    TDSP_CORE_INST/spare_1/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_1/SN    TDSP_CORE_INST/spare_1/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_1/CK    TDSP_CORE_INST/spare_1/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/D    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/D    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/RN   TDSP_CORE_INST/spare_10/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/RN   TDSP_CORE_INST/spare_10/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/RN   TDSP_CORE_INST/spare_10/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/RN   TDSP_CORE_INST/spare_10/Q    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/RN   TDSP_CORE_INST/spare_10/RN   min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/RN   removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/RN   recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/SE   hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/SE   setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/SI   hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/SI   setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/SN   TDSP_CORE_INST/spare_10/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/SN   TDSP_CORE_INST/spare_10/QN   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/SN   TDSP_CORE_INST/spare_10/Q    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/SN   TDSP_CORE_INST/spare_10/Q    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_10/SN   TDSP_CORE_INST/spare_10/SN   min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/SN   removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_10/CK   TDSP_CORE_INST/spare_10/SN   recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_11/A1   TDSP_CORE_INST/spare_11/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_11/A2   TDSP_CORE_INST/spare_11/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_111/A1  TDSP_CORE_INST/spare_111/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_111/A2  TDSP_CORE_INST/spare_111/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_112/A1  TDSP_CORE_INST/spare_112/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_112/A2  TDSP_CORE_INST/spare_112/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_113/A1  TDSP_CORE_INST/spare_113/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_113/A2  TDSP_CORE_INST/spare_113/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_114/A1  TDSP_CORE_INST/spare_114/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_114/A2  TDSP_CORE_INST/spare_114/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_115/A1  TDSP_CORE_INST/spare_115/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_115/A2  TDSP_CORE_INST/spare_115/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_116/A1  TDSP_CORE_INST/spare_116/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_116/A2  TDSP_CORE_INST/spare_116/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_117/A1  TDSP_CORE_INST/spare_117/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_117/A2  TDSP_CORE_INST/spare_117/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_118/A1  TDSP_CORE_INST/spare_118/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_118/A2  TDSP_CORE_INST/spare_118/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_119/A1  TDSP_CORE_INST/spare_119/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_119/A2  TDSP_CORE_INST/spare_119/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_12/A1   TDSP_CORE_INST/spare_12/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_12/A2   TDSP_CORE_INST/spare_12/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_120/A1  TDSP_CORE_INST/spare_120/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_120/A2  TDSP_CORE_INST/spare_120/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_121/A1  TDSP_CORE_INST/spare_121/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_121/A2  TDSP_CORE_INST/spare_121/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_122/A1  TDSP_CORE_INST/spare_122/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_122/A2  TDSP_CORE_INST/spare_122/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_123/A1  TDSP_CORE_INST/spare_123/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_123/A2  TDSP_CORE_INST/spare_123/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_124/A1  TDSP_CORE_INST/spare_124/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_124/A2  TDSP_CORE_INST/spare_124/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_125/A1  TDSP_CORE_INST/spare_125/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_125/A2  TDSP_CORE_INST/spare_125/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_126/A1  TDSP_CORE_INST/spare_126/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_126/A2  TDSP_CORE_INST/spare_126/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_127/A1  TDSP_CORE_INST/spare_127/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_127/A2  TDSP_CORE_INST/spare_127/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_128/A1  TDSP_CORE_INST/spare_128/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_128/A2  TDSP_CORE_INST/spare_128/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_129/A1  TDSP_CORE_INST/spare_129/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_129/A2  TDSP_CORE_INST/spare_129/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_13/A1   TDSP_CORE_INST/spare_13/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_13/A2   TDSP_CORE_INST/spare_13/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_130/A1  TDSP_CORE_INST/spare_130/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_130/A2  TDSP_CORE_INST/spare_130/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_130/A3  TDSP_CORE_INST/spare_130/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_131/A1  TDSP_CORE_INST/spare_131/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_131/A2  TDSP_CORE_INST/spare_131/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_131/A3  TDSP_CORE_INST/spare_131/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_133/A1  TDSP_CORE_INST/spare_133/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_133/A2  TDSP_CORE_INST/spare_133/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_133/A3  TDSP_CORE_INST/spare_133/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_134/A1  TDSP_CORE_INST/spare_134/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_134/A2  TDSP_CORE_INST/spare_134/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_134/A3  TDSP_CORE_INST/spare_134/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_135/A1  TDSP_CORE_INST/spare_135/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_135/A2  TDSP_CORE_INST/spare_135/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_135/A3  TDSP_CORE_INST/spare_135/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_136/A1  TDSP_CORE_INST/spare_136/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_136/A2  TDSP_CORE_INST/spare_136/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_136/A3  TDSP_CORE_INST/spare_136/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_137/A1  TDSP_CORE_INST/spare_137/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_137/A2  TDSP_CORE_INST/spare_137/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_137/A3  TDSP_CORE_INST/spare_137/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_138/A1  TDSP_CORE_INST/spare_138/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_138/A2  TDSP_CORE_INST/spare_138/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_138/A3  TDSP_CORE_INST/spare_138/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_14/A1   TDSP_CORE_INST/spare_14/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_14/A2   TDSP_CORE_INST/spare_14/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_15/A1   TDSP_CORE_INST/spare_15/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_15/A2   TDSP_CORE_INST/spare_15/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_16/A1   TDSP_CORE_INST/spare_16/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_16/A2   TDSP_CORE_INST/spare_16/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_17/A1   TDSP_CORE_INST/spare_17/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_17/A2   TDSP_CORE_INST/spare_17/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_18/A1   TDSP_CORE_INST/spare_18/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_18/A2   TDSP_CORE_INST/spare_18/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_19/A1   TDSP_CORE_INST/spare_19/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_19/A2   TDSP_CORE_INST/spare_19/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/RN    TDSP_CORE_INST/spare_2/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/RN    TDSP_CORE_INST/spare_2/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/RN    TDSP_CORE_INST/spare_2/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/RN    TDSP_CORE_INST/spare_2/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/RN    TDSP_CORE_INST/spare_2/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/SN    TDSP_CORE_INST/spare_2/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/SN    TDSP_CORE_INST/spare_2/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/SN    TDSP_CORE_INST/spare_2/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/SN    TDSP_CORE_INST/spare_2/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_2/SN    TDSP_CORE_INST/spare_2/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_2/CK    TDSP_CORE_INST/spare_2/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_20/A1   TDSP_CORE_INST/spare_20/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_20/A2   TDSP_CORE_INST/spare_20/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_21/A1   TDSP_CORE_INST/spare_21/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_21/A2   TDSP_CORE_INST/spare_21/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_22/A1   TDSP_CORE_INST/spare_22/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_22/A2   TDSP_CORE_INST/spare_22/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_221/A1  TDSP_CORE_INST/spare_221/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_221/A2  TDSP_CORE_INST/spare_221/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_222/A1  TDSP_CORE_INST/spare_222/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_222/A2  TDSP_CORE_INST/spare_222/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_223/A1  TDSP_CORE_INST/spare_223/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_223/A2  TDSP_CORE_INST/spare_223/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_224/A1  TDSP_CORE_INST/spare_224/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_224/A2  TDSP_CORE_INST/spare_224/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_225/A1  TDSP_CORE_INST/spare_225/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_225/A2  TDSP_CORE_INST/spare_225/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_226/A1  TDSP_CORE_INST/spare_226/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_226/A2  TDSP_CORE_INST/spare_226/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_227/A1  TDSP_CORE_INST/spare_227/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_227/A2  TDSP_CORE_INST/spare_227/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_228/A1  TDSP_CORE_INST/spare_228/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_228/A2  TDSP_CORE_INST/spare_228/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_229/A1  TDSP_CORE_INST/spare_229/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_229/A2  TDSP_CORE_INST/spare_229/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_23/A1   TDSP_CORE_INST/spare_23/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_23/A2   TDSP_CORE_INST/spare_23/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_230/A1  TDSP_CORE_INST/spare_230/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_230/A2  TDSP_CORE_INST/spare_230/ZN  combinational                positive_unate             constant disabled
   TDSP_CORE_INST/spare_24/A1   TDSP_CORE_INST/spare_24/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_24/A2   TDSP_CORE_INST/spare_24/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_240/A1  TDSP_CORE_INST/spare_240/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_240/A2  TDSP_CORE_INST/spare_240/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_240/B1  TDSP_CORE_INST/spare_240/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_240/B2  TDSP_CORE_INST/spare_240/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_240/C1  TDSP_CORE_INST/spare_240/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_240/C2  TDSP_CORE_INST/spare_240/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_241/A1  TDSP_CORE_INST/spare_241/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_241/A2  TDSP_CORE_INST/spare_241/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_241/B1  TDSP_CORE_INST/spare_241/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_241/B2  TDSP_CORE_INST/spare_241/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_241/C1  TDSP_CORE_INST/spare_241/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_241/C2  TDSP_CORE_INST/spare_241/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_242/A1  TDSP_CORE_INST/spare_242/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_242/A2  TDSP_CORE_INST/spare_242/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_242/B1  TDSP_CORE_INST/spare_242/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_242/B2  TDSP_CORE_INST/spare_242/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_242/C1  TDSP_CORE_INST/spare_242/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_242/C2  TDSP_CORE_INST/spare_242/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_243/A1  TDSP_CORE_INST/spare_243/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_243/A2  TDSP_CORE_INST/spare_243/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_243/B1  TDSP_CORE_INST/spare_243/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_243/B2  TDSP_CORE_INST/spare_243/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_243/C1  TDSP_CORE_INST/spare_243/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_243/C2  TDSP_CORE_INST/spare_243/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_244/A1  TDSP_CORE_INST/spare_244/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_244/A2  TDSP_CORE_INST/spare_244/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_244/B1  TDSP_CORE_INST/spare_244/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_244/B2  TDSP_CORE_INST/spare_244/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_244/C1  TDSP_CORE_INST/spare_244/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_244/C2  TDSP_CORE_INST/spare_244/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_245/A1  TDSP_CORE_INST/spare_245/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_245/A2  TDSP_CORE_INST/spare_245/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_245/B1  TDSP_CORE_INST/spare_245/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_245/B2  TDSP_CORE_INST/spare_245/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_245/C1  TDSP_CORE_INST/spare_245/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_245/C2  TDSP_CORE_INST/spare_245/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_246/A1  TDSP_CORE_INST/spare_246/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_246/A2  TDSP_CORE_INST/spare_246/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_246/B1  TDSP_CORE_INST/spare_246/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_246/B2  TDSP_CORE_INST/spare_246/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_246/C1  TDSP_CORE_INST/spare_246/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_246/C2  TDSP_CORE_INST/spare_246/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_247/A1  TDSP_CORE_INST/spare_247/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_247/A2  TDSP_CORE_INST/spare_247/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_247/B1  TDSP_CORE_INST/spare_247/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_247/B2  TDSP_CORE_INST/spare_247/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_247/C1  TDSP_CORE_INST/spare_247/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_247/C2  TDSP_CORE_INST/spare_247/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_248/A1  TDSP_CORE_INST/spare_248/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_248/A2  TDSP_CORE_INST/spare_248/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_248/B1  TDSP_CORE_INST/spare_248/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_248/B2  TDSP_CORE_INST/spare_248/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_248/C1  TDSP_CORE_INST/spare_248/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_248/C2  TDSP_CORE_INST/spare_248/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_249/A1  TDSP_CORE_INST/spare_249/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_249/A2  TDSP_CORE_INST/spare_249/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_249/B1  TDSP_CORE_INST/spare_249/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_249/B2  TDSP_CORE_INST/spare_249/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_249/C1  TDSP_CORE_INST/spare_249/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_249/C2  TDSP_CORE_INST/spare_249/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_25/A1   TDSP_CORE_INST/spare_25/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_25/A2   TDSP_CORE_INST/spare_25/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_250/A1  TDSP_CORE_INST/spare_250/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_250/A2  TDSP_CORE_INST/spare_250/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_250/B1  TDSP_CORE_INST/spare_250/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_250/B2  TDSP_CORE_INST/spare_250/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_250/C1  TDSP_CORE_INST/spare_250/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_250/C2  TDSP_CORE_INST/spare_250/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_251/A1  TDSP_CORE_INST/spare_251/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_251/A2  TDSP_CORE_INST/spare_251/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_251/B1  TDSP_CORE_INST/spare_251/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_251/B2  TDSP_CORE_INST/spare_251/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_251/C1  TDSP_CORE_INST/spare_251/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_251/C2  TDSP_CORE_INST/spare_251/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_252/A1  TDSP_CORE_INST/spare_252/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_252/A2  TDSP_CORE_INST/spare_252/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_252/B1  TDSP_CORE_INST/spare_252/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_252/B2  TDSP_CORE_INST/spare_252/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_252/C1  TDSP_CORE_INST/spare_252/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_252/C2  TDSP_CORE_INST/spare_252/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_253/A1  TDSP_CORE_INST/spare_253/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_253/A2  TDSP_CORE_INST/spare_253/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_253/B1  TDSP_CORE_INST/spare_253/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_253/B2  TDSP_CORE_INST/spare_253/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_253/C1  TDSP_CORE_INST/spare_253/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_253/C2  TDSP_CORE_INST/spare_253/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_254/A1  TDSP_CORE_INST/spare_254/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_254/A2  TDSP_CORE_INST/spare_254/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_254/B1  TDSP_CORE_INST/spare_254/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_254/B2  TDSP_CORE_INST/spare_254/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_254/C1  TDSP_CORE_INST/spare_254/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_254/C2  TDSP_CORE_INST/spare_254/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_255/A1  TDSP_CORE_INST/spare_255/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_255/A2  TDSP_CORE_INST/spare_255/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_255/B1  TDSP_CORE_INST/spare_255/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_255/B2  TDSP_CORE_INST/spare_255/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_255/C1  TDSP_CORE_INST/spare_255/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_255/C2  TDSP_CORE_INST/spare_255/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_256/A1  TDSP_CORE_INST/spare_256/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_256/A2  TDSP_CORE_INST/spare_256/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_256/B1  TDSP_CORE_INST/spare_256/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_256/B2  TDSP_CORE_INST/spare_256/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_256/C1  TDSP_CORE_INST/spare_256/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_256/C2  TDSP_CORE_INST/spare_256/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_257/A1  TDSP_CORE_INST/spare_257/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_257/A2  TDSP_CORE_INST/spare_257/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_257/B1  TDSP_CORE_INST/spare_257/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_257/B2  TDSP_CORE_INST/spare_257/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_257/C1  TDSP_CORE_INST/spare_257/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_257/C2  TDSP_CORE_INST/spare_257/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_258/A1  TDSP_CORE_INST/spare_258/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_258/A2  TDSP_CORE_INST/spare_258/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_258/B1  TDSP_CORE_INST/spare_258/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_258/B2  TDSP_CORE_INST/spare_258/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_258/C1  TDSP_CORE_INST/spare_258/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_258/C2  TDSP_CORE_INST/spare_258/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_259/A1  TDSP_CORE_INST/spare_259/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_259/A2  TDSP_CORE_INST/spare_259/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_259/B1  TDSP_CORE_INST/spare_259/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_259/B2  TDSP_CORE_INST/spare_259/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_259/C1  TDSP_CORE_INST/spare_259/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_259/C2  TDSP_CORE_INST/spare_259/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_26/A1   TDSP_CORE_INST/spare_26/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_26/A2   TDSP_CORE_INST/spare_26/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_260/A1  TDSP_CORE_INST/spare_260/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_260/A2  TDSP_CORE_INST/spare_260/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_260/B1  TDSP_CORE_INST/spare_260/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_260/B2  TDSP_CORE_INST/spare_260/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_260/C1  TDSP_CORE_INST/spare_260/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_260/C2  TDSP_CORE_INST/spare_260/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/A   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/A   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/A   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/A   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/B   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/B   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/B   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/B   TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/C1  TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_261/C2  TDSP_CORE_INST/spare_261/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/A   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/A   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/A   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/A   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/B   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/B   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/B   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/B   TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/C1  TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_262/C2  TDSP_CORE_INST/spare_262/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/A   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/A   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/A   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/A   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/B   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/B   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/B   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/B   TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/C1  TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_263/C2  TDSP_CORE_INST/spare_263/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/A   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/A   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/A   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/A   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/B   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/B   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/B   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/B   TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/C1  TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_264/C2  TDSP_CORE_INST/spare_264/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/A   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/A   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/A   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/A   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/B   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/B   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/B   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/B   TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/C1  TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_265/C2  TDSP_CORE_INST/spare_265/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/A   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/A   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/A   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/A   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/B   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/B   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/B   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/B   TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/C1  TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_266/C2  TDSP_CORE_INST/spare_266/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/A   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/A   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/A   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/A   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/B   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/B   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/B   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/B   TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/C1  TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_267/C2  TDSP_CORE_INST/spare_267/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/A   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/A   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/A   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/A   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/B   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/B   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/B   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/B   TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/C1  TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_268/C2  TDSP_CORE_INST/spare_268/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/A   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/A   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/A   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/A   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/B   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/B   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/B   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/B   TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/C1  TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_269/C2  TDSP_CORE_INST/spare_269/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_27/A1   TDSP_CORE_INST/spare_27/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_27/A2   TDSP_CORE_INST/spare_27/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/A   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/A   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/A   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/A   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/B   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/B   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/B   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/B   TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/C1  TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_270/C2  TDSP_CORE_INST/spare_270/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/A   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/A   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/A   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/A   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/B   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/B   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/B   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/B   TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/C1  TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_271/C2  TDSP_CORE_INST/spare_271/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/A   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/A   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/A   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/A   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/B   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/B   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/B   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/B   TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/C1  TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_272/C2  TDSP_CORE_INST/spare_272/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/A   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/A   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/A   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/A   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/B   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/B   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/B   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/B   TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/C1  TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_273/C2  TDSP_CORE_INST/spare_273/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/A   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/A   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/A   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/A   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/B   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/B   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/B   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/B   TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/C1  TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_274/C2  TDSP_CORE_INST/spare_274/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/A   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/A   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/A   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/A   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/B   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/B   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/B   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/B   TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/C1  TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_275/C2  TDSP_CORE_INST/spare_275/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/A   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/A   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/A   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/A   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/B   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/B   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/B   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/B   TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/C1  TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_276/C2  TDSP_CORE_INST/spare_276/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/A   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/A   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/A   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/A   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/B   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/B   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/B   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/B   TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/C1  TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_277/C2  TDSP_CORE_INST/spare_277/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/A   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/A   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/A   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/A   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/B   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/B   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/B   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/B   TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/C1  TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_278/C2  TDSP_CORE_INST/spare_278/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/A   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/A   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/A   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/A   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/B   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/B   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/B   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/B   TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/C1  TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_279/C2  TDSP_CORE_INST/spare_279/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_28/A1   TDSP_CORE_INST/spare_28/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_28/A2   TDSP_CORE_INST/spare_28/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/A   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/A   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/A   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/A   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/B   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/B   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/B   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/B   TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/C1  TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_280/C2  TDSP_CORE_INST/spare_280/ZN  combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_29/A1   TDSP_CORE_INST/spare_29/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_29/A2   TDSP_CORE_INST/spare_29/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/RN    TDSP_CORE_INST/spare_3/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/RN    TDSP_CORE_INST/spare_3/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/RN    TDSP_CORE_INST/spare_3/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/RN    TDSP_CORE_INST/spare_3/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/RN    TDSP_CORE_INST/spare_3/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/SN    TDSP_CORE_INST/spare_3/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/SN    TDSP_CORE_INST/spare_3/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/SN    TDSP_CORE_INST/spare_3/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/SN    TDSP_CORE_INST/spare_3/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_3/SN    TDSP_CORE_INST/spare_3/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_3/CK    TDSP_CORE_INST/spare_3/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_30/A1   TDSP_CORE_INST/spare_30/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_30/A2   TDSP_CORE_INST/spare_30/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/A    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/A    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/A    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/A    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/B    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/B    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/B    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/B    TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/C1   TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_31/C2   TDSP_CORE_INST/spare_31/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/A    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/A    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/A    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/A    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/B    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/B    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/B    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/B    TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/C1   TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_32/C2   TDSP_CORE_INST/spare_32/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/A    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/A    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/A    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/A    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/B    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/B    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/B    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/B    TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/C1   TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_33/C2   TDSP_CORE_INST/spare_33/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/A    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/A    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/A    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/A    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/B    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/B    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/B    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/B    TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/C1   TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_34/C2   TDSP_CORE_INST/spare_34/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/A    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/A    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/A    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/A    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/B    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/B    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/B    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/B    TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/C1   TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_35/C2   TDSP_CORE_INST/spare_35/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/A    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/A    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/A    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/A    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/B    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/B    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/B    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/B    TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/C1   TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_36/C2   TDSP_CORE_INST/spare_36/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/A    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/A    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/A    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/A    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/B    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/B    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/B    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/B    TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/C1   TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_37/C2   TDSP_CORE_INST/spare_37/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/A    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/A    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/A    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/A    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/B    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/B    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/B    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/B    TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/C1   TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_38/C2   TDSP_CORE_INST/spare_38/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/A    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/A    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/A    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/A    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/B    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/B    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/B    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/B    TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/C1   TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_39/C2   TDSP_CORE_INST/spare_39/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/RN    TDSP_CORE_INST/spare_4/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/RN    TDSP_CORE_INST/spare_4/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/RN    TDSP_CORE_INST/spare_4/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/RN    TDSP_CORE_INST/spare_4/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/RN    TDSP_CORE_INST/spare_4/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/SN    TDSP_CORE_INST/spare_4/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/SN    TDSP_CORE_INST/spare_4/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/SN    TDSP_CORE_INST/spare_4/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/SN    TDSP_CORE_INST/spare_4/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_4/SN    TDSP_CORE_INST/spare_4/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_4/CK    TDSP_CORE_INST/spare_4/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_40/A    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/A    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/A    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/A    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/B    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/B    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/B    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/B    TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/C1   TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_40/C2   TDSP_CORE_INST/spare_40/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_41/A    TDSP_CORE_INST/spare_41/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_42/A    TDSP_CORE_INST/spare_42/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_43/A    TDSP_CORE_INST/spare_43/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_44/A    TDSP_CORE_INST/spare_44/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_45/A    TDSP_CORE_INST/spare_45/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_46/A    TDSP_CORE_INST/spare_46/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_47/A    TDSP_CORE_INST/spare_47/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_48/A    TDSP_CORE_INST/spare_48/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_49/A    TDSP_CORE_INST/spare_49/ZN   combinational                negative_unate             constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/RN    TDSP_CORE_INST/spare_5/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/RN    TDSP_CORE_INST/spare_5/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/RN    TDSP_CORE_INST/spare_5/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/RN    TDSP_CORE_INST/spare_5/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/RN    TDSP_CORE_INST/spare_5/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/SN    TDSP_CORE_INST/spare_5/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/SN    TDSP_CORE_INST/spare_5/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/SN    TDSP_CORE_INST/spare_5/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/SN    TDSP_CORE_INST/spare_5/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_5/SN    TDSP_CORE_INST/spare_5/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_5/CK    TDSP_CORE_INST/spare_5/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/RN    TDSP_CORE_INST/spare_6/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/RN    TDSP_CORE_INST/spare_6/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/RN    TDSP_CORE_INST/spare_6/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/RN    TDSP_CORE_INST/spare_6/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/RN    TDSP_CORE_INST/spare_6/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/SN    TDSP_CORE_INST/spare_6/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/SN    TDSP_CORE_INST/spare_6/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/SN    TDSP_CORE_INST/spare_6/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/SN    TDSP_CORE_INST/spare_6/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_6/SN    TDSP_CORE_INST/spare_6/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_6/CK    TDSP_CORE_INST/spare_6/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/RN    TDSP_CORE_INST/spare_7/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/RN    TDSP_CORE_INST/spare_7/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/RN    TDSP_CORE_INST/spare_7/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/RN    TDSP_CORE_INST/spare_7/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/RN    TDSP_CORE_INST/spare_7/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/SN    TDSP_CORE_INST/spare_7/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/SN    TDSP_CORE_INST/spare_7/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/SN    TDSP_CORE_INST/spare_7/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/SN    TDSP_CORE_INST/spare_7/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_7/SN    TDSP_CORE_INST/spare_7/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_7/CK    TDSP_CORE_INST/spare_7/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/RN    TDSP_CORE_INST/spare_8/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/RN    TDSP_CORE_INST/spare_8/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/RN    TDSP_CORE_INST/spare_8/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/RN    TDSP_CORE_INST/spare_8/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/RN    TDSP_CORE_INST/spare_8/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/SN    TDSP_CORE_INST/spare_8/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/SN    TDSP_CORE_INST/spare_8/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/SN    TDSP_CORE_INST/spare_8/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/SN    TDSP_CORE_INST/spare_8/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_8/SN    TDSP_CORE_INST/spare_8/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_8/CK    TDSP_CORE_INST/spare_8/SN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/D     hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/D     setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/RN    TDSP_CORE_INST/spare_9/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/RN    TDSP_CORE_INST/spare_9/QN    preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/RN    TDSP_CORE_INST/spare_9/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/RN    TDSP_CORE_INST/spare_9/Q     clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/RN    TDSP_CORE_INST/spare_9/RN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/RN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/RN    recovery_rising              non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/SE    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/SE    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/SI    hold_rising                  non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/SI    setup_rising                 non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/SN    TDSP_CORE_INST/spare_9/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/SN    TDSP_CORE_INST/spare_9/QN    clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/SN    TDSP_CORE_INST/spare_9/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/SN    TDSP_CORE_INST/spare_9/Q     preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_CORE_INST/spare_9/SN    TDSP_CORE_INST/spare_9/SN    min_pulse_width              non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/SN    removal_rising               non_unate                  constant disabled
   TDSP_CORE_INST/spare_9/CK    TDSP_CORE_INST/spare_9/SN    recovery_rising              non_unate                  constant disabled
   TDSP_DS_CS_INST/t_bit_7_reg/RN   TDSP_DS_CS_INST/t_bit_7_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/t_bit_7_reg/RN   TDSP_DS_CS_INST/t_bit_7_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/t_bit_7_reg/RN   TDSP_DS_CS_INST/t_bit_7_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/t_bit_7_reg/RN   TDSP_DS_CS_INST/t_bit_7_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/t_sel_7_reg/RN   TDSP_DS_CS_INST/t_sel_7_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/t_sel_7_reg/RN   TDSP_DS_CS_INST/t_sel_7_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/t_sel_7_reg/RN   TDSP_DS_CS_INST/t_sel_7_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/t_sel_7_reg/RN   TDSP_DS_CS_INST/t_sel_7_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false
   TDSP_DS_CS_INST/p214748365A407/A   TDSP_DS_CS_INST/p214748365A407/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A407/A   TDSP_DS_CS_INST/p214748365A407/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A407/A   TDSP_DS_CS_INST/p214748365A407/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A407/A   TDSP_DS_CS_INST/p214748365A407/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A408/A   TDSP_DS_CS_INST/p214748365A408/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A408/A   TDSP_DS_CS_INST/p214748365A408/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A408/A   TDSP_DS_CS_INST/p214748365A408/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A408/A   TDSP_DS_CS_INST/p214748365A408/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A409/A1   TDSP_DS_CS_INST/p214748365A409/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A409/A2   TDSP_DS_CS_INST/p214748365A409/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A410/A4   TDSP_DS_CS_INST/p214748365A410/ZN   combinational                negative_unate             constant disabled
   TDSP_DS_CS_INST/p214748365A415/A   TDSP_DS_CS_INST/p214748365A415/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A97/B   TEST_CONTROL_INST/p214748365A97/Z   combinational                positive_unate             when condition = 0
   TEST_CONTROL_INST/p214748365A97/B   TEST_CONTROL_INST/p214748365A97/Z   combinational                positive_unate             when condition = 0
   TEST_CONTROL_INST/p214748365A97/B   TEST_CONTROL_INST/p214748365A97/Z   combinational                positive_unate             constant disabled
   TEST_CONTROL_INST/p214748365A97/S   TEST_CONTROL_INST/p214748365A97/Z   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A97/S   TEST_CONTROL_INST/p214748365A97/Z   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A97/S   TEST_CONTROL_INST/p214748365A97/Z   combinational                positive_unate             constant disabled
   TEST_CONTROL_INST/p214748365A97/S   TEST_CONTROL_INST/p214748365A97/Z   combinational                positive_unate             constant disabled
   TEST_CONTROL_INST/p214748365A98/A   TEST_CONTROL_INST/p214748365A98/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A98/A   TEST_CONTROL_INST/p214748365A98/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A98/A   TEST_CONTROL_INST/p214748365A98/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A98/A   TEST_CONTROL_INST/p214748365A98/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A98/B2   TEST_CONTROL_INST/p214748365A98/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A88/A   TEST_CONTROL_INST/p214748365A88/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A88/A   TEST_CONTROL_INST/p214748365A88/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A88/A   TEST_CONTROL_INST/p214748365A88/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A88/A   TEST_CONTROL_INST/p214748365A88/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A88/B2   TEST_CONTROL_INST/p214748365A88/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A89/A   TEST_CONTROL_INST/p214748365A89/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A89/A   TEST_CONTROL_INST/p214748365A89/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A89/A   TEST_CONTROL_INST/p214748365A89/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A89/A   TEST_CONTROL_INST/p214748365A89/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A89/B2   TEST_CONTROL_INST/p214748365A89/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A90/A   TEST_CONTROL_INST/p214748365A90/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A90/A   TEST_CONTROL_INST/p214748365A90/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A90/A   TEST_CONTROL_INST/p214748365A90/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A90/A   TEST_CONTROL_INST/p214748365A90/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A90/B2   TEST_CONTROL_INST/p214748365A90/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A91/A   TEST_CONTROL_INST/p214748365A91/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A91/A   TEST_CONTROL_INST/p214748365A91/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A91/A   TEST_CONTROL_INST/p214748365A91/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A91/A   TEST_CONTROL_INST/p214748365A91/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A91/B2   TEST_CONTROL_INST/p214748365A91/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A92/A1   TEST_CONTROL_INST/p214748365A92/ZN   combinational                negative_unate             constant disabled
   TEST_CONTROL_INST/p214748365A92/A2   TEST_CONTROL_INST/p214748365A92/ZN   combinational                negative_unate             constant disabled
   ROM_512x16_0_INST/CLK        ROM_512x16_0_INST/CEN        hold_rising                  non_unate                  constant disabled
   ROM_512x16_0_INST/CLK        ROM_512x16_0_INST/CEN        setup_rising                 non_unate                  constant disabled
   test_mode                    RAM_128x16_TEST_INST/Fp214748365A/A   -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g2/A2   -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g396/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g399/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g402/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g405/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g408/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g411/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g414/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g417/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g420/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g423/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g426/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g429/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g432/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g435/A2 -                            -                          constant disabled
   test_mode                    RAM_128x16_TEST_INST/g438/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/Fp214748365A/A   -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g2/A2   -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g399/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g402/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g405/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g408/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g411/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g414/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g417/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g420/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g423/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g426/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g429/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g432/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g435/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g438/A2 -                            -                          constant disabled
   test_mode                    RAM_256x16_TEST_INST/g441/A2 -                            -                          constant disabled
   test_mode                    RESULTS_CONV_INST/p214748365A29379/A   -                            -                          constant disabled
   test_mode                    SPI_INST/p214748365A575/A    -                            -                          constant disabled
   test_mode                    TDSP_DS_CS_INST/p214748365A409/A2   -                            -                          constant disabled
   test_mode                    TDSP_DS_CS_INST/p214748365A415/A   -                            -                          constant disabled
   test_mode                    TEST_CONTROL_INST/p214748365A97/S   -                            -                          constant disabled
   test_mode                    TEST_CONTROL_INST/p214748365A98/B2   -                            -                          constant disabled
   test_mode                    TEST_CONTROL_INST/p214748365A88/B2   -                            -                          constant disabled
   test_mode                    TEST_CONTROL_INST/p214748365A89/B2   -                            -                          constant disabled
   test_mode                    TEST_CONTROL_INST/p214748365A90/B2   -                            -                          constant disabled
   test_mode                    TEST_CONTROL_INST/p214748365A91/B2   -                            -                          constant disabled
   test_mode                    TEST_CONTROL_INST/p214748365A92/A2   -                            -                          constant disabled
   --------------------------------------------------------------------------------------------------------------------------------------------
