
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
22default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
s

Phase %s%s
101*constraints2
1.1 2default:default2-
Build Netlist & NodeGraph2default:defaultZ18-101
õ
»Clock port "%s" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
88*route2 
convstclk_in2default:defaultZ35-197
Ú
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
daddr_in[0]2default:default2
daddr_in[0]2default:defaultZ35-198
Ú
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
daddr_in[1]2default:default2
daddr_in[1]2default:defaultZ35-198
Ú
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
daddr_in[2]2default:default2
daddr_in[2]2default:defaultZ35-198
Ú
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
daddr_in[3]2default:default2
daddr_in[3]2default:defaultZ35-198
Ú
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
daddr_in[4]2default:default2
daddr_in[4]2default:defaultZ35-198
Ú
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
daddr_in[5]2default:default2
daddr_in[5]2default:defaultZ35-198
Ú
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
daddr_in[6]2default:default2
daddr_in[6]2default:defaultZ35-198
ð
»Clock port "%s" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
88*route2
dclk_in2default:defaultZ35-197
Ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
den_in2default:default2
den_in2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[0]2default:default2
di_in[0]2default:defaultZ35-198
Ö
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
	di_in[10]2default:default2
	di_in[10]2default:defaultZ35-198
Ö
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
	di_in[11]2default:default2
	di_in[11]2default:defaultZ35-198
Ö
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
	di_in[12]2default:default2
	di_in[12]2default:defaultZ35-198
Ö
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
	di_in[13]2default:default2
	di_in[13]2default:defaultZ35-198
Ö
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
	di_in[14]2default:default2
	di_in[14]2default:defaultZ35-198
Ö
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
	di_in[15]2default:default2
	di_in[15]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[1]2default:default2
di_in[1]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[2]2default:default2
di_in[2]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[3]2default:default2
di_in[3]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[4]2default:default2
di_in[4]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[5]2default:default2
di_in[5]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[6]2default:default2
di_in[6]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[7]2default:default2
di_in[7]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[8]2default:default2
di_in[8]2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
di_in[9]2default:default2
di_in[9]2default:defaultZ35-198
Ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
dwe_in2default:default2
dwe_in2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
reset_in2default:default2
reset_in2default:defaultZ35-198
Ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
vauxn32default:default2
vauxn32default:defaultZ35-198
Ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
vauxp32default:default2
vauxp32default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
vn_in2default:default2
vn_in2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
vp_in2default:default2
vp_in2default:defaultZ35-198
F
:Phase 1.1 Build Netlist & NodeGraph | Checksum: 12ebf8d6d
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 910.125 ; gain = 188.2972default:default
:
.Phase 1 Build RT Design | Checksum: 1b8b4ed79
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 910.125 ; gain = 188.2972default:default
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
r
\No timing constraints were detected. The router will operate in resource-optimization mode.
64*routeZ35-64
i

Phase %s%s
101*constraints2
2.1 2default:default2#
Restore Routing2default:defaultZ18-101
<
0Phase 2.1 Restore Routing | Checksum: 1b8b4ed79
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
m

Phase %s%s
101*constraints2
2.2 2default:default2'
Special Net Routing2default:defaultZ18-101
@
4Phase 2.2 Special Net Routing | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
q

Phase %s%s
101*constraints2
2.3 2default:default2+
Local Clock Net Routing2default:defaultZ18-101
D
8Phase 2.3 Local Clock Net Routing | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
@
4Phase 2 Router Initialization | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
:
.Phase 3 Initial Routing | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.1.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.1.1 Remove Overlaps | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
?
3Phase 4.1 Global Iteration 0 | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
l

Phase %s%s
101*constraints2
4.2 2default:default2&
Global Iteration 12default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.2.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.2.1 Remove Overlaps | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
?
3Phase 4.2 Global Iteration 1 | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
l

Phase %s%s
101*constraints2
4.3 2default:default2&
Global Iteration 22default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.3.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.3.1 Remove Overlaps | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
?
3Phase 4.3 Global Iteration 2 | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
l

Phase %s%s
101*constraints2
4.4 2default:default2&
Global Iteration 32default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.4.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.4.1 Remove Overlaps | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
?
3Phase 4.4 Global Iteration 3 | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
l

Phase %s%s
101*constraints2
4.5 2default:default2&
Global Iteration 42default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.5.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.5.1 Remove Overlaps | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
?
3Phase 4.5 Global Iteration 4 | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
=
1Phase 4 Rip-up And Reroute | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
e

Phase %s%s
101*constraints2
5 2default:default2!
Post Hold Fix2default:defaultZ18-101
8
,Phase 5 Post Hold Fix | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
m

Phase %s%s
101*constraints2
6 2default:default2)
Verifying routed nets2default:defaultZ18-101
@
4Phase 6 Verifying routed nets | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
i

Phase %s%s
101*constraints2
7 2default:default2%
Depositing Routes2default:defaultZ18-101
<
0Phase 7 Depositing Routes | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
4
Router Completed Successfully
16*routeZ35-16
4
(Ending Route Task | Checksum: 16c25e0b4
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
‡

%s
*constraints2p
\Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 914.367 ; gain = 192.5392default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
372default:default2
322default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:01:402default:default2
00:00:442default:default2
914.3672default:default2
203.6332default:defaultZ17-268
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
ÿ
#The results of DRC are in file %s.
168*coretcl2¾
’C:/Users/Administratör/Desktop/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_impl_1/ADC_drc_routed.rpt’C:/Users/Administratör/Desktop/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_impl_1/ADC_drc_routed.rpt2default:default8Z2-168
G
/No user defined clocks was found in the design!216*powerZ33-232
¸
The property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
dclk_in2default:defaultZ38-242
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
¸
The property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
dclk_in2default:defaultZ38-242
¸
The property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
dclk_in2default:defaultZ38-242
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
€
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
22default:defaultZ38-191
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
…
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:002default:default2 
00:00:00.1282default:default2
914.3672default:default2
0.0002default:defaultZ17-268


End Record