
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101119                       # Number of seconds simulated
sim_ticks                                101118982188                       # Number of ticks simulated
final_tick                               627305966952                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168311                       # Simulator instruction rate (inst/s)
host_op_rate                                   211392                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1931314                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337156                       # Number of bytes of host memory used
host_seconds                                 52357.61                       # Real time elapsed on the host
sim_insts                                  8812346938                       # Number of instructions simulated
sim_ops                                   11067961945                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       905472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1133696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1124736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1137024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       899328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       907392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1630464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2633856                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10410880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4843136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4843136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7074                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8857                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8787                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8883                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7026                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7089                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        12738                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        20577                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 81335                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           37837                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                37837                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        44304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8954521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11211505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11122897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11244417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8893760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8973508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16124213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        50633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26047098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102956733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        44304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        50633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             384814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47895419                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47895419                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47895419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        44304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8954521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11211505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11122897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11244417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8893760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8973508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16124213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        50633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26047098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150852151                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22059406                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18365999                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000833                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8468122                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8082187                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2374235                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93059                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191867479                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120982410                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22059406                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10456422                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25226752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5572003                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5961433                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11912168                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226608643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.031800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201381891     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547816      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1952924      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3095113      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1308458      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1685751      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1949186      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          893077      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12794427      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226608643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090970                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498914                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190736097                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7201715                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25106429                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11963                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3552437                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3358437                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          542                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147902136                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2627                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3552437                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190929740                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         619062                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6041368                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24924771                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       541261                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146990150                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         78022                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205276046                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683577355                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683577355                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33389512                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35612                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18564                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1902303                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13769839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7199869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80848                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1632924                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143505801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35744                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137719660                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126558                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17329972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35243219                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226608643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607742                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168252398     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26610265     11.74%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10888853      4.81%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6100023      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8265527      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2539012      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2499381      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347306      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105878      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226608643                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938322     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        129322     10.86%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122766     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116021930     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883271      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12619345      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178067      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137719660                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567936                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1190410                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008644                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503364930                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160872178                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134136175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138910070                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101946                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2597905                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          663                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100533                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3552437                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         471157                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59269                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143541551                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       113764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13769839                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7199869                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18565                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          663                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2308618                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135319703                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414694                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2399956                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19592119                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19140854                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177425                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.558039                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134136596                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134136175                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80386369                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215923024                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.553158                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372292                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20318822                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017984                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223056206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    170905755     76.62%     76.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26430264     11.85%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592117      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4780917      2.14%     94.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375076      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835467      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1819158      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       866147      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2451305      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223056206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2451305                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364146326                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290636727                       # The number of ROB writes
system.switch_cpus0.timesIdled                2907847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15882922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.424916                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.424916                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412385                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412385                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608881190                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187431713                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136779534                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20080902                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16429403                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962727                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8312387                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7902630                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2076639                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89572                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193467262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             112283098                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20080902                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9979269                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23439229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5350942                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4027434                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11834999                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1964648                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224296612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200857383     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1092454      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1734350      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2353868      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2416862      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2047357      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1144371      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1702880      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10947087      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224296612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082811                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463039                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191500228                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6010940                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23397664                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3362311                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3306625                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137787100                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2001                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3362311                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192023097                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1288841                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3519932                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22907167                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1195261                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     137741056                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        162933                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    192216054                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    640765988                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    640765988                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166770964                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25445086                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34322                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17927                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3579408                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12893092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6989168                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82519                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1664004                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137583536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34447                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130718879                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17898                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15114278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36108019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224296612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582795                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168975534     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22753982     10.14%     85.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11525143      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8688633      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6829538      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2758173      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1740168      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       904841      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       120600      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224296612                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          24924     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         79566     36.71%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112243     51.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109940982     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1950009      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16392      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11844354      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6967142      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130718879                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.539066                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             216733                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    485969001                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152732799                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128754101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130935612                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       267641                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2058904                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          542                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96726                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3362311                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1017882                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116509                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137618127                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        25052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12893092                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6989168                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17930                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         98548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          542                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1142825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2244122                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128910696                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11144643                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1808183                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18111510                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18321648                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6966867                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531609                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128754313                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128754101                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73909996                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        199148503                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530963                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371130                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97216612                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119624014                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17994140                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33066                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1987517                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220934301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541446                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171866132     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24321229     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9186292      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4377817      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3693006      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2117272      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1852468      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       837122      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2682963      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220934301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97216612                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119624014                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17726630                       # Number of memory references committed
system.switch_cpus1.commit.loads             10834188                       # Number of loads committed
system.switch_cpus1.commit.membars              16496                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17249852                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107779912                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2463316                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2682963                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355868816                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          278598682                       # The number of ROB writes
system.switch_cpus1.timesIdled                2930814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18194953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97216612                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119624014                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97216612                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.494343                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.494343                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400907                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400907                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       580200746                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179351775                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127734268                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33036                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20091200                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16438075                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1960806                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8230741                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7898504                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2076203                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89387                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193477760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             112382497                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20091200                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9974707                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23447064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5355573                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4023438                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11835435                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1962828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224317499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200870435     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1088424      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1731921      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2352153      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2417660      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2045902      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1146313      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1706480      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10958211      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224317499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082853                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463449                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191512069                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6005768                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23405308                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        25491                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3368862                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3308226                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137893763                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1985                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3368862                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192032608                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1287668                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3515349                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22916872                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1196137                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137850725                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        163239                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    192363324                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    641302357                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    641302357                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166818075                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25545249                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34122                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17725                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3575680                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12892493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6995484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82304                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1731312                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137699073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34247                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130784523                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17809                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15193668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36373397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1173                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224317499                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.583033                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168923105     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22827079     10.18%     85.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11535651      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8678099      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6825571      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2763906      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1738930      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       904813      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       120345      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224317499                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24903     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79612     36.70%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112430     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109994256     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1954316      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16396      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11846021      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6973534      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130784523                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.539336                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             216945                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    486121299                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152927523                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128827192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     131001468                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       267296                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2055255                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          539                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       101121                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3368862                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1016960                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116398                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137733463                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12892493                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6995484                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17725                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          539                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1141469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1103542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2245011                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128982761                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11146916                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1801762                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18120178                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18328542                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6973262                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531906                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128827401                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128827192                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73947958                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        199262636                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.531265                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371108                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97244019                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119657738                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18075756                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33074                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1985601                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220948637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541564                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171821313     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24371634     11.03%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9184847      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4380860      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3720265      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2119613      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1834432      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       837271      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2678402      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220948637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97244019                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119657738                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17731601                       # Number of memory references committed
system.switch_cpus2.commit.loads             10837238                       # Number of loads committed
system.switch_cpus2.commit.membars              16500                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17254728                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107810261                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2464000                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2678402                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           356003053                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          278835917                       # The number of ROB writes
system.switch_cpus2.timesIdled                2929529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18174066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97244019                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119657738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97244019                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.493640                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.493640                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.401020                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.401020                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       580515021                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179452929                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127842625                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33044                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20077431                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16426845                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1963741                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8281527                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7900260                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2075575                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89389                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    193462288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             112274832                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20077431                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9975835                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23430585                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5355858                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4027437                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11835739                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1965667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224286906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200856321     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1089275      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1730208      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2351506      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2416505      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2045901      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1146381      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1709227      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10941582      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224286906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082796                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463005                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       191496712                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6009587                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23389038                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25341                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3366227                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3305688                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137772301                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3366227                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       192017407                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1290212                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3517777                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22900398                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1194882                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137727529                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        162762                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       521234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    192198568                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    640702800                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    640702800                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166722141                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25476427                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34270                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17879                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3573433                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12886054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6988732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82665                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1713398                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137574765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        130695708                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17812                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15134740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36173129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224286906                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582717                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273209                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    168936731     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22798572     10.16%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11532050      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8677221      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6819910      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2759709      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1736349      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       905818      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       120546      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224286906                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          24921     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79560     36.68%     48.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112402     51.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109923277     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1950357      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16387      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11839009      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6966678      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     130695708                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538970                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             216883                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    485913017                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152744435                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128736937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130912591                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       265470                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2055011                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          543                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        98304                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3366227                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1019517                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       116474                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137609296                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         9625                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12886054                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6988732                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17882                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         98586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          543                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1144451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1101412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2245863                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128891649                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11139997                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1804059                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18106410                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18317409                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6966413                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531530                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128737161                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128736937                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73893709                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        199104353                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530892                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371131                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97188095                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119589016                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18020305                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1988528                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220920679                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541321                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389616                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    171832453     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24345122     11.02%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9181907      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4378147      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3711673      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2118937      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1838690      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       837878      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2675872      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220920679                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97188095                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119589016                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17721471                       # Number of memory references committed
system.switch_cpus3.commit.loads             10831043                       # Number of loads committed
system.switch_cpus3.commit.membars              16490                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17244836                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107748356                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2462601                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2675872                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355853452                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          278584932                       # The number of ROB writes
system.switch_cpus3.timesIdled                2931253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18204659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97188095                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119589016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97188095                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.495075                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.495075                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400790                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400790                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       580110121                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179329812                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127723526                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33028                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22055857                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     18363831                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2000684                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8507539                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8085132                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2372488                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        93091                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191906313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             120979323                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22055857                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10457620                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25222563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5561058                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5948355                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11912301                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1912017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    226619425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.655980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.031412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       201396862     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1546960      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1957657      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3095015      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1306066      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1684990      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1951803      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          890105      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12789967      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    226619425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090955                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498901                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       190776638                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7187185                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25102046                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        11905                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3541649                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3356853                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          545                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     147853986                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2614                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3541649                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190970476                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         618300                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6028282                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24920328                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       540386                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146939546                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         77464                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       377546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    205233101                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    683346245                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    683346245                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171950318                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        33282775                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35717                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18662                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1902707                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13738833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7198803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        81148                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1628948                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143459596                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        137729179                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       124253                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17246651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     34945641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    226619425                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607755                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328364                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    168253371     74.24%     74.24% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     26621563     11.75%     85.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10889158      4.81%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6097012      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8267334      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2536274      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2501207      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1347732      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       105774      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    226619425                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         938891     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        126887     10.67%     89.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122895     10.34%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    116034270     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1883949      1.37%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17053      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12617193      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7176714      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     137729179                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567975                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1188673                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008631                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    503390708                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    160742758                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134147745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138917852                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       102538                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2562753                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          665                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        96848                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3541649                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         470624                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        59417                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143495449                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       113209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13738833                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7198803                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18664                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         51920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          665                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1184111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1123968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2308079                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    135329059                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12415920                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2400119                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19591999                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19142783                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7176079                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.558077                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134148157                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134147745                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         80391695                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        215897241                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.553206                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372361                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100037114                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123269048                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20227009                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34403                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2017833                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    223077776                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.552583                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.373052                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    170908205     76.61%     76.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26437308     11.85%     88.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9595089      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4787248      2.15%     94.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4375229      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1839553      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1817089      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       865837      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2452218      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    223077776                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100037114                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123269048                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18278035                       # Number of memory references committed
system.switch_cpus4.commit.loads             11176080                       # Number of loads committed
system.switch_cpus4.commit.membars              17162                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17867572                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110982266                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2545479                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2452218                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           364120913                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290533787                       # The number of ROB writes
system.switch_cpus4.timesIdled                2904178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15872140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100037114                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123269048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100037114                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.424016                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.424016                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.412539                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.412539                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       608946655                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      187457666                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      136777538                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34374                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22054827                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18361057                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2000326                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8493340                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8084305                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2374688                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        93253                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191882216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             120975402                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22054827                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10458993                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25223818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5564364                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5969837                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11911812                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1911519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    226621752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.031532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       201397934     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1547599      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1955275      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3093046      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1307571      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1684982      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1952502      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          893871      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12788972      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    226621752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090951                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498885                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       190752139                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7209188                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25103268                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11814                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3545341                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3358723                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          540                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     147872150                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2603                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3545341                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       190945703                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         617096                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      6052123                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24921638                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       539847                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146958214                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         77254                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       377338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    205241529                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    683452783                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    683452783                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171917955                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        33323566                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35605                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18554                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1899416                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13752329                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7200264                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        80520                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1636534                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143476123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        137728896                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       126472                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17278245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35070673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1342                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    226621752                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607748                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328338                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    168255812     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26621736     11.75%     85.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10887342      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6098489      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8266427      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2538693      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2500805      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1346578      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       105870      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    226621752                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         939021     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        127953     10.75%     89.68% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122826     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116026471     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1883375      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17050      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12623516      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7178484      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     137728896                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567974                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1189800                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008639                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    503395816                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160790759                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134141142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     138918696                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       101699                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2578326                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99625                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           45                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3545341                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         469810                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        59529                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143511867                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       114399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13752329                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7200264                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18555                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         52055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          656                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1183491                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1123833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2307324                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    135326792                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12418641                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2402104                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19596452                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19140700                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7177811                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.558068                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134141571                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134141142                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         80388695                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        215927594                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.553179                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372295                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100018257                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123245885                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20266582                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34395                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2017456                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    223076411                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.552483                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372953                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    170914123     76.62%     76.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26436005     11.85%     88.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9594424      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4785100      2.15%     94.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4373392      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1837987      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1817240      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       866331      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2451809      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    223076411                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100018257                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123245885                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18274642                       # Number of memory references committed
system.switch_cpus5.commit.loads             11174003                       # Number of loads committed
system.switch_cpus5.commit.membars              17158                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17864216                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110961428                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2545010                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2451809                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           364136367                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290570292                       # The number of ROB writes
system.switch_cpus5.timesIdled                2904698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15869813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100018257                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123245885                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100018257                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.424473                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.424473                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412461                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412461                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       608928658                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      187440393                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      136774238                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34366                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19820521                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16253982                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1946047                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8316351                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7755371                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2038035                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        87730                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    189494403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             112626296                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19820521                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9793406                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24790297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5501468                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5642644                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11671247                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1930965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    223452528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198662231     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2689936      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3118636      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1712886      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1960836      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1090146      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          737114      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1913217      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11567526      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    223452528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081737                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464454                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       187954677                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7211137                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24583527                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       196141                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3507044                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3216468                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18141                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     137494512                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        89923                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3507044                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       188254548                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2604325                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3767134                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24492118                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       827357                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     137411241                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        210650                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       386229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    191013109                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    639795297                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    639795297                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    163363339                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27649770                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36396                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20452                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2210743                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13119092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7150022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       187794                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1578867                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137216511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129802660                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       178776                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16937471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38993277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    223452528                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580896                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270151                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    168742406     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22015495      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11832071      5.30%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8179049      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7144754      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3652101      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       888637      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       569587      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       428428      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    223452528                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34555     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        119199     42.58%     54.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       126165     45.07%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    108655732     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2028002      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15909      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12004053      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7098964      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129802660                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535287                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             279919                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    483516543                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154191711                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    127645931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     130082579                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       327201                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2294401                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1236                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       146293                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7954                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3507044                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2132411                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       140818                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137253131                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        49332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13119092                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7150022                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20466                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         99580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1236                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1132055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1087296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2219351                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    127881132                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11273710                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1921528                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  124                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18371004                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17901871                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7097294                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527363                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             127647978                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            127645931                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75872978                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        198655327                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526393                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381933                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95931517                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    117696306                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19557970                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32090                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1957355                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    219945484                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535116                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354166                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    171865689     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22295960     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9342177      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5616476      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3885095      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2514080      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1301411      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1049450      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2075146      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    219945484                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95931517                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     117696306                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17828420                       # Number of memory references committed
system.switch_cpus6.commit.loads             10824691                       # Number of loads committed
system.switch_cpus6.commit.membars              16010                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16844290                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106108009                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2394534                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2075146                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           355123964                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278015669                       # The number of ROB writes
system.switch_cpus6.timesIdled                2902322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19039037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95931517                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            117696306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95931517                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.527757                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.527757                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395608                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395608                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       576898433                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      177176902                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      128333844                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32060                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               242491565                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18930460                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17080814                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       999526                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7836958                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6784829                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1049183                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        44395                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    200932375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             119146961                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18930460                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      7834012                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23565380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3114557                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4273363                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11537616                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1004914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230861081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.933667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207295701     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          841776      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1718883      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          718901      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         3922866      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3485928      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          685215      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1413002      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10778809      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230861081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078066                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491345                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       199868225                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5349655                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23479372                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        74360                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2089464                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1662065                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          499                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     139725124                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2740                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2089464                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       200066883                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3696699                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1023528                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23364268                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       620234                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     139652490                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        262025                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       225930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         4113                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    163963193                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    657836699                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    657836699                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    145609656                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        18353531                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16228                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8193                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1572794                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     32977706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     16686332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       152263                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       806513                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         139382958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134150934                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        68227                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10559498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     25114071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230861081                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581089                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378645                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    183219258     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14246959      6.17%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11719240      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5058496      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6407820      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6223200      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3534159      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       277819      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       174130      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230861081                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         339525     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2650884     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        76942      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     84152863     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1169704      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8032      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     32171354     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     16648981     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134150934                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.553219                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3067351                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022865                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    502298527                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    149962132                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    133008817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     137218285                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       240504                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1259455                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          561                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3408                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       102014                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        11884                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2089464                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3353529                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       170905                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    139399326                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     32977706                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     16686332                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8196                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        116873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           89                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3408                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       587215                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       583766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1170981                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    133209249                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     32060890                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       941685                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   90                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            48708225                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17452505                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          16647335                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549336                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             133013106                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            133008817                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71826845                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        141478345                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.548509                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507688                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    108079107                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    127010666                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12402110                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1021626                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228771617                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.555185                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378909                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    182740876     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     16772650      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7883213      3.45%     90.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      7791778      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2120501      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      9079423      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       677083      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       494105      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1211988      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228771617                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    108079107                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     127010666                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              48302561                       # Number of memory references committed
system.switch_cpus7.commit.loads             31718248                       # Number of loads committed
system.switch_cpus7.commit.membars               8082                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16772493                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112942890                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1230208                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1211988                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           366972080                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          280915275                       # The number of ROB writes
system.switch_cpus7.timesIdled                4415644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               11630484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          108079107                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            127010666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    108079107                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.243649                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.243649                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.445703                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.445703                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       658605184                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      154466369                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      166431716                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16164                       # number of misc regfile writes
system.l2.replacements                          81343                       # number of replacements
system.l2.tagsinuse                      32763.142670                       # Cycle average of tags in use
system.l2.total_refs                          2451321                       # Total number of references to valid blocks.
system.l2.sampled_refs                         114096                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.484723                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           326.723179                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.576742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1817.941230                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.579615                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2302.819610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.926689                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2326.453464                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.934147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2322.961789                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.276738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1844.037288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.244535                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1834.224543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     10.519389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3292.400507                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.947432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   5488.232144                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1018.573868                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1373.959133                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1365.047718                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1360.554046                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1042.678435                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1043.546549                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1686.312420                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2229.671459                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009971                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.055479                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000384                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.070276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.070998                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.070891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.056276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.055976                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.100476                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.167488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.031084                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.041930                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.041658                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.041521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.031820                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.031847                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.051462                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.068044                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999852                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        28122                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30804                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30885                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        30765                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        28132                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        28015                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40832                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        56506                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  274078                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            99602                       # number of Writeback hits
system.l2.Writeback_hits::total                 99602                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1278                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        28325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31031                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        30912                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        28336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        28220                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        40982                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        56581                       # number of demand (read+write) hits
system.l2.demand_hits::total                   275356                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        28325                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30952                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31031                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        30912                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        28336                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        28220                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        40982                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        56581                       # number of overall hits
system.l2.overall_hits::total                  275356                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7074                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8857                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8787                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         8883                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         7026                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         7089                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        12734                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        20577                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 81331                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7074                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8857                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8787                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8883                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         7026                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         7089                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        12738                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        20577                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81335                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7074                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8857                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8787                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8883                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         7026                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         7089                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        12738                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        20577                       # number of overall misses
system.l2.overall_misses::total                 81335                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5281287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1167719399                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6113187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1453608289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5912162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1438437114                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6536903                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1457676602                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5377362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1161228656                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5409947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1172164303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5583175                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2106483409                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6089712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3358619537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13362241044                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       652658                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        652658                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5281287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1167719399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6113187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1453608289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5912162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1438437114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6536903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1457676602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5377362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1161228656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5409947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1172164303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5583175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2107136067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6089712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3358619537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13362893702                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5281287                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1167719399                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6113187                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1453608289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5912162                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1438437114                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6536903                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1457676602                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5377362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1161228656                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5409947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1172164303                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5583175                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2107136067                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6089712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3358619537                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13362893702                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39672                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        35158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        35104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        53566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        77083                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              355409                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        99602                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             99602                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1282                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39809                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39818                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39795                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        35362                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        35309                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        53720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        77158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               356691                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39809                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39818                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39795                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        35362                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        35309                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        53720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        77158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              356691                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.200989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.223318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.221491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.224047                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.199841                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.201943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.237725                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.266946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.228838                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.025974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003120                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.199836                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.222487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.220679                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.223219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.198688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.200770                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.237118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.266687                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228026                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.199836                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.222487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.220679                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.223219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.198688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.200770                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.237118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.266687                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228026                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150893.914286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165072.010037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149102.121951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164119.711979                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151593.897436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163700.593377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 159436.658537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164097.332208                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153638.914286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165275.925989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150276.305556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165349.739455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150896.621622                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165421.973378                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152242.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163222.021529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164294.562270                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 163164.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163164.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150893.914286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165072.010037                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149102.121951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164119.711979                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151593.897436                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163700.593377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 159436.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164097.332208                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153638.914286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165275.925989                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150276.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165349.739455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150896.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165421.264484                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152242.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163222.021529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164294.506695                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150893.914286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165072.010037                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149102.121951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164119.711979                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151593.897436                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163700.593377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 159436.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164097.332208                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153638.914286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165275.925989                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150276.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165349.739455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150896.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165421.264484                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152242.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163222.021529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164294.506695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                37837                       # number of writebacks
system.l2.writebacks::total                     37837                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7074                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8857                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         8883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         7026                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         7089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        12734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        20577                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            81331                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         8883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         7026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         7089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        12738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        20577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         8883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         7026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         7089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        12738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        20577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81335                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3243616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    755759438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3726251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    937784129                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3646379                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    926707161                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4155194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    940333717                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3342100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    752032780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3316565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    759337777                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3425697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1364672467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3760534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2160232596                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8625476401                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       419558                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       419558                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3243616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    755759438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3726251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    937784129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3646379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    926707161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4155194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    940333717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3342100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    752032780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3316565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    759337777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3425697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1365092025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3760534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2160232596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8625895959                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3243616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    755759438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3726251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    937784129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3646379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    926707161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4155194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    940333717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3342100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    752032780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3316565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    759337777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3425697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1365092025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3760534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2160232596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8625895959                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.200989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.223318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.221491                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.224047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.199841                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.201943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.237725                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.266946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.228838                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.025974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003120                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.199836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.222487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.220679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.223219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.198688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.200770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.237118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.266687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228026                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.199836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.222487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.220679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.223219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.198688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.200770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.237118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.266687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228026                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92674.742857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106836.222505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90884.170732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105880.561025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93496.897436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105463.430181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 101346.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105857.673871                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95488.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107035.693140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92126.805556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107114.935393                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92586.405405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107167.619523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94013.350000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104982.873888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106053.981889                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 104889.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104889.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92674.742857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106836.222505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90884.170732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105880.561025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93496.897436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105463.430181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 101346.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105857.673871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95488.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107035.693140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92126.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 107114.935393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92586.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107166.904145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94013.350000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104982.873888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106053.924620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92674.742857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106836.222505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90884.170732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105880.561025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93496.897436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105463.430181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 101346.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105857.673871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95488.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107035.693140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92126.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 107114.935393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92586.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107166.904145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94013.350000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104982.873888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106053.924620                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               491.720432                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011920220                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2056748.414634                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.720432                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058847                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.788014                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11912120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11912120                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11912120                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11912120                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11912120                       # number of overall hits
system.cpu0.icache.overall_hits::total       11912120                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8188742                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8188742                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8188742                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8188742                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8188742                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8188742                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11912168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11912168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11912168                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11912168                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11912168                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11912168                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 170598.791667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 170598.791667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 170598.791667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 170598.791667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 170598.791667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 170598.791667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6399884                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6399884                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6399884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6399884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6399884                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6399884                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172969.837838                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172969.837838                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35399                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163370470                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35655                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4581.979246                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.482512                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.517488                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912041                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087959                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506042                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506042                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062568                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18284                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16568610                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16568610                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16568610                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16568610                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90756                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90756                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2051                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2051                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92807                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92807                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92807                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92807                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8861418612                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8861418612                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    134063221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    134063221                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8995481833                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8995481833                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8995481833                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8995481833                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661417                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661417                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661417                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661417                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000290                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97640.030543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97640.030543                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65364.807899                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65364.807899                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96926.760191                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96926.760191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96926.760191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96926.760191                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       149419                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 18677.375000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9069                       # number of writebacks
system.cpu0.dcache.writebacks::total             9069                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55560                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1848                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1848                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57408                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57408                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35196                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          203                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35399                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3083753047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3083753047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15247611                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15247611                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3099000658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3099000658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3099000658                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3099000658                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002125                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002125                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002125                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002125                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87616.577083                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87616.577083                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75111.384236                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75111.384236                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87544.864488                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87544.864488                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87544.864488                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87544.864488                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.025940                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008747417                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943636.641618                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.025940                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068952                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830170                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11834946                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11834946                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11834946                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11834946                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11834946                       # number of overall hits
system.cpu1.icache.overall_hits::total       11834946                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8782592                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8782592                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8782592                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8782592                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8782592                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8782592                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11834999                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11834999                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11834999                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11834999                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11834999                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11834999                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165709.283019                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165709.283019                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165709.283019                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165709.283019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165709.283019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165709.283019                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7288717                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7288717                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7288717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7288717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7288717                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7288717                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165652.659091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165652.659091                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165652.659091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165652.659091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165652.659091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165652.659091                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39809                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165666628                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40065                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4134.946412                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.553809                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.446191                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912320                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087680                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8146873                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8146873                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6859830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6859830                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17809                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17809                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16518                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15006703                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15006703                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15006703                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15006703                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127548                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127548                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          872                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          872                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       128420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        128420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       128420                       # number of overall misses
system.cpu1.dcache.overall_misses::total       128420                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14264940779                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14264940779                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     74569526                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     74569526                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14339510305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14339510305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14339510305                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14339510305                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8274421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8274421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6860702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6860702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15135123                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15135123                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15135123                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15135123                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015415                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000127                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008485                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008485                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008485                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008485                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111839.784073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111839.784073                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85515.511468                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85515.511468                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111661.036482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111661.036482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111661.036482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111661.036482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8671                       # number of writebacks
system.cpu1.dcache.writebacks::total             8671                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        87887                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        87887                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          724                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          724                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        88611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        88611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        88611                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        88611                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39661                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39661                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39809                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39809                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3565070541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3565070541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9761352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9761352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3574831893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3574831893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3574831893                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3574831893                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002630                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002630                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89888.569149                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89888.569149                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65955.081081                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65955.081081                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89799.590369                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89799.590369                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89799.590369                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89799.590369                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.302326                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008747855                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1951156.392650                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.302326                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066190                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827408                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11835384                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11835384                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11835384                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11835384                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11835384                       # number of overall hits
system.cpu2.icache.overall_hits::total       11835384                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8505931                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8505931                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8505931                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8505931                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8505931                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8505931                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11835435                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11835435                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11835435                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11835435                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11835435                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11835435                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 166782.960784                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166782.960784                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 166782.960784                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166782.960784                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 166782.960784                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166782.960784                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7100099                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7100099                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7100099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7100099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7100099                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7100099                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169049.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169049.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169049.976190                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169049.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169049.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169049.976190                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39818                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165670516                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40074                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4134.114788                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.553707                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.446293                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912319                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087681                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8149032                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8149032                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6861764                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6861764                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17600                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17600                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16522                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16522                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15010796                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15010796                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15010796                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15010796                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127464                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127464                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          851                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          851                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       128315                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        128315                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       128315                       # number of overall misses
system.cpu2.dcache.overall_misses::total       128315                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14230447581                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14230447581                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     72558789                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     72558789                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14303006370                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14303006370                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14303006370                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14303006370                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8276496                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8276496                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6862615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6862615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15139111                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15139111                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15139111                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15139111                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015401                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015401                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000124                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008476                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008476                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008476                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008476                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111642.876271                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111642.876271                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85262.971798                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85262.971798                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111467.921677                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111467.921677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111467.921677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111467.921677                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8674                       # number of writebacks
system.cpu2.dcache.writebacks::total             8674                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87792                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87792                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          705                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          705                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88497                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88497                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39672                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39672                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          146                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39818                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39818                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39818                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39818                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3555408305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3555408305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9644604                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9644604                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3565052909                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3565052909                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3565052909                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3565052909                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002630                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002630                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89620.092383                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89620.092383                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66058.931507                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66058.931507                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89533.701065                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89533.701065                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89533.701065                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89533.701065                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.889429                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008748159                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943638.071291                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.889429                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068733                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829951                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11835688                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11835688                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11835688                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11835688                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11835688                       # number of overall hits
system.cpu3.icache.overall_hits::total       11835688                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9031083                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9031083                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9031083                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9031083                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9031083                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9031083                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11835739                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11835739                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11835739                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11835739                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11835739                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11835739                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 177080.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 177080.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 177080.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 177080.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 177080.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 177080.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7682699                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7682699                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7682699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7682699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7682699                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7682699                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 174606.795455                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 174606.795455                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 174606.795455                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 174606.795455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 174606.795455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 174606.795455                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39795                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165663039                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40051                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4136.302190                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.551979                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.448021                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912312                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087688                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8145344                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8145344                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6857836                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6857836                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17747                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17747                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16514                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16514                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15003180                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15003180                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15003180                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15003180                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       127418                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       127418                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          861                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          861                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       128279                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        128279                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       128279                       # number of overall misses
system.cpu3.dcache.overall_misses::total       128279                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14277859155                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14277859155                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     73947943                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     73947943                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14351807098                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14351807098                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14351807098                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14351807098                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8272762                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8272762                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6858697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6858697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16514                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16514                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15131459                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15131459                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15131459                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15131459                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015402                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015402                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000126                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008478                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008478                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008478                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008478                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112055.275981                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112055.275981                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85886.112660                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85886.112660                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111879.630321                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111879.630321                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111879.630321                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111879.630321                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8599                       # number of writebacks
system.cpu3.dcache.writebacks::total             8599                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87770                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87770                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          714                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          714                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88484                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88484                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88484                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88484                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39648                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39648                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          147                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39795                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39795                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39795                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39795                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3568367706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3568367706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9781483                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9781483                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3578149189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3578149189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3578149189                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3578149189                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004793                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90001.203238                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90001.203238                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66540.700680                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66540.700680                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89914.541751                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89914.541751                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89914.541751                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89914.541751                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.663594                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011920352                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2056748.682927                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.663594                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.058756                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787922                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11912252                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11912252                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11912252                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11912252                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11912252                       # number of overall hits
system.cpu4.icache.overall_hits::total       11912252                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7969179                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7969179                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7969179                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7969179                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7969179                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7969179                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11912301                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11912301                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11912301                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11912301                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11912301                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11912301                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 162636.306122                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 162636.306122                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 162636.306122                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 162636.306122                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 162636.306122                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 162636.306122                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6277645                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6277645                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6277645                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6277645                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6277645                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6277645                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169666.081081                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169666.081081                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 35362                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163372802                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 35618                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4586.804481                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.477505                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.522495                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912022                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087978                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9505642                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9505642                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7065190                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7065190                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18388                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18388                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17187                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17187                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16570832                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16570832                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16570832                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16570832                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        90671                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        90671                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2039                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2039                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        92710                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         92710                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        92710                       # number of overall misses
system.cpu4.dcache.overall_misses::total        92710                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8849211416                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8849211416                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    134152335                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    134152335                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8983363751                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8983363751                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8983363751                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8983363751                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9596313                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9596313                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7067229                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7067229                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17187                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17187                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16663542                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16663542                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16663542                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16663542                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009449                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009449                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000289                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005564                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005564                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 97596.931941                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 97596.931941                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 65793.200098                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 65793.200098                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 96897.462528                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 96897.462528                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 96897.462528                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 96897.462528                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       139665                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 23277.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8846                       # number of writebacks
system.cpu4.dcache.writebacks::total             8846                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        55513                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        55513                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1835                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1835                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        57348                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        57348                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        57348                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        57348                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        35158                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        35158                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          204                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          204                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        35362                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        35362                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        35362                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        35362                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3077740321                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3077740321                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15168635                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15168635                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3092908956                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3092908956                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3092908956                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3092908956                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002122                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002122                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87540.256016                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87540.256016                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 74356.053922                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 74356.053922                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87464.197613                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87464.197613                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87464.197613                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87464.197613                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               492.660947                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011919862                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2052575.784990                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.660947                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060354                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.789521                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11911762                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11911762                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11911762                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11911762                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11911762                       # number of overall hits
system.cpu5.icache.overall_hits::total       11911762                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8086964                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8086964                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8086964                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8086964                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8086964                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8086964                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11911812                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11911812                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11911812                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11911812                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11911812                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11911812                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 161739.280000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 161739.280000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 161739.280000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 161739.280000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 161739.280000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 161739.280000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6284279                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6284279                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6284279                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6284279                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6284279                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6284279                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165375.763158                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165375.763158                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 35309                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163375671                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 35565                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4593.720540                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.478158                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.521842                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912024                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087976                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9509996                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9509996                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7063822                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7063822                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18275                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18275                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17183                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17183                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     16573818                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        16573818                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     16573818                       # number of overall hits
system.cpu5.dcache.overall_hits::total       16573818                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        90492                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        90492                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2098                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2098                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        92590                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         92590                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        92590                       # number of overall misses
system.cpu5.dcache.overall_misses::total        92590                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8847314432                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8847314432                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    138417483                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    138417483                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   8985731915                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8985731915                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   8985731915                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8985731915                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9600488                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9600488                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7065920                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7065920                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16666408                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16666408                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16666408                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16666408                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009426                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009426                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000297                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005555                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005555                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005555                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005555                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97769.023030                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97769.023030                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 65975.921354                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 65975.921354                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97048.622043                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97048.622043                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97048.622043                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97048.622043                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        92839                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 13262.714286                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8759                       # number of writebacks
system.cpu5.dcache.writebacks::total             8759                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        55388                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        55388                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1893                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1893                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        57281                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        57281                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        57281                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        57281                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        35104                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        35104                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          205                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        35309                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        35309                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        35309                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        35309                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3080436555                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3080436555                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     15424559                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     15424559                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3095861114                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3095861114                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3095861114                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3095861114                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87751.725017                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87751.725017                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 75241.751220                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 75241.751220                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87679.093546                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87679.093546                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87679.093546                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87679.093546                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.811110                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009890947                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1942097.975000                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.811110                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.058992                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.831428                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11671202                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11671202                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11671202                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11671202                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11671202                       # number of overall hits
system.cpu6.icache.overall_hits::total       11671202                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7110705                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7110705                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7110705                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7110705                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7110705                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7110705                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11671247                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11671247                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11671247                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11671247                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11671247                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11671247                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158015.666667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158015.666667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158015.666667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158015.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158015.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158015.666667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6133479                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6133479                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6133479                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6133479                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6133479                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6133479                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161407.342105                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161407.342105                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161407.342105                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161407.342105                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161407.342105                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161407.342105                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 53720                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171733874                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 53976                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3181.671002                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.597433                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.402567                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912490                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087510                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8228438                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8228438                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6965686                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6965686                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17342                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17342                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16030                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16030                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15194124                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15194124                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15194124                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15194124                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       184033                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       184033                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3716                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3716                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       187749                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        187749                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       187749                       # number of overall misses
system.cpu6.dcache.overall_misses::total       187749                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  21741182055                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  21741182055                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    465114473                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    465114473                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  22206296528                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  22206296528                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  22206296528                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  22206296528                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8412471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8412471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6969402                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6969402                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16030                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16030                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15381873                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15381873                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15381873                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15381873                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021876                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021876                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000533                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000533                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012206                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012206                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012206                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012206                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 118137.410437                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 118137.410437                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 125165.358719                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 125165.358719                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 118276.510277                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 118276.510277                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 118276.510277                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 118276.510277                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21407                       # number of writebacks
system.cpu6.dcache.writebacks::total            21407                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       130467                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       130467                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3562                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3562                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       134029                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       134029                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       134029                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       134029                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        53566                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        53566                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        53720                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        53720                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        53720                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        53720                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4929784004                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4929784004                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10549661                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10549661                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4940333665                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4940333665                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4940333665                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4940333665                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003492                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003492                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003492                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003492                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92031.960647                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92031.960647                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68504.292208                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68504.292208                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91964.513496                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91964.513496                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91964.513496                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91964.513496                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               579.524129                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1039252885                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1779542.611301                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.451819                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.072311                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061622                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867103                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.928725                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11537564                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11537564                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11537564                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11537564                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11537564                       # number of overall hits
system.cpu7.icache.overall_hits::total       11537564                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8347159                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8347159                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8347159                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8347159                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8347159                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8347159                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11537616                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11537616                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11537616                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11537616                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11537616                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11537616                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160522.288462                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160522.288462                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160522.288462                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160522.288462                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160522.288462                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160522.288462                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6605183                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6605183                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6605183                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6605183                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6605183                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6605183                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161102.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161102.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161102.024390                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161102.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161102.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161102.024390                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 77158                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               447584465                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 77414                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5781.699240                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.906843                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.093157                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437136                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562864                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     30265437                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       30265437                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     16567666                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      16567666                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8090                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8090                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8082                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8082                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     46833103                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        46833103                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     46833103                       # number of overall hits
system.cpu7.dcache.overall_hits::total       46833103                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       268056                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       268056                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          249                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       268305                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        268305                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       268305                       # number of overall misses
system.cpu7.dcache.overall_misses::total       268305                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  28749784121                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  28749784121                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     21751541                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     21751541                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  28771535662                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  28771535662                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  28771535662                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  28771535662                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     30533493                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     30533493                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     16567915                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     16567915                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8082                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8082                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     47101408                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     47101408                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     47101408                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     47101408                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008779                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008779                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005696                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005696                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005696                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005696                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 107252.902830                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 107252.902830                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87355.586345                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87355.586345                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 107234.437159                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 107234.437159                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 107234.437159                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 107234.437159                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        25577                       # number of writebacks
system.cpu7.dcache.writebacks::total            25577                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       190973                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       190973                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          174                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       191147                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       191147                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       191147                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       191147                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        77083                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        77083                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           75                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        77158                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        77158                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        77158                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        77158                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   7460978693                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   7460978693                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5293883                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5293883                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   7466272576                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7466272576                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   7466272576                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7466272576                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001638                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001638                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 96791.493494                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 96791.493494                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70585.106667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70585.106667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 96766.020063                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 96766.020063                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 96766.020063                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 96766.020063                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
