INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week2/fulladdertestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladdertestbench
