digraph "CFG for '_Z17sobelFilterSharedPhS_ii' function" {
	label="CFG for '_Z17sobelFilterSharedPhS_ii' function";

	Node0x480a5a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = add i32 %20, %14\l  %22 = mul i32 %21, %2\l  %23 = add i32 %22, %13\l  %24 = icmp slt i32 %13, 1\l  %25 = icmp slt i32 %21, 1\l  %26 = select i1 %24, i1 true, i1 %25\l  br i1 %26, label %36, label %27\l|{<s0>T|<s1>F}}"];
	Node0x480a5a0:s0 -> Node0x480db90;
	Node0x480a5a0:s1 -> Node0x480dc20;
	Node0x480dc20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = sext i32 %23 to i64\l  %29 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %28\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %29, i64 -1\l  %31 = sext i32 %2 to i64\l  %32 = sub nsw i64 0, %31\l  %33 = getelementptr inbounds i8, i8 addrspace(1)* %30, i64 %32\l  %34 = load i8, i8 addrspace(1)* %33, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %35 = zext i8 %34 to i32\l  br label %36\l}"];
	Node0x480dc20 -> Node0x480db90;
	Node0x480db90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  %37 = phi i32 [ %35, %27 ], [ 0, %4 ]\l  %38 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %14, i32 %5\l  store i32 %37, i32 addrspace(3)* %38, align 4\l  %39 = add nsw i32 %2, -1\l  %40 = icmp sge i32 %13, %39\l  %41 = select i1 %40, i1 true, i1 %25\l  br i1 %41, label %51, label %42\l|{<s0>T|<s1>F}}"];
	Node0x480db90:s0 -> Node0x480e620;
	Node0x480db90:s1 -> Node0x480e9b0;
	Node0x480e9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%42:\l42:                                               \l  %43 = sext i32 %23 to i64\l  %44 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %43\l  %45 = getelementptr inbounds i8, i8 addrspace(1)* %44, i64 1\l  %46 = sext i32 %2 to i64\l  %47 = sub nsw i64 0, %46\l  %48 = getelementptr inbounds i8, i8 addrspace(1)* %45, i64 %47\l  %49 = load i8, i8 addrspace(1)* %48, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %50 = zext i8 %49 to i32\l  br label %51\l}"];
	Node0x480e9b0 -> Node0x480e620;
	Node0x480e620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  %52 = phi i32 [ %50, %42 ], [ 0, %36 ]\l  %53 = add nuw nsw i32 %5, %11\l  %54 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %14, i32 %53\l  store i32 %52, i32 addrspace(3)* %54, align 4, !tbaa !10\l  %55 = xor i1 %24, true\l  %56 = add nsw i32 %3, -1\l  %57 = icmp slt i32 %21, %56\l  %58 = select i1 %55, i1 %57, i1 false\l  br i1 %58, label %59, label %67\l|{<s0>T|<s1>F}}"];
	Node0x480e620:s0 -> Node0x480f6d0;
	Node0x480e620:s1 -> Node0x480fc60;
	Node0x480f6d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%59:\l59:                                               \l  %60 = sext i32 %23 to i64\l  %61 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %60\l  %62 = getelementptr inbounds i8, i8 addrspace(1)* %61, i64 -1\l  %63 = sext i32 %2 to i64\l  %64 = getelementptr inbounds i8, i8 addrspace(1)* %62, i64 %63\l  %65 = load i8, i8 addrspace(1)* %64, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %66 = zext i8 %65 to i32\l  br label %67\l}"];
	Node0x480f6d0 -> Node0x480fc60;
	Node0x480fc60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%67:\l67:                                               \l  %68 = phi i32 [ %66, %59 ], [ 0, %51 ]\l  %69 = add nuw nsw i32 %14, %19\l  %70 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %69, i32 %5\l  store i32 %68, i32 addrspace(3)* %70, align 4, !tbaa !10\l  %71 = xor i1 %40, true\l  %72 = select i1 %71, i1 %57, i1 false\l  br i1 %72, label %78, label %73\l|{<s0>T|<s1>F}}"];
	Node0x480fc60:s0 -> Node0x4810560;
	Node0x480fc60:s1 -> Node0x4810e70;
	Node0x4810e70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%73:\l73:                                               \l  %74 = add nuw nsw i32 %14, %19\l  %75 = add nuw nsw i32 %5, %11\l  %76 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %74, i32 %75\l  store i32 0, i32 addrspace(3)* %76, align 4, !tbaa !10\l  %77 = sext i32 %23 to i64\l  br label %89\l}"];
	Node0x4810e70 -> Node0x4811090;
	Node0x4810560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%78:\l78:                                               \l  %79 = sext i32 %23 to i64\l  %80 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %79\l  %81 = getelementptr inbounds i8, i8 addrspace(1)* %80, i64 1\l  %82 = sext i32 %2 to i64\l  %83 = getelementptr inbounds i8, i8 addrspace(1)* %81, i64 %82\l  %84 = load i8, i8 addrspace(1)* %83, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %85 = zext i8 %84 to i32\l  %86 = add nuw nsw i32 %14, %19\l  %87 = add nuw nsw i32 %5, %11\l  %88 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %86, i32 %87\l  store i32 %85, i32 addrspace(3)* %88, align 4, !tbaa !10\l  br label %89\l}"];
	Node0x4810560 -> Node0x4811090;
	Node0x4811090 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  %90 = phi i64 [ %79, %78 ], [ %77, %73 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %91 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 0), align 1, !tbaa !7\l  %92 = zext i8 %91 to i32\l  %93 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !10\l  %94 = mul i32 %93, %92\l  %95 = mul i32 %94, %92\l  %96 = add nuw nsw i32 %5, 1\l  %97 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %14, i32 %96\l  %98 = load i32, i32 addrspace(3)* %97, align 4, !tbaa !10\l  %99 = mul i32 %98, %92\l  %100 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 1), align 1, !tbaa !7\l  %101 = zext i8 %100 to i32\l  %102 = mul i32 %99, %101\l  %103 = add i32 %102, %95\l  %104 = add nuw nsw i32 %5, 2\l  %105 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %14, i32 %104\l  %106 = load i32, i32 addrspace(3)* %105, align 4, !tbaa !10\l  %107 = mul i32 %106, %92\l  %108 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 2), align 1, !tbaa !7\l  %109 = zext i8 %108 to i32\l  %110 = mul i32 %107, %109\l  %111 = add i32 %110, %103\l  %112 = add nuw nsw i32 %14, 1\l  %113 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %112, i32 %5\l  %114 = load i32, i32 addrspace(3)* %113, align 4, !tbaa !10\l  %115 = mul i32 %114, %101\l  %116 = mul i32 %115, %92\l  %117 = add i32 %116, %111\l  %118 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %112, i32 %96\l  %119 = load i32, i32 addrspace(3)* %118, align 4, !tbaa !10\l  %120 = mul i32 %119, %101\l  %121 = mul i32 %120, %101\l  %122 = add i32 %121, %117\l  %123 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %112, i32 %104\l  %124 = load i32, i32 addrspace(3)* %123, align 4, !tbaa !10\l  %125 = mul i32 %124, %101\l  %126 = mul i32 %125, %109\l  %127 = add i32 %126, %122\l  %128 = add nuw nsw i32 %14, 2\l  %129 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %128, i32 %5\l  %130 = load i32, i32 addrspace(3)* %129, align 4, !tbaa !10\l  %131 = mul i32 %130, %109\l  %132 = mul i32 %131, %92\l  %133 = add i32 %132, %127\l  %134 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %128, i32 %96\l  %135 = load i32, i32 addrspace(3)* %134, align 4, !tbaa !10\l  %136 = mul i32 %135, %109\l  %137 = mul i32 %136, %101\l  %138 = add i32 %137, %133\l  %139 = getelementptr inbounds [38 x [38 x i32]], [38 x [38 x i32]]\l... addrspace(3)* @_ZZ17sobelFilterSharedPhS_iiE6s_data, i32 0, i32 %128, i32 %104\l  %140 = load i32, i32 addrspace(3)* %139, align 4, !tbaa !10\l  %141 = mul i32 %140, %109\l  %142 = mul i32 %141, %109\l  %143 = add i32 %142, %138\l  %144 = trunc i32 %143 to i8\l  %145 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %90\l  store i8 %144, i8 addrspace(1)* %145, align 1, !tbaa !7\l  ret void\l}"];
}
