# Simple-Adder-verification-using-System-Verilog-and-UVM

simple adder verification using system verilog and uvm to see how thw system verilog and uvm works 
