# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HW4RC5.srcs/sim_1/new/RC5DecoderTB.vhd" \

# Do not sort compile order
nosort
