{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617195041443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617195041443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 07:50:41 2021 " "Processing started: Wed Mar 31 07:50:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617195041443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617195041443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617195041443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617195041791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto1/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto1/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALU_ARCH " "Found design unit 1: alu-ALU_ARCH" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042180 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617195042180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto1/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto1/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-DPath " "Found design unit 1: data_path-DPath" {  } { { "../Data_Path/data_path.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Data_Path/data_path.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042184 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../Data_Path/data_path.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Data_Path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617195042184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto1/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto1/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-CU_Arch " "Found design unit 1: control_unit-CU_Arch" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042187 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617195042187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_Arch " "Found design unit 1: cpu-cpu_Arch" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042190 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617195042190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617195042190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617195042224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:U1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:U1\"" {  } { { "cpu.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617195042226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LDA_IMM control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"LDA_IMM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617195042227 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LDA_DIR control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"LDA_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617195042227 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STA_DIR control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"STA_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617195042227 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADD_AB control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"ADD_AB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617195042227 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BRA control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"BRA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BEQ control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"BEQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LDA_IMM control_unit.vhd(51) " "VHDL Process Statement warning at control_unit.vhd(51): signal \"LDA_IMM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LDA_DIR control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): signal \"LDA_DIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STA_DIR control_unit.vhd(55) " "VHDL Process Statement warning at control_unit.vhd(55): signal \"STA_DIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_AB control_unit.vhd(57) " "VHDL Process Statement warning at control_unit.vhd(57): signal \"ADD_AB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BRA control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): signal \"BRA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BEQ control_unit.vhd(61) " "VHDL Process Statement warning at control_unit.vhd(61): signal \"BEQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BEQ control_unit.vhd(63) " "VHDL Process Statement warning at control_unit.vhd(63): signal \"BEQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(41) " "VHDL Process Statement warning at control_unit.vhd(41): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042228 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writen control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"writen\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writen control_unit.vhd(72) " "Inferred latch for \"writen\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(72) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(72) " "Inferred latch for \"B_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(72) " "Inferred latch for \"A_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(72) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(72) " "Inferred latch for \"PC_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(72) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(72) " "Inferred latch for \"IR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042229 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_ADD_AB_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_ADD_AB_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_8 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_8\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042230 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(41) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042231 "|cpu|control_unit:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:U2 " "Elaborating entity \"data_path\" for hierarchy \"data_path:U2\"" {  } { { "cpu.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617195042233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:U2\|alu:U1 " "Elaborating entity \"alu\" for hierarchy \"data_path:U2\|alu:U1\"" {  } { { "../Data_Path/data_path.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto1/Data_Path/data_path.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617195042235 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042237 "|cpu|data_path:U2|alu:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617195042237 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(14) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042238 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(14) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042238 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(14) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042238 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(14) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042238 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.vhd(14) " "Inferred latch for \"Result\[0\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042238 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.vhd(14) " "Inferred latch for \"Result\[1\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042238 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.vhd(14) " "Inferred latch for \"Result\[2\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042239 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.vhd(14) " "Inferred latch for \"Result\[3\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042239 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.vhd(14) " "Inferred latch for \"Result\[4\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042239 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.vhd(14) " "Inferred latch for \"Result\[5\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042239 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.vhd(14) " "Inferred latch for \"Result\[6\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042239 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.vhd(14) " "Inferred latch for \"Result\[7\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617195042239 "|cpu|data_path:U2|alu:U1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:U1\|MAR_Load control_unit:U1\|Bus2_Sel\[0\] " "Duplicate LATCH primitive \"control_unit:U1\|MAR_Load\" merged with LATCH primitive \"control_unit:U1\|Bus2_Sel\[0\]\"" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617195042722 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1617195042722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:U1\|PC_Inc " "Latch control_unit:U1\|PC_Inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:U1\|current_state.S_FETCH_1 " "Ports D and ENA on the latch are fed by the same signal control_unit:U1\|current_state.S_FETCH_1" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617195042723 ""}  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617195042723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:U1\|Bus2_Sel\[0\] " "Latch control_unit:U1\|Bus2_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:U1\|current_state.S_FETCH_1 " "Ports D and ENA on the latch are fed by the same signal control_unit:U1\|current_state.S_FETCH_1" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617195042723 ""}  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Control_Unit/control_unit.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617195042723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writen GND " "Pin \"writen\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617195042737 "|cpu|writen"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617195042737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1617195042822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617195042915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617195043071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[0\] " "No output dependent on input pin \"from_memory\[0\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[1\] " "No output dependent on input pin \"from_memory\[1\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[2\] " "No output dependent on input pin \"from_memory\[2\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[3\] " "No output dependent on input pin \"from_memory\[3\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[4\] " "No output dependent on input pin \"from_memory\[4\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[5\] " "No output dependent on input pin \"from_memory\[5\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[6\] " "No output dependent on input pin \"from_memory\[6\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[7\] " "No output dependent on input pin \"from_memory\[7\]\"" {  } { { "cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/CPU/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617195043151 "|cpu|from_memory[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617195043151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617195043151 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617195043151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617195043151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617195043151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617195043232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 07:50:43 2021 " "Processing ended: Wed Mar 31 07:50:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617195043232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617195043232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617195043232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617195043232 ""}
