read_verilog ../top.v
synth
splice -port WR_EN
dump
