* PSpice Model Editor - Version 16.2.0
*$
* TPS65580
*****************************************************************************
*  (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH(R) Design Center, Texas Instruments Inc.
* Part: TPS65580
* Date: 13SEP2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.001P
* EVM Order Number: TPS65580EVM 
* Datasheet: SLVSC29 AUG 20013
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.subckt TPS65580_TRANS VREG5 PWPD VIN1 VIN2 VBST1 VBST2 VBST3 SW1 SW2 SW3
+ PWRGD PGND1 PGND2 PGND3 EN1 EN2 EN3 FB1 FB2 FB3 GND PARAMS: fastss=1
E_CH1_U5_ABM187         CH1_U5_CMP2 0 VALUE {
+  if(V(CLK4_BAR)<0.5,1,if(V(CLK1_BAR)>0.5,0,V(CH1_U5_PRE_CMP2)))    }
R_CH1_U5_R31         0 CH1_U5_N16842435  8.4k TC=0,0 
R_CH1_U5_R18         CH1_U5_DUTY_RAMP CH1_U5_N16836105  1.58Meg  
E_CH1_U5_ABM186         CH1_U5_CMP1 0 VALUE {
+  if(V(CLK1)<0.5,1,if(V(CLK4)>0.5,0,V(CH1_U5_PRE_CMP1)))    }
R_CH1_U5_R29         0 CH1_U5_VINJFB_T  8.4k TC=0,0 
X_CH1_U5_U671         CH1_U5_COMP_OUT CH1_PWM_CLK INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH1_U5_U670         CH1_U5_N16845769 CH1_U5_COMP_OUT BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
G_CH1_U5_ABMII2         CH1_U5_N16840126 CH1_U5_N16842435 VALUE {
+  if(V(CH1_U5_COMP_OUT) < 0.5, 10u,0)    }
V_CH1_U5_V15         CH1_U5_N16840126 0 5
R_CH1_U5_R19         CH1_U5_N16836105 CH1_DUTY_AVE  1.58Meg  
R_CH1_U5_R32         0 CH1_U5_REF_INT2  1e8 TC=0,0 
R_CH1_U5_R34         0 CH1_U5_PRE_CMP2  1e8 TC=0,0 
G_CH1_U5_ABMII3         CH1_U5_N16840126 CH1_U5_N16842435 VALUE { if(V(SDWN1) >
+  0.5, -5u,0)    }
V_CH1_U5_V12         CH1_U5_N16840054 0 5
I_CH1_U5_I5         CH1_U5_N16840126 CH1_U5_N16842435 DC 5u  
R_CH1_U5_R16         CH1_U5_DUTY_RAMP CH1_U5_N16836037  200k  
C_CH1_U5_C18         0 CH1_DUTY_AVE  5p  
I_CH1_U5_I3         CH1_U5_N16840054 CH1_U5_VINJFB_T DC 5u  
E_CH1_U5_E7         CH1_U5_PRE_CMP1 CH1_U5_PRE_CMP2 CH1_U5_V_INJFB_TOP
+  CH1_U5_V_INJREF_TOP 5
E_CH1_U5_ABM184         CH1_U5_V_INJFB_TOP 0 VALUE {
+  V(CH1_U5_VINJFB_T)+V(CH1_U5_FB_INT2)    }
R_CH1_U5_R17         0 CH1_U5_DUTY_RAMP  100k  
X_CH1_U5_D19         CH1_U5_VINJFB_T CH1_U5_N16840054 d_d1 PARAMS: 
E_CH1_U5_ABM188         CH1_U5_N16847409 0 VALUE {
+  if(V(CH1_DUTY_AVE)/1.667<0.3,0.05m-0.035m/0.3*V(CH1_DUTY_AVE)/1.667  
+  ,if(V(CH1_DUTY_AVE)/1.667>0.7,0.015m+0.035m/0.3*(V(CH1_DUTY_AVE)
+/1.667-0.7),0.015m))}
R_CH1_U5_R23         0 CH1_PWM_CLK  1e8 TC=0,0 
E_CH1_U5_E5         CH1_U5_FB_INT2 CH1_U5_REF_INT2 FB1 VREF_GM1 3.3
E_CH1_U5_ABM185         CH1_U5_V_INJREF_TOP 0 VALUE {
+  V(CH1_U5_N16842435)+V(CH1_U5_REF_INT2)    }
E_CH1_U5_ABM191         CH1_U5_N16845769 0 VALUE {
+  if(V(CH1_U5_CMP1)>V(CH1_U5_CMP2),1,0)    }
R_CH1_U5_R33         0 CH1_U5_FB_INT2  1e8 TC=0,0 
R_CH1_U5_R35         0 CH1_U5_PRE_CMP1  1e8 TC=0,0 
E_CH1_U5_ABM181         CH1_U5_N16836037 0 VALUE { (V(CH1_HDRVIN) * 5)    }
C_CH1_U5_C16         0 CH1_U5_DUTY_RAMP  21p  
G_CH1_U5_ABM3I1         CH1_U5_N16836037 CH1_U5_VINJFB_T VALUE {
+  (V(CH1_U5_DUTY_RAMP)-V(CH1_DUTY_AVE))*V(CH1_U5_N16847409)    }
R_CH1_U5_R24         0 CH1_U5_COMP_OUT  1e8 TC=0,0 
X_CH1_U5_D20         CH1_U5_N16842435 CH1_U5_N16840126 d_d1 PARAMS: 
C_CH1_U5_C17         0 CH1_U5_N16836105  5p  
X_CH1_U6_U822         CH1_PWM_CLK CH1_U6_N16497188 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
R_CH1_U6_R272         CH1_U6_N16489522 CH1_U6_INDELAYED1  10k  
X_CH1_U6_U824         CH1_U6_N16489522 CH1_U6_INDELAYED1 CH1_PWM_CLK
+  CH1_PWM_FINAL OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U6_U823         CH1_U6_N16497188 CH1_PWM_CLK CH1_U6_N16489522
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U6_U620         CH1_U6_N16489522 CH1_U6_INDELAYED1 d_d PARAMS:
C_CH1_U6_C172         0 CH1_U6_INDELAYED1  10p  
X_CH1_U7_U632         CH1_U7_SDWN_N CH1_U7_N16853561 CH1_U7_N16854440
+  CH1_U7_N16854591 CH1_HDRVIN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U857         OVP1 CH1_U7_N16877005 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH1_U7_U859         CH1_U7_MAXON_COUNTUP CH1_U7_PWM_FINAL_NEW
+  CH1_U7_N16877931 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U676         CH1_U7_N16867475 CH1_U7_N16867498 OCLMODE1
+  CH1_U7_N16867782 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH1_U7_U623         CH1_U7_N16854604 CH1_U7_SDWN_N CH1_U7_BOOT_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_S3    CH1_U7_N16854170 0 CH1_U7_HDRV SW1 Driver_CH1_U7_S3 
X_CH1_U7_U825         UVP1 CH1_U7_N16854591 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH1_U7_U861         CH1_U7_N16877931 CH1_U7_MAXON_SHOT INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U840         OCLMODE1 CH1_U7_N16871777 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH1_U7_D19         CH1_U7_MAXON_SLOPE CH1_U7_N16886188 d_d1 PARAMS: 
R_CH1_U7_R245         0 VBST1  10MEG  
X_CH1_U7_U618         CH1_U7_N16854318 CH1_U7_N16854314 CH1_U7_N16854359
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U841         CH1_U7_MINOFF CH1_U7_N16877990 CH1_U7_N16871777
+  CH1_U7_N16870500 CH1_U7_N16871890 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH1_U7_S36    CH1_U7_N16886782 0 CH1_U7_MAXON_SLOPE 0 Driver_CH1_U7_S36 
X_CH1_U7_U862         CH1_U7_ZEROCROSS CH1_U7_N16876943 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U834         CH1_U7_OCDETECTION CH1_U7_N16870500 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U611         CH1_HDRVIN CH1_U7_N16854266 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH1_U7_U853         CH1_U7_N16876214 CH1_U7_N16875744 CH1_U7_N16876316
+  CH1_U7_ZEROCROSS SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH1_U7_U855         CH1_U7_N16876979 CH1_U7_N16876943 CH1_U7_N16876915
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH1_U7_ABM171         CH1_U7_OCDETECTION 0 VALUE { if(
+  V(CH1_U7_N16870787)<V(N16831393),1,0 )    }
X_CH1_U7_U629         CH1_U7_PWM_FINAL_NEW CH1_U7_N16853561 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH1_U7_U850         CH1_U7_N16869087 CH1_U7_N16872649 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U864         OVP1 CH1_U7_N16880653 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH1_U7_S5    CH1_U7_N16854359 0 CH1_U7_LDRV 0 Driver_CH1_U7_S5 
X_CH1_U7_U865         CH1_U7_N16885336 CH1_U7_N16885357 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U624         CH1_HDRVIN CH1_U7_N16854604 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH1_U7_S34    CH1_U7_BOOT_ON 0 VBST1 CH1_U7_N16854240 Driver_CH1_U7_S34 
X_CH1_U7_U826         CH1_U7_PWM_FINAL_NEW CH1_U7_N16854506 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_CH1_U7_C78         CH1_U7_N16854459 0  18n  
X_CH1_U7_U829         CH1_U7_OCDETECTION CH1_U7_N16872112 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U827         CH1_U7_OCDETECTION CH1_PWM_CLK CH1_U7_N16867475
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH1_U7_ABM173         CH1_U7_N16870092 0 VALUE { if(V(CH1_DUTY_AVE)>1.333,4.4
+   
+ ,if(V(CH1_DUTY_AVE)<0.333,1  
+ ,1+3.4*(V(CH1_DUTY_AVE)-0.333)))  }
X_CH1_U7_U846         CH1_U7_N16872424 CH1_U7_N16869087 CH1_U7_N16869662
+  CH1_U7_N16868525 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH1_U7_U614         CH1_U7_LDRVIN CH1_U7_N16854303 CH1_U7_N16854350
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CH1_U7_V12         CH1_U7_N16886188 0 2
E_CH1_U7_ABM224         CH1_U7_MAXON_COUNTUP 0 VALUE { IF(V(CH1_U7_MAXON_SLOPE)
+   >1, 1,0)    }
C_CH1_U7_C19         0 CH1_U7_MAXON_SLOPE  20p IC=0 
X_CH1_U7_S30    CH1_U7_HDRV SW1 VIN SW1 Driver_CH1_U7_S30 
X_CH1_U7_U849         OCLMODE1 CH1_U7_N16872112 CH1_U7_N16872541
+  CH1_U7_N16872424 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CH1_U7_R244         CH1_U7_N16854534 CH1_U7_BOOT_UVLO  1  
X_CH1_U7_U845         OCLMODE1 CH1_U7_OCLSHOT CH1_U7_N16872223 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_D14         CH1_U7_N16854413 SW1 d_d1 PARAMS: 
E_CH1_U7_ABM178         CH1_U7_N16877042 0 VALUE { if(FCCM==1,1,0)    }
X_CH1_U7_U828         CH1_PWM_CLK CH1_U7_N16867498 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH1_U7_U869         CH1_U7_PWM_FINAL_NEW CH1_U7_N16886779 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_S37    SDWN1 0 SW1 0 Driver_CH1_U7_S37 
I_CH1_U7_I3         CH1_U7_N16886188 CH1_U7_MAXON_SLOPE DC 10u  
E_CH1_U7_ABM79         CH1_U7_N16854463 0 VALUE { {IF((V(CH1_U7_HDRV) - V(SW1))
+  > 1.1  
+ ,0,1)}   }
X_CH1_U7_U835         CH1_U7_N16871890 CH1_U7_N16872223 CH1_U7_PWM_FINAL_NEW
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_S31    CH1_U7_LDRV 0 SW1 CH1_U7_N16854413 Driver_CH1_U7_S31 
C_CH1_U7_C77         CH1_U7_N16854440 0  18n  
E_CH1_U7_ABM172         CH1_U7_N16869087 0 VALUE { if(
+  V(CH1_U7_N16868726)>V(CH1_U7_N16870092),1,0 )    }
R_CH1_U7_R144         CH1_U7_N16854463 CH1_U7_N16854459  1  
X_CH1_U7_U870         SDWN1 CH1_U7_N16886779 CH1_U7_N16886782 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH1_U7_ABM177         CH1_U7_N16875744 0 VALUE { if(V(CH1_U7_LDRV)<2.5,0  
+ ,if(V(CH1_U7_CURSNS)>0,1,0))   }
E_CH1_U7_ABM167         CH1_U7_N16854534 0 VALUE { {IF((V(VBST1) - V(SW1)) <
+  2.2,0,1)}    }
X_CH1_U7_U616         CH1_U7_LDRVIN CH1_U7_N16854314 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U851         CH1_U7_N16872598 CH1_U7_N16872541 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_H2    CH1_U7_N16854413 PGND1 CH1_U7_CURSNS 0 Driver_CH1_U7_H2 
X_CH1_U7_U610         CH1_HDRVIN CH1_U7_N16854206 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH1_U7_U832         OCLMODE1 CH1_U7_N16869662 CH1_U7_OCLSHOT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_S4    CH1_U7_N16854350 0 VREG5 CH1_U7_LDRV Driver_CH1_U7_S4 
X_CH1_U7_U613         SDWN1 CH1_U7_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_CH1_U7_C140         0 CH1_U7_BOOT_UVLO  1n  
X_CH1_U7_S35    CH1_U7_N16868525 0 CH1_U7_N16868726 0 Driver_CH1_U7_S35 
R_CH1_U7_R247         0 CH1_U7_N16867782  1e8  
C_CH1_U7_C8         0 CH1_U7_N16868726  1.2p IC=0 
E_CH1_U7_ABM170         CH1_U7_N16854442 0 VALUE { {IF(V(CH1_U7_LDRV) >
+  1.1,0,1)}    }
G_CH1_U7_ABMII1         VREG5 CH1_U7_N16868726 VALUE { V(VIN) /2*1e-6    }
E_CH1_U7_ABM174         CH1_U7_N16870787 0 VALUE { if(
+  V(CH1_U7_LDRV)<2.5,0,V(CH1_U7_CURSNS))    }
X_CH1_U7_U612         CH1_U7_N16854206 CH1_U7_N16854278 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH1_U7_U866         CH1_U7_N16885357 CH1_U7_PWM_FINAL_NEW CH1_U7_MINOFF
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U617         CH1_U7_N16854314 CH1_U7_N16854318 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH1_U7_D15         CH1_U7_N16854240 VBST1 d_d1 PARAMS: 
X_CH1_U7_U625         CH1_U7_SDWN_N CH1_U7_PWML CH1_U7_N16854459
+  CH1_U7_N16876085 CH1_U7_N16853520 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH1_U7_U856         CH1_U7_N16877042 CH1_U7_N16877005 CH1_U7_N16876979
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U852         UVP1 CH1_U7_N16876085 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH1_U7_S2    CH1_U7_N16854164 0 VBST1 CH1_U7_HDRV Driver_CH1_U7_S2 
X_CH1_U7_U609         CH1_U7_N16854278 CH1_U7_N16854206 CH1_U7_N16854170
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U628         CH1_U7_N16854506 CH1_U7_PWML BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH1_U7_U868         CH1_U7_MINOFF CH1_U7_N16876214 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_CH1_U7_R287         0 CH1_U7_N16876316  1e8  
X_CH1_U7_U863         CH1_U7_MAXON_SHOT CH1_PWM_FINAL CH1_U7_N16880653
+  CH1_U7_N16877990 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U615         CH1_U7_LDRVIN CH1_U7_N16854303 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
R_CH1_U7_R143         CH1_U7_N16854442 CH1_U7_N16854440  1  
X_CH1_U7_U854         VIN CH1_U7_N16853520 CH1_U7_N16876915 CH1_U7_LDRVIN
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH1_U7_U848         CH1_U7_N16872649 CH1_U7_N16872598 one_shot_1 PARAMS: 
+  T=200  
X_CH1_U7_D13         SW1 VIN d_d1 PARAMS: 
X_CH1_U7_U867         CH1_U7_PWM_FINAL_NEW CH1_U7_N16885336 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=200n
X_CH1_U7_U608         CH1_HDRVIN CH1_U7_N16854266 CH1_U7_N16854164
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CH1_U7_V13         CH1_U7_N16854240 0 5
V_V51         N16832127 GND -2.2
R_R18         VIN1 VIN  1m  
V_V50         N16832069 GND -3.5
X_OSC_U856         CLK2 CLK2_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U875         OSC_N16749472 OSC_N16748402 CLK4 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U135         OSC_N167544850 OSC_N16741243 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_OSC_U874         OSC_N16753162 OSC_N16748217 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U834         OSC_A0 OSC_A1B OSC_A2B OSC_N16742052 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U870         OSC_N16749552 OSC_N16748114 CLK3_BAR AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U877         OSC_N16748217 OSC_N16748543 CLK2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U880         OCLMODE2 OSC_N16753434 OSC_N16753162 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U846         OSC_N16742333 OSC_N167537630 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U883         SSEND2 OSC_N16753434 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U869         OSC_N16749472 OSC_N16747864 CLK1_BAR AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U873         OSC_N16753067 OSC_N16749552 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U854         OSC_N16742741 OSC_N16742775 OSC_N16748196 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U862         OSC_N167534970 OSC_N16741850 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_OSC_U857         CLK6 CLK6_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U860         CLK5_BAR CLK5 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_OSC_ABM1         OSC_CLK 0 VALUE { if( V(ENREG5) > 0.5,  
+ V(OSC_N16746206) ,0)   }
X_OSC_U882         SSEND3 OSC_N16753363 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U836         OSC_A0 OSC_A1 OSC_A2 OSC_N16742333 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U865         OSC_N167540190 OSC_N16742775 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_OSC_U824         OSC_A2B OSC_A2B OSC_N15573868 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U872         OSC_N16752942 OSC_N16749472 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U852         OSC_N16742741 OSC_N167540190 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_OSC_V2         OSC_N15573882 0 1
X_OSC_U849         OSC_N16742536 OSC_N167539190 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U818         OSC_A1 OSC_A1B OSC_CLK OSC_N15573920 ENREG5 OSC_N15573882
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U864         OSC_N167539190 OSC_N16742570 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_OSC_U843         OSC_N16742052 OSC_N167547350 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U828         OSC_A0B OSC_A1B OSC_A2B OSC_N16741146 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U879         OCLMODE3 OSC_N16753363 OSC_N16753067 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U845         OSC_N16742052 OSC_N16742086 OSC_N16747864 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U825         OSC_A0 OSC_A0 OSC_N15573920 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U851         OSC_N16742536 OSC_N16742570 OSC_N16748402 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U826         OSC_A2 OSC_A2B OSC_CLK OSC_N16734807 ENREG5 OSC_N15573882
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U840         OSC_N16741816 OSC_N167534970 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U859         CLK4 CLK4_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U876         OSC_N16749552 OSC_N16748455 CLK6 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U835         OSC_A0 OSC_A1 OSC_A2B OSC_N16741816 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U837         OSC_A0B OSC_A1 OSC_A2 OSC_N16742536 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U839         OSC_N16741146 OSC_N16741243 OSC_N16748455 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U817         OSC_A0 OSC_A0B OSC_CLK OSC_N15573868 ENREG5 OSC_N15573882
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U871         OSC_N16748217 OSC_N16748196 CLK5_BAR AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U861         OSC_N167547350 OSC_N16742086 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
V_OSC_V1         OSC_N16746206 0  
+PULSE 0 5 1u 10n 10n 30n .238u
X_OSC_U881         SSEND1 OSC_N16753285 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U855         CLK1_BAR CLK1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U878         OCLMODE1 OSC_N16753285 OSC_N16752942 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U863         OSC_N167537630 OSC_N16742367 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_OSC_U848         OSC_N16742333 OSC_N16742367 OSC_N16748114 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U827         OSC_A1 OSC_A1 OSC_N16734807 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_OSC_U842         OSC_N16741816 OSC_N16741850 OSC_N16748543 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U838         OSC_A0B OSC_A1B OSC_A2 OSC_N16742741 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U858         CLK3_BAR CLK3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U628         OSC_N16741146 OSC_N167544850 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_CH3_U5_ABM187         CH3_U5_CMP2 0 VALUE {
+  if(V(CLK6_BAR)<0.5,1,if(V(CLK3_BAR)>0.5,0,V(CH3_U5_PRE_CMP2)))    }
R_CH3_U5_R31         0 CH3_U5_N16842435  8.4k TC=0,0 
R_CH3_U5_R18         CH3_U5_DUTY_RAMP CH3_U5_N16836105  1.58Meg  
E_CH3_U5_ABM186         CH3_U5_CMP1 0 VALUE {
+  if(V(CLK3)<0.5,1,if(V(CLK6)>0.5,0,V(CH3_U5_PRE_CMP1)))    }
R_CH3_U5_R29         0 CH3_U5_VINJFB_T  8.4k TC=0,0 
X_CH3_U5_U671         CH3_U5_COMP_OUT CH3_PWM_CLK INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH3_U5_U670         CH3_U5_N16845769 CH3_U5_COMP_OUT BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
G_CH3_U5_ABMII2         CH3_U5_N16840126 CH3_U5_N16842435 VALUE {
+  if(V(CH3_U5_COMP_OUT) < 0.5, 10u,0)    }
V_CH3_U5_V15         CH3_U5_N16840126 0 5
R_CH3_U5_R19         CH3_U5_N16836105 CH3_DUTY_AVE  1.58Meg  
R_CH3_U5_R32         0 CH3_U5_REF_INT2  1e8 TC=0,0 
R_CH3_U5_R34         0 CH3_U5_PRE_CMP2  1e8 TC=0,0 
G_CH3_U5_ABMII3         CH3_U5_N16840126 CH3_U5_N16842435 VALUE { if(V(SDWN3) >
+  0.5, -5u,0)    }
V_CH3_U5_V12         CH3_U5_N16840054 0 5
I_CH3_U5_I5         CH3_U5_N16840126 CH3_U5_N16842435 DC 5u  
R_CH3_U5_R16         CH3_U5_DUTY_RAMP CH3_U5_N16836037  200k  
C_CH3_U5_C18         0 CH3_DUTY_AVE  5p  
I_CH3_U5_I3         CH3_U5_N16840054 CH3_U5_VINJFB_T DC 5u  
E_CH3_U5_E7         CH3_U5_PRE_CMP1 CH3_U5_PRE_CMP2 CH3_U5_V_INJFB_TOP
+  CH3_U5_V_INJREF_TOP 5
E_CH3_U5_ABM184         CH3_U5_V_INJFB_TOP 0 VALUE {
+  V(CH3_U5_VINJFB_T)+V(CH3_U5_FB_INT2)    }
R_CH3_U5_R17         0 CH3_U5_DUTY_RAMP  100k  
X_CH3_U5_D19         CH3_U5_VINJFB_T CH3_U5_N16840054 d_d1 PARAMS: 
E_CH3_U5_ABM188         CH3_U5_N16847409 0 VALUE {
+  if(V(CH3_DUTY_AVE)/1.667<0.3,0.05m-0.035m/0.3*V(CH3_DUTY_AVE)/1.667  
+  ,if(V(CH3_DUTY_AVE)/1.667>0.7,0.015m+0.035m/0.3*
+ (V(CH3_DUTY_AVE)/1.667-0.7),0.015m))   }
R_CH3_U5_R23         0 CH3_PWM_CLK  1e8 TC=0,0 
E_CH3_U5_E5         CH3_U5_FB_INT2 CH3_U5_REF_INT2 FB3 VREF_GM3 3.3
E_CH3_U5_ABM185         CH3_U5_V_INJREF_TOP 0 VALUE {
+  V(CH3_U5_N16842435)+V(CH3_U5_REF_INT2)    }
E_CH3_U5_ABM191         CH3_U5_N16845769 0 VALUE {
+  if(V(CH3_U5_CMP1)>V(CH3_U5_CMP2),1,0)    }
R_CH3_U5_R33         0 CH3_U5_FB_INT2  1e8 TC=0,0 
R_CH3_U5_R35         0 CH3_U5_PRE_CMP1  1e8 TC=0,0 
E_CH3_U5_ABM181         CH3_U5_N16836037 0 VALUE { (V(CH3_HDRVIN) * 5)    }
C_CH3_U5_C16         0 CH3_U5_DUTY_RAMP  21p  
G_CH3_U5_ABM3I1         CH3_U5_N16836037 CH3_U5_VINJFB_T VALUE {
+  (V(CH3_U5_DUTY_RAMP)-V(CH3_DUTY_AVE))*V(CH3_U5_N16847409)    }
R_CH3_U5_R24         0 CH3_U5_COMP_OUT  1e8 TC=0,0 
X_CH3_U5_D20         CH3_U5_N16842435 CH3_U5_N16840126 d_d1 PARAMS: 
C_CH3_U5_C17         0 CH3_U5_N16836105  5p  
X_CH3_U6_U822         CH3_PWM_CLK CH3_U6_N16497188 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
R_CH3_U6_R272         CH3_U6_N16489522 CH3_U6_INDELAYED1  10k  
X_CH3_U6_U824         CH3_U6_N16489522 CH3_U6_INDELAYED1 CH3_PWM_CLK
+  CH3_PWM_FINAL OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U6_U823         CH3_U6_N16497188 CH3_PWM_CLK CH3_U6_N16489522
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U6_U620         CH3_U6_N16489522 CH3_U6_INDELAYED1 d_d PARAMS:
C_CH3_U6_C172         0 CH3_U6_INDELAYED1  10p  
X_CH3_U7_U632         CH3_U7_SDWN_N CH3_U7_N16853561 CH3_U7_N16854440
+  CH3_U7_N16854591 CH3_HDRVIN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U857         OVP3 CH3_U7_N16877005 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH3_U7_U859         CH3_U7_MAXON_COUNTUP CH3_U7_PWM_FINAL_NEW
+  CH3_U7_N16877931 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U676         CH3_U7_N16867475 CH3_U7_N16867498 OCLMODE3
+  CH3_U7_N16867782 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH3_U7_U623         CH3_U7_N16854604 CH3_U7_SDWN_N CH3_U7_BOOT_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_S3    CH3_U7_N16854170 0 CH3_U7_HDRV SW3 Driver_CH3_U7_S3 
X_CH3_U7_U825         UVP3 CH3_U7_N16854591 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH3_U7_U861         CH3_U7_N16877931 CH3_U7_MAXON_SHOT INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U840         OCLMODE3 CH3_U7_N16871777 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH3_U7_D19         CH3_U7_MAXON_SLOPE CH3_U7_N16886188 d_d1 PARAMS: 
R_CH3_U7_R245         0 VBST3  10MEG  
X_CH3_U7_U618         CH3_U7_N16854318 CH3_U7_N16854314 CH3_U7_N16854359
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U841         CH3_U7_MINOFF CH3_U7_N16877990 CH3_U7_N16871777
+  CH3_U7_N16870500 CH3_U7_N16871890 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH3_U7_S36    CH3_U7_N16886782 0 CH3_U7_MAXON_SLOPE 0 Driver_CH3_U7_S36 
X_CH3_U7_U862         CH3_U7_ZEROCROSS CH3_U7_N16876943 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U834         CH3_U7_OCDETECTION CH3_U7_N16870500 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U611         CH3_HDRVIN CH3_U7_N16854266 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH3_U7_U853         CH3_U7_N16876214 CH3_U7_N16875744 CH3_U7_N16876316
+  CH3_U7_ZEROCROSS SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH3_U7_U855         CH3_U7_N16876979 CH3_U7_N16876943 CH3_U7_N16876915
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH3_U7_ABM171         CH3_U7_OCDETECTION 0 VALUE { if(
+  V(CH3_U7_N16870787)<V(N16832127),1,0 )    }
X_CH3_U7_U629         CH3_U7_PWM_FINAL_NEW CH3_U7_N16853561 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH3_U7_U850         CH3_U7_N16869087 CH3_U7_N16872649 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U864         OVP3 CH3_U7_N16880653 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH3_U7_S5    CH3_U7_N16854359 0 CH3_U7_LDRV 0 Driver_CH3_U7_S5 
X_CH3_U7_U865         CH3_U7_N16885336 CH3_U7_N16885357 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U624         CH3_HDRVIN CH3_U7_N16854604 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH3_U7_S34    CH3_U7_BOOT_ON 0 VBST3 CH3_U7_N16854240 Driver_CH3_U7_S34 
X_CH3_U7_U826         CH3_U7_PWM_FINAL_NEW CH3_U7_N16854506 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_CH3_U7_C78         CH3_U7_N16854459 0  18n  
X_CH3_U7_U829         CH3_U7_OCDETECTION CH3_U7_N16872112 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U827         CH3_U7_OCDETECTION CH3_PWM_CLK CH3_U7_N16867475
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH3_U7_ABM173   CH3_U7_N16870092 0 VALUE { if(V(CH3_DUTY_AVE)>1.333,4.4
+   
+ ,if(V(CH3_DUTY_AVE)<0.333,1  
+ ,1+3.4*(V(CH3_DUTY_AVE)-0.333)))  }
X_CH3_U7_U846         CH3_U7_N16872424 CH3_U7_N16869087 CH3_U7_N16869662
+  CH3_U7_N16868525 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH3_U7_U614         CH3_U7_LDRVIN CH3_U7_N16854303 CH3_U7_N16854350
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CH3_U7_V12         CH3_U7_N16886188 0 2
E_CH3_U7_ABM224         CH3_U7_MAXON_COUNTUP 0 VALUE { IF(V(CH3_U7_MAXON_SLOPE)
+   >1, 1,0)    }
C_CH3_U7_C19         0 CH3_U7_MAXON_SLOPE  20p IC=0 
X_CH3_U7_S30    CH3_U7_HDRV SW3 VIN SW3 Driver_CH3_U7_S30 
X_CH3_U7_U849         OCLMODE3 CH3_U7_N16872112 CH3_U7_N16872541
+  CH3_U7_N16872424 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CH3_U7_R244         CH3_U7_N16854534 CH3_U7_BOOT_UVLO  1  
X_CH3_U7_U845         OCLMODE3 CH3_U7_OCLSHOT CH3_U7_N16872223 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_D14         CH3_U7_N16854413 SW3 d_d1 PARAMS: 
E_CH3_U7_ABM178         CH3_U7_N16877042 0 VALUE { if(FCCM==1,1,0)    }
X_CH3_U7_U828         CH3_PWM_CLK CH3_U7_N16867498 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH3_U7_U869         CH3_U7_PWM_FINAL_NEW CH3_U7_N16886779 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_S37    SDWN3 0 SW3 0 Driver_CH3_U7_S37 
I_CH3_U7_I3         CH3_U7_N16886188 CH3_U7_MAXON_SLOPE DC 10u  
E_CH3_U7_ABM79         CH3_U7_N16854463 0 VALUE { {IF((V(CH3_U7_HDRV) - V(SW3))
+  > 1.1  
+ ,0,1)}   }
X_CH3_U7_U835         CH3_U7_N16871890 CH3_U7_N16872223 CH3_U7_PWM_FINAL_NEW
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_S31    CH3_U7_LDRV 0 SW3 CH3_U7_N16854413 Driver_CH3_U7_S31 
C_CH3_U7_C77         CH3_U7_N16854440 0  18n  
E_CH3_U7_ABM172         CH3_U7_N16869087 0 VALUE { if(
+  V(CH3_U7_N16868726)>V(CH3_U7_N16870092),1,0 )    }
R_CH3_U7_R144         CH3_U7_N16854463 CH3_U7_N16854459  1  
X_CH3_U7_U870         SDWN3 CH3_U7_N16886779 CH3_U7_N16886782 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH3_U7_ABM177         CH3_U7_N16875744 0 VALUE { if(V(CH3_U7_LDRV)<2.5,0  
+ ,if(V(CH3_U7_CURSNS)>0,1,0))   }
E_CH3_U7_ABM167         CH3_U7_N16854534 0 VALUE { {IF((V(VBST3) - V(SW3)) <
+  2.2,0,1)}    }
X_CH3_U7_U616         CH3_U7_LDRVIN CH3_U7_N16854314 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U851         CH3_U7_N16872598 CH3_U7_N16872541 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_H2    CH3_U7_N16854413 PGND3 CH3_U7_CURSNS 0 Driver_CH3_U7_H2 
X_CH3_U7_U610         CH3_HDRVIN CH3_U7_N16854206 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH3_U7_U832         OCLMODE3 CH3_U7_N16869662 CH3_U7_OCLSHOT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_S4    CH3_U7_N16854350 0 VREG5 CH3_U7_LDRV Driver_CH3_U7_S4 
X_CH3_U7_U613         SDWN3 CH3_U7_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_CH3_U7_C140         0 CH3_U7_BOOT_UVLO  1n  
X_CH3_U7_S35    CH3_U7_N16868525 0 CH3_U7_N16868726 0 Driver_CH3_U7_S35 
R_CH3_U7_R247         0 CH3_U7_N16867782  1e8  
C_CH3_U7_C8         0 CH3_U7_N16868726  1.2p IC=0 
E_CH3_U7_ABM170         CH3_U7_N16854442 0 VALUE { {IF(V(CH3_U7_LDRV) >
+  1.1,0,1)}    }
G_CH3_U7_ABMII1         VREG5 CH3_U7_N16868726 VALUE { V(VIN) /2*1e-6    }
E_CH3_U7_ABM174         CH3_U7_N16870787 0 VALUE { if(
+  V(CH3_U7_LDRV)<2.5,0,V(CH3_U7_CURSNS))    }
X_CH3_U7_U612         CH3_U7_N16854206 CH3_U7_N16854278 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH3_U7_U866         CH3_U7_N16885357 CH3_U7_PWM_FINAL_NEW CH3_U7_MINOFF
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U617         CH3_U7_N16854314 CH3_U7_N16854318 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH3_U7_D15         CH3_U7_N16854240 VBST3 d_d1 PARAMS: 
X_CH3_U7_U625         CH3_U7_SDWN_N CH3_U7_PWML CH3_U7_N16854459
+  CH3_U7_N16876085 CH3_U7_N16853520 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH3_U7_U856         CH3_U7_N16877042 CH3_U7_N16877005 CH3_U7_N16876979
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U852         UVP3 CH3_U7_N16876085 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH3_U7_S2    CH3_U7_N16854164 0 VBST3 CH3_U7_HDRV Driver_CH3_U7_S2 
X_CH3_U7_U609         CH3_U7_N16854278 CH3_U7_N16854206 CH3_U7_N16854170
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U628         CH3_U7_N16854506 CH3_U7_PWML BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH3_U7_U868         CH3_U7_MINOFF CH3_U7_N16876214 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_CH3_U7_R287         0 CH3_U7_N16876316  1e8  
X_CH3_U7_U863         CH3_U7_MAXON_SHOT CH3_PWM_FINAL CH3_U7_N16880653
+  CH3_U7_N16877990 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U615         CH3_U7_LDRVIN CH3_U7_N16854303 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
R_CH3_U7_R143         CH3_U7_N16854442 CH3_U7_N16854440  1  
X_CH3_U7_U854         VIN CH3_U7_N16853520 CH3_U7_N16876915 CH3_U7_LDRVIN
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH3_U7_U848         CH3_U7_N16872649 CH3_U7_N16872598 one_shot_1 PARAMS: 
+  T=200  
X_CH3_U7_D13         SW3 VIN d_d1 PARAMS: 
X_CH3_U7_U867         CH3_U7_PWM_FINAL_NEW CH3_U7_N16885336 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=200n
X_CH3_U7_U608         CH3_HDRVIN CH3_U7_N16854266 CH3_U7_N16854164
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CH3_U7_V13         CH3_U7_N16854240 0 5
V_V47         SET0 GND 0Vdc
C_U9_C5         0 U9_N16775510  1n  
X_U9_U621         U9_N16779042 SDWN3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U9_ABM174         U9_CNTLEN1 0 VALUE { {IF(V(EN1) > 2,1,0)}    }
X_U9_U612         U9_N16778671 ENREG5 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100u
X_U9_U622         U9_N16779027 ENREG5 U9_N16779042 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U9_ABM175         U9_N16776923 0 VALUE { {IF(V(U9_VIN_UVLO) > 0.5,5.5,0)}   
+  }
E_U9_ABM4         U9_N167755301 0 VALUE { {(-(V(U9_VIN_UVLO) *0.25) + 4)}    }
E_U9_ABM177         U9_CNTLEN2 0 VALUE { {IF(V(EN2) > 2,1,0)}    }
X_U9_U604         U9_ENAB1 SDWN1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U618         U9_CNTLEN1 ENREG5 U9_ENAB1 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U603         SDWN1 U9_SS_DISCH1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U9_G3         U9_N16776923 VREG5 TABLE { V(U9_N16776923, VREG5) } 
+ ( (-10,-20m)(-1m,-19m)(0,0)(1m,19m)(10,20m) )
R_U9_R257         0 VREG5  100MEG  
R_U9_R5         U9_N167755301 U9_N16775510  1  
X_U9_U619         U9_ENAB2 SDWN2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U620         U9_CNTLEN2 ENREG5 U9_ENAB2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U9_ABM176         U9_N16778671 0 VALUE { {IF(V(VREG5) > 5,1,0)}    }
E_U9_ABM178         U9_N16779027 0 VALUE { {IF(V(EN3) > 2,1,0)}    }
X_U9_U6         VIN U9_N16775510 U9_VIN_UVLO COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_SS_ABM228         SS_N16824450 0 VALUE { if(V(SS_SS_TR3)> 0.75, 0.75,
+  V(SS_SS_TR3))    }
X_SS_U705         SS_N16807469 SS_N16807677 SSEND2 N16807467
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_SS_R288         0 SS_N16820283  1e8  
X_SS_U848         SS_N16824294 SS_N16824057 SSEND3 N16824292
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_SS_V12         SS_N16824330 0 2
X_SS_U834         SS_SS_TR1 SS_N16822580 d_d PARAMS:
X_SS_U833         SS_N16822544 SS_N16822307 SSEND1 N16822542
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_SS_ABM219         SS_N16807589 0 VALUE { if(V(SS_SS_TR2)> 0.75, 0.75,
+  V(SS_SS_TR2))    }
V_SS_V10         SS_N16822580 0 2
R_SS_R302         0 SS_SS_TR3  1e8  
C_SS_C15         0 SS_SS_TR2  1n IC=0 
E_SS_ABM225         SS_N16822700 0 VALUE { if(V(SS_SS_TR1)> 0.75, 0.75,
+  V(SS_SS_TR1))    }
X_SS_U822         SS_N16807677 SS_N16807250 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U853         SDWN3 SS_N16823927 SS_N16824542 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_SS_ABM218         SS_N16807469 0 VALUE { IF(V(SS_SS_TR2)  >740m, 1,0)    }
X_SS_U706         SS_SS_TR2 SS_N16807488 d_d PARAMS:
R_SS_R296         0 SS_SS_TR1  1e8  
X_SS_U739         SS_N16807646 SS_N16807721 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U838         SDWN1 SS_N16822177 SS_N16822792 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_SS_ABM227         SS_N16824294 0 VALUE { IF(V(SS_SS_TR3)  >740m, 1,0)    }
X_SS_U824         SS_N16820707 SS_N16818351 SS_N16807581 SS_N16820541
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_SS_ABM224         SS_N16822544 0 VALUE { IF(V(SS_SS_TR1)  >740m, 1,0)    }
R_SS_R292         0 SS_N16820369  1e8  
R_SS_R300         SS_N16824450 VREF_GM3  1  
E_SS_ABM229         SS_N16830446 0 VALUE { if(V(SDWN1)* SS>0.5, 0.75, 0)    }
R_SS_R284         SS_N16807589 VREF_GM2  1  
E_SS_ABM231         SS_N16831338 0 VALUE { if(V(SDWN3)* SS>0.5, 0.75, 0)    }
R_SS_R299         0 SS_N16824189  1e8  
X_SS_U855         SS_N16823929 SS_N16824595 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_SS_R294         SS_N16822700 VREF_GM1  1  
R_SS_R303         0 SS_N16824453  1e8  
R_SS_R304         0 SS_N16824260  1e8  
R_SS_R297         0 SS_N16822703  1e8  
R_SS_R293         0 SS_N16822439  1e8  
X_SS_U840         SS_N16822179 SS_N16822845 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U841         SS_N16824189 SS_N16823990 SS_N16823927 SS_N16823990
+  SS_N16824022 SS_N16824030 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U709         SDWN2 SS_ENSS2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_SS_R298         0 SS_N16822510  1e8  
C_SS_C22         0 VREF_GM3  1n  
X_SS_U854         SS_N16824595 SS_N16823927 one_shot_1 PARAMS:  T=10  
X_SS_U845         SS_N16824597 SS_N16824086 SS_N16824016 SS_N16824086
+  SS_N16824022 SS_N16824030 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U710         SDWN2 SS_N16807698 SS_N16807692 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_SS_U839         SS_N16822845 SS_N16822177 one_shot_1 PARAMS:  T=10  
X_SS_U830         SS_N16822847 SS_N16822336 SS_N16822266 SS_N16822336
+  SS_N16822272 SS_N16822280 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U852         SDWN3 SS_ENSS3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U846         SS_N16824597 SS_N16824121 SS_N16824059 SS_N16824453
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_SS_U826         SS_N16822439 SS_N16822240 SS_N16822177 SS_N16822240
+  SS_N16822272 SS_N16822280 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_SS_C20         0 VREF_GM1  1n  
X_SS_U825         SS_N16816528 SS_N16816575 SS_N16816714 SS_N16817808
+  SS_N16818351 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_SS_U837         SDWN1 SS_ENSS1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U831         SS_N16822847 SS_N16822371 SS_N16822309 SS_N16822703
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_SS_ABM230         SS_N16830255 0 VALUE { if(V(SDWN2)* SS>0.5, 0.75, 0)    }
E_SS_ABM226         SS_N16824498 0 VALUE { if(V(SS_SS_TR3) >=0.75,1,0)    }
X_SS_U819         SS_N16820369 SS_N16816575 SS_N16816528 SS_N16816575
+  SS_N16807250 SS_N16817248 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U708         SS_N16807644 UVP2 SS_N16807646 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_SS_C21         0 SS_SS_TR3  1n IC=0 
C_SS_C19         0 SS_SS_TR1  1n IC=0 
X_SS_U842         SS_N16824260 SS_N16824002 SS_N16823990 SS_N16824002
+  SS_N16824022 SS_N16824030 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U820         SS_N16820454 SS_N16816714 SS_N16816575 SS_N16816714
+  SS_N16807250 SS_N16817248 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_SS_V5         SS_N16817248 0 1
E_SS_ABM223         SS_N16822748 0 VALUE { if(V(SS_SS_TR1) >=0.75,1,0)    }
X_SS_U847         SS_N16823990 SS_N16824002 SS_N16824016 SS_N16824086
+  SS_N16824121 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_SS_U707         SDWN2 SS_N16807581 SS_N16807677 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_SS_ABM217         SS_N16807644 0 VALUE { if(V(SS_SS_TR2) >=0.75,1,0)    }
V_SS_V11         SS_N16824030 0 1
V_SS_V9         SS_N16822280 0 1
X_SS_U827         SS_N16822510 SS_N16822252 SS_N16822240 SS_N16822252
+  SS_N16822272 SS_N16822280 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U832         SS_N16822240 SS_N16822252 SS_N16822266 SS_N16822336
+  SS_N16822371 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_SS_R290         0 SS_N16820454  1e8  
X_SS_U851         SS_N16824498 UVP3 SS_N16823929 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_SS_V6         SS_N16807488 0 2
R_SS_R301         0 SS_N16824349  1e8  
X_SS_U843         SS_N16824349 SS_N16824016 SS_N16824002 SS_N16824016
+  SS_N16824022 SS_N16824030 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U711         SS_N16807721 SS_N16807698 one_shot_1 PARAMS:  T=10  
X_SS_S5    SS_N16824542 0 SS_SS_TR3 SS_N16831338 SoftStart_SS_S5 
C_SS_C16         0 VREF_GM2  1n  
R_SS_R295         0 SS_N16822599  1e8  
X_SS_U844         SS_N16824057 SS_N16824022 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U828         SS_N16822599 SS_N16822266 SS_N16822252 SS_N16822266
+  SS_N16822272 SS_N16822280 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_SS_R291         0 SS_N16820541  1e8  
X_SS_U850         SDWN3 SS_N16824059 SS_N16824057 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_SS_U836         SS_N16822748 UVP1 SS_N16822179 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_SS_S2    SS_N16807692 0 SS_SS_TR2 SS_N16830255 SoftStart_SS_S2 
R_SS_R285         0 SS_SS_TR2  1e8  
X_SS_U835         SDWN1 SS_N16822309 SS_N16822307 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_SS_U823         SS_N16820707 SS_N16817808 SS_N16816714 SS_N16817808
+  SS_N16807250 SS_N16817248 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_S4    SS_N16822792 0 SS_SS_TR1 SS_N16830446 SoftStart_SS_S4 
X_SS_U849         SS_SS_TR3 SS_N16824330 d_d PARAMS:
X_SS_U829         SS_N16822307 SS_N16822272 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_SS_U818         SS_N16820283 SS_N16816528 SS_N16807698 SS_N16816528
+  SS_N16807250 SS_N16817248 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_SS_ABM2I7         SS_N16824330 SS_SS_TR3 VALUE { {IF(V(SS_ENSS3) > 0.5 , 
+ {0.625u*(1+15*FASTSS)},0)}    }
G_SS_ABM2I6         SS_N16807488 SS_SS_TR2 VALUE { {IF(V(SS_ENSS2) > 0.5 , 
+ {0.625u*(1+15*FASTSS)},0)}    }
G_SS_ABM2I8         SS_N16822580 SS_SS_TR1 VALUE { {IF(V(SS_ENSS1) > 0.5 , 
+ {0.625u*(1+15*FASTSS)},0)}    }
V_V49         N16831393 GND -2
X_U8_U635         SSEND2 U8_N16789895 U8_N16789989 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U646         U8_N16790428 OVP3 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
E_U8_ABM180         U8_N16790283 0 VALUE { {V(N16815408) * UV_FLT_THR}    }
E_U8_ABM174         U8_N16781557 0 VALUE { {V(N16815408) * PG_higher_THR}    }
E_U8_ABM177         U8_N16782421 0 VALUE { {V(N16815408) * OV_FLT_THR}    }
E_U8_ABM189         U8_N16793441 0 VALUE { if( V(FB2)  
+ <V(U8_N16795980),1,0)   }
E_U8_ABM192         U8_N16795992 0 VALUE { {V(N16815408) * PG_lower_THR}    }
X_U8_U660         SDWN1 SDWN2 SDWN3 U8_N167943893 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_ABM181         U8_N16790328 0 VALUE { {V(N16815408) * OV_FLT_THR}    }
E_U8_ABM191         U8_N16793751 0 VALUE { if( V(FB3)  
+ <V(U8_N16796089),1,0)   }
X_U8_U626         SSEND1 U8_N16782423 U8_N16784187 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_ABM193         U8_N16795980 0 VALUE { {V(N16815408) * PG_higher_THR}    }
X_U8_U642         SSEND3 U8_N16790334 U8_N16790428 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U622         U8_N16782392 FB1 U8_N16782423 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_U648         SDWN1 U8_N16793178 U8_PG_OK_CH1 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U632         U8_N16789847 FB2 U8_N16789895 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_U643         SSEND3 U8_N16790331 U8_N16790425 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U633         FB2 U8_N16789892 U8_N16789898 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_U623         FB1 U8_N16782421 U8_N16782425 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_U661         U8_N167943893 U8_N16794209 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U30         SSEND1 U8_N16793104 U8_N16793116 U8_N16793178 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U659         U8_N16794209 U8_PG_OK_CH1 U8_PG_OK_CH2 U8_PG_OK_CH3
+  U8_N16783675 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_ABM194         U8_N16796101 0 VALUE { {V(N16815408) * PG_lower_THR}    }
X_U8_U640         U8_N16790283 FB3 U8_N16790331 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U8_ABM195         U8_N16796089 0 VALUE { {V(N16815408) * PG_higher_THR}    }
X_U8_U638         U8_N16789992 OVP2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
E_U8_ABM178         U8_N16789847 0 VALUE { {V(N16815408) * UV_FLT_THR}    }
X_U8_U641         FB3 U8_N16790328 U8_N16790334 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_U624         SSEND1 U8_N16782425 U8_N16784190 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_ABM179         U8_N16789892 0 VALUE { {V(N16815408) * OV_FLT_THR}    }
X_U8_U649         SDWN2 U8_N16793445 U8_PG_OK_CH2 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U653         SSEND2 U8_N16793439 U8_N16793441 U8_N16793445 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_ABM175         U8_N16795851 0 VALUE { {V(N16815408) * PG_lower_THR}    }
X_U8_U654         SDWN3 U8_N16793755 U8_PG_OK_CH3 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U634         SSEND2 U8_N16789898 U8_N16789992 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U658         SSEND3 U8_N16793749 U8_N16793751 U8_N16793755 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_ABM188         U8_N16793439 0 VALUE { if( V(U8_N16795992)  
+ <V(FB2),1,0)   }
X_U8_U135         U8_N16784190 OVP1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
E_U8_ABM187         U8_N16793116 0 VALUE { if( V(FB1)  
+ <V(U8_N16781557),1,0)   }
E_U8_ABM176         U8_N16782392 0 VALUE { {V(N16815408) * UV_FLT_THR}    }
E_U8_ABM186         U8_N16793104 0 VALUE { if( V(U8_N16795851)  
+ <V(FB1),1,0)   }
E_U8_ABM190         U8_N16793749 0 VALUE { if( V(U8_N16796101)  
+ <V(FB3),1,0)   }
X_U8_U667         U8_N16790425 UVP3 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={0.5m* (1-0.99*FASTSS)}
R_U8_R244         U8_N16783675 U8_N16801313  {100k* (1-0.9*FASTSS)}  
X_U8_U666         U8_N16789989 UVP2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={0.5m* (1-0.99*FASTSS)}
X_U8_D14         U8_N16801313 U8_N16783675 d_d1 PARAMS: 
X_U8_U665         U8_N16784187 UVP1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={0.5m* (1-0.99*FASTSS)}
C_U8_C140         0 U8_N16801313  10n  
X_U8_S1    U8_N16801474 0 PWRGD 0 PGOOD_U8_S1 
X_U8_U662         U8_N16801313 U8_N16801474 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V48         N16815408 GND 0.75
R_R19         VIN2 VIN  1m  
E_CH2_U5_ABM187         CH2_U5_CMP2 0 VALUE {
+  if(V(CLK2_BAR)<0.5,1,if(V(CLK5_BAR)>0.5,0,V(CH2_U5_PRE_CMP2)))    }
R_CH2_U5_R31         0 CH2_U5_N16842435  8.4k TC=0,0 
R_CH2_U5_R18         CH2_U5_DUTY_RAMP CH2_U5_N16836105  1.58Meg  
E_CH2_U5_ABM186         CH2_U5_CMP1 0 VALUE {
+  if(V(CLK5)<0.5,1,if(V(CLK2)>0.5,0,V(CH2_U5_PRE_CMP1)))    }
R_CH2_U5_R29         0 CH2_U5_VINJFB_T  8.4k TC=0,0 
X_CH2_U5_U671         CH2_U5_COMP_OUT CH2_PWM_CLK INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH2_U5_U670         CH2_U5_N16845769 CH2_U5_COMP_OUT BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
G_CH2_U5_ABMII2         CH2_U5_N16840126 CH2_U5_N16842435 VALUE {
+  if(V(CH2_U5_COMP_OUT) < 0.5, 10u,0)    }
V_CH2_U5_V15         CH2_U5_N16840126 0 5
R_CH2_U5_R19         CH2_U5_N16836105 CH2_DUTY_AVE  1.58Meg  
R_CH2_U5_R32         0 CH2_U5_REF_INT2  1e8 TC=0,0 
R_CH2_U5_R34         0 CH2_U5_PRE_CMP2  1e8 TC=0,0 
G_CH2_U5_ABMII3         CH2_U5_N16840126 CH2_U5_N16842435 VALUE { if(V(SDWN2) >
+  0.5, -5u,0)    }
V_CH2_U5_V12         CH2_U5_N16840054 0 5
I_CH2_U5_I5         CH2_U5_N16840126 CH2_U5_N16842435 DC 5u  
R_CH2_U5_R16         CH2_U5_DUTY_RAMP CH2_U5_N16836037  200k  
C_CH2_U5_C18         0 CH2_DUTY_AVE  5p  
I_CH2_U5_I3         CH2_U5_N16840054 CH2_U5_VINJFB_T DC 5u  
E_CH2_U5_E7         CH2_U5_PRE_CMP1 CH2_U5_PRE_CMP2 CH2_U5_V_INJFB_TOP
+  CH2_U5_V_INJREF_TOP 5
E_CH2_U5_ABM184         CH2_U5_V_INJFB_TOP 0 VALUE {
+  V(CH2_U5_VINJFB_T)+V(CH2_U5_FB_INT2)    }
R_CH2_U5_R17         0 CH2_U5_DUTY_RAMP  100k  
X_CH2_U5_D19         CH2_U5_VINJFB_T CH2_U5_N16840054 d_d1 PARAMS: 
E_CH2_U5_ABM188         CH2_U5_N16847409 0 VALUE {
+  if(V(CH2_DUTY_AVE)/1.667<0.3,0.05m-0.035m/0.3*V(CH2_DUTY_AVE)/1.667  
+
+  ,if(V(CH2_DUTY_AVE)/1.667>0.7,0.015m+0.035m/0.3*(V(CH2_DUTY_AVE)/1.667-0.7),0.015m))
+    }
R_CH2_U5_R23         0 CH2_PWM_CLK  1e8 TC=0,0 
E_CH2_U5_E5         CH2_U5_FB_INT2 CH2_U5_REF_INT2 FB2 VREF_GM2 3.3
E_CH2_U5_ABM185         CH2_U5_V_INJREF_TOP 0 VALUE {
+  V(CH2_U5_N16842435)+V(CH2_U5_REF_INT2)    }
E_CH2_U5_ABM191         CH2_U5_N16845769 0 VALUE {
+  if(V(CH2_U5_CMP1)>V(CH2_U5_CMP2),1,0)    }
R_CH2_U5_R33         0 CH2_U5_FB_INT2  1e8 TC=0,0 
R_CH2_U5_R35         0 CH2_U5_PRE_CMP1  1e8 TC=0,0 
E_CH2_U5_ABM181         CH2_U5_N16836037 0 VALUE { (V(CH2_HDRVIN) * 5)    }
C_CH2_U5_C16         0 CH2_U5_DUTY_RAMP  21p  
G_CH2_U5_ABM3I1         CH2_U5_N16836037 CH2_U5_VINJFB_T VALUE {
+  (V(CH2_U5_DUTY_RAMP)-V(CH2_DUTY_AVE))*V(CH2_U5_N16847409)    }
R_CH2_U5_R24         0 CH2_U5_COMP_OUT  1e8 TC=0,0 
X_CH2_U5_D20         CH2_U5_N16842435 CH2_U5_N16840126 d_d1 PARAMS: 
C_CH2_U5_C17         0 CH2_U5_N16836105  5p  
X_CH2_U6_U822         CH2_PWM_CLK CH2_U6_N16497188 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
R_CH2_U6_R272         CH2_U6_N16489522 CH2_U6_INDELAYED1  10k  
X_CH2_U6_U824         CH2_U6_N16489522 CH2_U6_INDELAYED1 CH2_PWM_CLK
+  CH2_PWM_FINAL OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U6_U823         CH2_U6_N16497188 CH2_PWM_CLK CH2_U6_N16489522
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U6_U620         CH2_U6_N16489522 CH2_U6_INDELAYED1 d_d PARAMS:
C_CH2_U6_C172         0 CH2_U6_INDELAYED1  10p  
X_CH2_U7_U632         CH2_U7_SDWN_N CH2_U7_N16853561 CH2_U7_N16854440
+  CH2_U7_N16854591 CH2_HDRVIN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U857         OVP2 CH2_U7_N16877005 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH2_U7_U859         CH2_U7_MAXON_COUNTUP CH2_U7_PWM_FINAL_NEW
+  CH2_U7_N16877931 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U676         CH2_U7_N16867475 CH2_U7_N16867498 OCLMODE2
+  CH2_U7_N16867782 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH2_U7_U623         CH2_U7_N16854604 CH2_U7_SDWN_N CH2_U7_BOOT_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_S3    CH2_U7_N16854170 0 CH2_U7_HDRV SW2 Driver_CH2_U7_S3 
X_CH2_U7_U825         UVP2 CH2_U7_N16854591 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH2_U7_U861         CH2_U7_N16877931 CH2_U7_MAXON_SHOT INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U840         OCLMODE2 CH2_U7_N16871777 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH2_U7_D19         CH2_U7_MAXON_SLOPE CH2_U7_N16886188 d_d1 PARAMS: 
R_CH2_U7_R245         0 VBST2  10MEG  
X_CH2_U7_U618         CH2_U7_N16854318 CH2_U7_N16854314 CH2_U7_N16854359
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U841         CH2_U7_MINOFF CH2_U7_N16877990 CH2_U7_N16871777
+  CH2_U7_N16870500 CH2_U7_N16871890 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH2_U7_S36    CH2_U7_N16886782 0 CH2_U7_MAXON_SLOPE 0 Driver_CH2_U7_S36 
X_CH2_U7_U862         CH2_U7_ZEROCROSS CH2_U7_N16876943 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U834         CH2_U7_OCDETECTION CH2_U7_N16870500 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U611         CH2_HDRVIN CH2_U7_N16854266 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH2_U7_U853         CH2_U7_N16876214 CH2_U7_N16875744 CH2_U7_N16876316
+  CH2_U7_ZEROCROSS SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH2_U7_U855         CH2_U7_N16876979 CH2_U7_N16876943 CH2_U7_N16876915
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH2_U7_ABM171         CH2_U7_OCDETECTION 0 VALUE { if(
+  V(CH2_U7_N16870787)<V(N16832069),1,0 )    }
X_CH2_U7_U629         CH2_U7_PWM_FINAL_NEW CH2_U7_N16853561 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH2_U7_U850         CH2_U7_N16869087 CH2_U7_N16872649 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U864         OVP2 CH2_U7_N16880653 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH2_U7_S5    CH2_U7_N16854359 0 CH2_U7_LDRV 0 Driver_CH2_U7_S5 
X_CH2_U7_U865         CH2_U7_N16885336 CH2_U7_N16885357 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U624         CH2_HDRVIN CH2_U7_N16854604 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH2_U7_S34    CH2_U7_BOOT_ON 0 VBST2 CH2_U7_N16854240 Driver_CH2_U7_S34 
X_CH2_U7_U826         CH2_U7_PWM_FINAL_NEW CH2_U7_N16854506 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_CH2_U7_C78         CH2_U7_N16854459 0  18n  
X_CH2_U7_U829         CH2_U7_OCDETECTION CH2_U7_N16872112 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U827         CH2_U7_OCDETECTION CH2_PWM_CLK CH2_U7_N16867475
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH2_U7_ABM173         CH2_U7_N16870092 0 VALUE { if(V(CH2_DUTY_AVE)>1.333,4.4
+   
+ ,if(V(CH2_DUTY_AVE)<0.333,1  
+ ,1+3.4*(V(CH2_DUTY_AVE)-0.333)))  }
X_CH2_U7_U846         CH2_U7_N16872424 CH2_U7_N16869087 CH2_U7_N16869662
+  CH2_U7_N16868525 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CH2_U7_U614         CH2_U7_LDRVIN CH2_U7_N16854303 CH2_U7_N16854350
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CH2_U7_V12         CH2_U7_N16886188 0 2
E_CH2_U7_ABM224         CH2_U7_MAXON_COUNTUP 0 VALUE { IF(V(CH2_U7_MAXON_SLOPE)
+   >1, 1,0)    }
C_CH2_U7_C19         0 CH2_U7_MAXON_SLOPE  20p IC=0 
X_CH2_U7_S30    CH2_U7_HDRV SW2 VIN SW2 Driver_CH2_U7_S30 
X_CH2_U7_U849         OCLMODE2 CH2_U7_N16872112 CH2_U7_N16872541
+  CH2_U7_N16872424 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CH2_U7_R244         CH2_U7_N16854534 CH2_U7_BOOT_UVLO  1  
X_CH2_U7_U845         OCLMODE2 CH2_U7_OCLSHOT CH2_U7_N16872223 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_D14         CH2_U7_N16854413 SW2 d_d1 PARAMS: 
E_CH2_U7_ABM178         CH2_U7_N16877042 0 VALUE { if(FCCM==1,1,0)    }
X_CH2_U7_U828         CH2_PWM_CLK CH2_U7_N16867498 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH2_U7_U869         CH2_U7_PWM_FINAL_NEW CH2_U7_N16886779 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_S37    SDWN2 0 SW2 0 Driver_CH2_U7_S37 
I_CH2_U7_I3         CH2_U7_N16886188 CH2_U7_MAXON_SLOPE DC 10u  
E_CH2_U7_ABM79         CH2_U7_N16854463 0 VALUE { {IF((V(CH2_U7_HDRV) - V(SW2))
+  > 1.1  
+ ,0,1)}   }
X_CH2_U7_U835         CH2_U7_N16871890 CH2_U7_N16872223 CH2_U7_PWM_FINAL_NEW
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_S31    CH2_U7_LDRV 0 SW2 CH2_U7_N16854413 Driver_CH2_U7_S31 
C_CH2_U7_C77         CH2_U7_N16854440 0  18n  
E_CH2_U7_ABM172         CH2_U7_N16869087 0 VALUE { if(
+  V(CH2_U7_N16868726)>V(CH2_U7_N16870092),1,0 )    }
R_CH2_U7_R144         CH2_U7_N16854463 CH2_U7_N16854459  1  
X_CH2_U7_U870         SDWN2 CH2_U7_N16886779 CH2_U7_N16886782 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CH2_U7_ABM177         CH2_U7_N16875744 0 VALUE { if(V(CH2_U7_LDRV)<2.5,0  
+ ,if(V(CH2_U7_CURSNS)>0,1,0))   }
E_CH2_U7_ABM167         CH2_U7_N16854534 0 VALUE { {IF((V(VBST2) - V(SW2)) <
+  2.2,0,1)}    }
X_CH2_U7_U616         CH2_U7_LDRVIN CH2_U7_N16854314 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U851         CH2_U7_N16872598 CH2_U7_N16872541 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_H2    CH2_U7_N16854413 PGND2 CH2_U7_CURSNS 0 Driver_CH2_U7_H2 
X_CH2_U7_U610         CH2_HDRVIN CH2_U7_N16854206 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CH2_U7_U832         OCLMODE2 CH2_U7_N16869662 CH2_U7_OCLSHOT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_S4    CH2_U7_N16854350 0 VREG5 CH2_U7_LDRV Driver_CH2_U7_S4 
X_CH2_U7_U613         SDWN2 CH2_U7_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_CH2_U7_C140         0 CH2_U7_BOOT_UVLO  1n  
X_CH2_U7_S35    CH2_U7_N16868525 0 CH2_U7_N16868726 0 Driver_CH2_U7_S35 
R_CH2_U7_R247         0 CH2_U7_N16867782  1e8  
C_CH2_U7_C8         0 CH2_U7_N16868726  1.2p IC=0 
E_CH2_U7_ABM170         CH2_U7_N16854442 0 VALUE { {IF(V(CH2_U7_LDRV) >
+  1.1,0,1)}    }
G_CH2_U7_ABMII1         VREG5 CH2_U7_N16868726 VALUE { V(VIN) /2*1e-6    }
E_CH2_U7_ABM174         CH2_U7_N16870787 0 VALUE { if(
+  V(CH2_U7_LDRV)<2.5,0,V(CH2_U7_CURSNS))    }
X_CH2_U7_U612         CH2_U7_N16854206 CH2_U7_N16854278 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH2_U7_U866         CH2_U7_N16885357 CH2_U7_PWM_FINAL_NEW CH2_U7_MINOFF
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U617         CH2_U7_N16854314 CH2_U7_N16854318 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH2_U7_D15         CH2_U7_N16854240 VBST2 d_d1 PARAMS: 
X_CH2_U7_U625         CH2_U7_SDWN_N CH2_U7_PWML CH2_U7_N16854459
+  CH2_U7_N16876085 CH2_U7_N16853520 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH2_U7_U856         CH2_U7_N16877042 CH2_U7_N16877005 CH2_U7_N16876979
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U852         UVP2 CH2_U7_N16876085 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CH2_U7_S2    CH2_U7_N16854164 0 VBST2 CH2_U7_HDRV Driver_CH2_U7_S2 
X_CH2_U7_U609         CH2_U7_N16854278 CH2_U7_N16854206 CH2_U7_N16854170
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U628         CH2_U7_N16854506 CH2_U7_PWML BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_CH2_U7_U868         CH2_U7_MINOFF CH2_U7_N16876214 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_CH2_U7_R287         0 CH2_U7_N16876316  1e8  
X_CH2_U7_U863         CH2_U7_MAXON_SHOT CH2_PWM_FINAL CH2_U7_N16880653
+  CH2_U7_N16877990 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U615         CH2_U7_LDRVIN CH2_U7_N16854303 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
R_CH2_U7_R143         CH2_U7_N16854442 CH2_U7_N16854440  1  
X_CH2_U7_U854         VIN CH2_U7_N16853520 CH2_U7_N16876915 CH2_U7_LDRVIN
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CH2_U7_U848         CH2_U7_N16872649 CH2_U7_N16872598 one_shot_1 PARAMS: 
+  T=200  
X_CH2_U7_D13         SW2 VIN d_d1 PARAMS: 
X_CH2_U7_U867         CH2_U7_PWM_FINAL_NEW CH2_U7_N16885336 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=200n
X_CH2_U7_U608         CH2_HDRVIN CH2_U7_N16854266 CH2_U7_N16854164
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CH2_U7_V13         CH2_U7_N16854240 0 5
.IC         V(SS_SS_TR3 )={0.75*SS}
.IC         V(SS_SS_TR1 )={0.75*SS}
.IC         V(SS_SS_TR2 )={0.75*SS}
.PARAM  ov_wrn_thr=1.16 ov_flt_thr=1.20 ss=0 vout_scale=1 pg_lower_thr=0.84
+  fccm=1 pg_higher_thr=1.16 uv_wrn_thr=0.84 uv_flt_thr=0.68 
.ends
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.subckt Driver_CH1_U7_S3 1 2 3 4  
S_CH1_U7_S3         3 4 1 2 _CH1_U7_S3
RS_CH1_U7_S3         1 2 1G
.MODEL         _CH1_U7_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_CH1_U7_S3
*$
.subckt Driver_CH1_U7_S36 1 2 3 4  
S_CH1_U7_S36         3 4 1 2 _CH1_U7_S36
RS_CH1_U7_S36         1 2 1G
.MODEL         _CH1_U7_S36 VSWITCH Roff=1e8 Ron=1 Voff=0.2 Von=0.8
.ends Driver_CH1_U7_S36
*$
.subckt Driver_CH1_U7_S5 1 2 3 4  
S_CH1_U7_S5         3 4 1 2 _CH1_U7_S5
RS_CH1_U7_S5         1 2 1G
.MODEL         _CH1_U7_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_CH1_U7_S5
*$
.subckt Driver_CH1_U7_S34 1 2 3 4  
S_CH1_U7_S34         3 4 1 2 _CH1_U7_S34
RS_CH1_U7_S34         1 2 1G
.MODEL         _CH1_U7_S34 VSWITCH Roff=1000e6 Ron=15 Voff=0.2 Von=0.8
.ends Driver_CH1_U7_S34
*$
.subckt Driver_CH1_U7_S30 1 2 3 4  
S_CH1_U7_S30         3 4 1 2 _CH1_U7_S30
RS_CH1_U7_S30         1 2 1G
.MODEL         _CH1_U7_S30 VSWITCH Roff=10e6 Ron=160m Voff=0.4 Von=1.6
.ends Driver_CH1_U7_S30
*$
.subckt Driver_CH1_U7_S37 1 2 3 4  
S_CH1_U7_S37         3 4 1 2 _CH1_U7_S37
RS_CH1_U7_S37         1 2 1G
.MODEL         _CH1_U7_S37 VSWITCH Roff=1e8 Ron=10 Voff=0.2 Von=0.8
.ends Driver_CH1_U7_S37
*$
.subckt Driver_CH1_U7_S31 1 2 3 4  
S_CH1_U7_S31         3 4 1 2 _CH1_U7_S31
RS_CH1_U7_S31         1 2 1G
.MODEL         _CH1_U7_S31 VSWITCH Roff=10e6 Ron=130m Voff=0.4 Von=1.6
.ends Driver_CH1_U7_S31
*$
.subckt Driver_CH1_U7_H2 1 2 3 4  
H_CH1_U7_H2         3 4 VH_CH1_U7_H2 1
VH_CH1_U7_H2         1 2 0V
.ends Driver_CH1_U7_H2
*$
.subckt Driver_CH1_U7_S4 1 2 3 4  
S_CH1_U7_S4         3 4 1 2 _CH1_U7_S4
RS_CH1_U7_S4         1 2 1G
.MODEL         _CH1_U7_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_CH1_U7_S4
*$
.subckt Driver_CH1_U7_S35 1 2 3 4  
S_CH1_U7_S35         3 4 1 2 _CH1_U7_S35
RS_CH1_U7_S35         1 2 1G
.MODEL         _CH1_U7_S35 VSWITCH Roff=100e6 Ron=10 Voff=0.2V Von=0.5V
.ends Driver_CH1_U7_S35
*$
.subckt Driver_CH1_U7_S2 1 2 3 4  
S_CH1_U7_S2         3 4 1 2 _CH1_U7_S2
RS_CH1_U7_S2         1 2 1G
.MODEL         _CH1_U7_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_CH1_U7_S2
*$
.subckt Driver_CH3_U7_S3 1 2 3 4  
S_CH3_U7_S3         3 4 1 2 _CH3_U7_S3
RS_CH3_U7_S3         1 2 1G
.MODEL         _CH3_U7_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_CH3_U7_S3
*$
.subckt Driver_CH3_U7_S36 1 2 3 4  
S_CH3_U7_S36         3 4 1 2 _CH3_U7_S36
RS_CH3_U7_S36         1 2 1G
.MODEL         _CH3_U7_S36 VSWITCH Roff=1e8 Ron=1 Voff=0.2 Von=0.8
.ends Driver_CH3_U7_S36
*$
.subckt Driver_CH3_U7_S5 1 2 3 4  
S_CH3_U7_S5         3 4 1 2 _CH3_U7_S5
RS_CH3_U7_S5         1 2 1G
.MODEL         _CH3_U7_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_CH3_U7_S5
*$
.subckt Driver_CH3_U7_S34 1 2 3 4  
S_CH3_U7_S34         3 4 1 2 _CH3_U7_S34
RS_CH3_U7_S34         1 2 1G
.MODEL         _CH3_U7_S34 VSWITCH Roff=1000e6 Ron=15 Voff=0.2 Von=0.8
.ends Driver_CH3_U7_S34
*$
.subckt Driver_CH3_U7_S30 1 2 3 4  
S_CH3_U7_S30         3 4 1 2 _CH3_U7_S30
RS_CH3_U7_S30         1 2 1G
.MODEL         _CH3_U7_S30 VSWITCH Roff=10e6 Ron=160m Voff=0.4 Von=1.6
.ends Driver_CH3_U7_S30
*$
.subckt Driver_CH3_U7_S37 1 2 3 4  
S_CH3_U7_S37         3 4 1 2 _CH3_U7_S37
RS_CH3_U7_S37         1 2 1G
.MODEL         _CH3_U7_S37 VSWITCH Roff=1e8 Ron=10 Voff=0.2 Von=0.8
.ends Driver_CH3_U7_S37
*$
.subckt Driver_CH3_U7_S31 1 2 3 4  
S_CH3_U7_S31         3 4 1 2 _CH3_U7_S31
RS_CH3_U7_S31         1 2 1G
.MODEL         _CH3_U7_S31 VSWITCH Roff=10e6 Ron=130m Voff=0.4 Von=1.6
.ends Driver_CH3_U7_S31
*$
.subckt Driver_CH3_U7_H2 1 2 3 4  
H_CH3_U7_H2         3 4 VH_CH3_U7_H2 1
VH_CH3_U7_H2         1 2 0V
.ends Driver_CH3_U7_H2
*$
.subckt Driver_CH3_U7_S4 1 2 3 4  
S_CH3_U7_S4         3 4 1 2 _CH3_U7_S4
RS_CH3_U7_S4         1 2 1G
.MODEL         _CH3_U7_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_CH3_U7_S4
*$
.subckt Driver_CH3_U7_S35 1 2 3 4  
S_CH3_U7_S35         3 4 1 2 _CH3_U7_S35
RS_CH3_U7_S35         1 2 1G
.MODEL         _CH3_U7_S35 VSWITCH Roff=100e6 Ron=10 Voff=0.2V Von=0.5V
.ends Driver_CH3_U7_S35
*$
.subckt Driver_CH3_U7_S2 1 2 3 4  
S_CH3_U7_S2         3 4 1 2 _CH3_U7_S2
RS_CH3_U7_S2         1 2 1G
.MODEL         _CH3_U7_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_CH3_U7_S2
*$
.subckt SoftStart_SS_S5 1 2 3 4  
S_SS_S5         3 4 1 2 _SS_S5
RS_SS_S5         1 2 1G
.MODEL         _SS_S5 VSWITCH Roff=1e8 Ron=1 Voff=0.2 Von=0.8
.ends SoftStart_SS_S5
*$
.subckt SoftStart_SS_S2 1 2 3 4  
S_SS_S2         3 4 1 2 _SS_S2
RS_SS_S2         1 2 1G
.MODEL         _SS_S2 VSWITCH Roff=1e8 Ron=1 Voff=0.2 Von=0.8
.ends SoftStart_SS_S2
*$
.subckt SoftStart_SS_S4 1 2 3 4  
S_SS_S4         3 4 1 2 _SS_S4
RS_SS_S4         1 2 1G
.MODEL         _SS_S4 VSWITCH Roff=1e8 Ron=1 Voff=0.2 Von=0.8
.ends SoftStart_SS_S4
*$
.subckt PGOOD_U8_S1 1 2 3 4  
S_U8_S1         3 4 1 2 _U8_S1
RS_U8_S1         1 2 1G
.MODEL         _U8_S1 VSWITCH Roff=100e6 Ron=85 Voff=0.2 Von=0.8
.ends PGOOD_U8_S1
*$
.subckt Driver_CH2_U7_S3 1 2 3 4  
S_CH2_U7_S3         3 4 1 2 _CH2_U7_S3
RS_CH2_U7_S3         1 2 1G
.MODEL         _CH2_U7_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_CH2_U7_S3
*$
.subckt Driver_CH2_U7_S36 1 2 3 4  
S_CH2_U7_S36         3 4 1 2 _CH2_U7_S36
RS_CH2_U7_S36         1 2 1G
.MODEL         _CH2_U7_S36 VSWITCH Roff=1e8 Ron=1 Voff=0.2 Von=0.8
.ends Driver_CH2_U7_S36
*$
.subckt Driver_CH2_U7_S5 1 2 3 4  
S_CH2_U7_S5         3 4 1 2 _CH2_U7_S5
RS_CH2_U7_S5         1 2 1G
.MODEL         _CH2_U7_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_CH2_U7_S5
*$
.subckt Driver_CH2_U7_S34 1 2 3 4  
S_CH2_U7_S34         3 4 1 2 _CH2_U7_S34
RS_CH2_U7_S34         1 2 1G
.MODEL         _CH2_U7_S34 VSWITCH Roff=1000e6 Ron=15 Voff=0.2 Von=0.8
.ends Driver_CH2_U7_S34
*$
.subckt Driver_CH2_U7_S30 1 2 3 4  
S_CH2_U7_S30         3 4 1 2 _CH2_U7_S30
RS_CH2_U7_S30         1 2 1G
.MODEL         _CH2_U7_S30 VSWITCH Roff=10e6 Ron=160m Voff=0.4 Von=1.6
.ends Driver_CH2_U7_S30
*$
.subckt Driver_CH2_U7_S37 1 2 3 4  
S_CH2_U7_S37         3 4 1 2 _CH2_U7_S37
RS_CH2_U7_S37         1 2 1G
.MODEL         _CH2_U7_S37 VSWITCH Roff=1e8 Ron=10 Voff=0.2 Von=0.8
.ends Driver_CH2_U7_S37
*$
.subckt Driver_CH2_U7_S31 1 2 3 4  
S_CH2_U7_S31         3 4 1 2 _CH2_U7_S31
RS_CH2_U7_S31         1 2 1G
.MODEL         _CH2_U7_S31 VSWITCH Roff=10e6 Ron=130m Voff=0.4 Von=1.6
.ends Driver_CH2_U7_S31
*$
.subckt Driver_CH2_U7_H2 1 2 3 4  
H_CH2_U7_H2         3 4 VH_CH2_U7_H2 1
VH_CH2_U7_H2         1 2 0V
.ends Driver_CH2_U7_H2
*$
.subckt Driver_CH2_U7_S4 1 2 3 4  
S_CH2_U7_S4         3 4 1 2 _CH2_U7_S4
RS_CH2_U7_S4         1 2 1G
.MODEL         _CH2_U7_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_CH2_U7_S4
*$
.subckt Driver_CH2_U7_S35 1 2 3 4  
S_CH2_U7_S35         3 4 1 2 _CH2_U7_S35
RS_CH2_U7_S35         1 2 1G
.MODEL         _CH2_U7_S35 VSWITCH Roff=100e6 Ron=10 Voff=0.2V Von=0.5V
.ends Driver_CH2_U7_S35
*$
.subckt Driver_CH2_U7_S2 1 2 3 4  
S_CH2_U7_S2         3 4 1 2 _CH2_U7_S2
RS_CH2_U7_S2         1 2 1G
.MODEL         _CH2_U7_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_CH2_U7_S2
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT OP_AMP P M OUT 
+ PARAMs:  Hlimit=5 Rin=10Meg BW=18Meg DC_Gain=100 Rout=100 Llimit=0 SRP=1 SRM=1
R_Rin         P M  {Rin}
E_E1          5 0 M P {-Gain}
E_LIMIT2      6 0 VALUE {LIMIT(V(5), {-Abs(SRM)*Ca*1Meg+V(1)/Ra},
+                 {SRP*Ca*1Meg+V(1)/Ra})}
G_G2          1 0 6 0 -1
R_Ra          0 1  {Ra} 
C_Ca          0 1  {Ca}   
E_LIMIT1      2 0 VALUE {LIMIT(V(1),{Llimit},{Hlimit})}
V_VL          3 0 {Llimit+200m}
V_VH          4 0 {Hlimit-200m}
D_D1          3 1 Dideal 
D_D2          1 4 Dideal 
R_Rout        OUT 2  {Rout}
.model Dideal D_d1 Is=1e-10 Cjo=.01pF Rs=1m  N=1
.PARAM  Ra=1k   Ca={exp(DC_gain*log(10)/20)/(2*3.14159*BW*Ra)} 
+ Gain={exp(DC_gain*log(10)/20)/Ra} 
.ENDS OP_AMP
*$
.SUBCKT VCVSCLIP_PS YP YN POS NEG PARAMS: gain=1 vomax=1 vomin=-1
RP POS 0 1e11
CP POS 0 0.01pF
RN NEG 0 1e11
CN NEG 0 0.01pF
ROUTN YN 0 1e11
COUTN YN 0 0.01pF
EVCLP YP YN VALUE={LIMIT((V(POS)-V(NEG))*{gain},{vomax},{vomin})}
RO YP 0 1e11
.ENDS VCVSCLIP_PS
*$
.SUBCKT PMOSIDEAL_PS D G S PARAMS: k=1 vth=0 
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
EON Yp 0 VALUE={IF(V(S,G) > {vth}, -1, 0)}
GOUT D S VALUE={IF(V(S,D) >= (V(S,G)-{vth}), V(Yp)*({k}/2)*(V(S,G)-{vth})**2, V(Yp)*({k})*(V(S,G)-{vth}-V(S,D)/2)*V(S,D))}
.ENDS PMOSIDEAL_PS
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT ONE_SHOT_1 IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)<0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT_1
*$
$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT COMP_HYS IN_POS IN_NEG HYS OUT 
X_U1         IN_POS N00153 OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM2         N00234 0 VALUE { V(IN_NEG)+  
+ +(-V(OUT)*V(HYS))   }
R_R1         N00234 N00153  1  
C_C1         0 N00153  1n  
.ENDS COMP_HYS
* PSpice Model Editor - Version 16.0.0
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT BUFFER_PS A Y PARAMS: vhi=1 vlo=0 vthresh=500e-3 tplh=1e-9 tphl=1e-9 tr=1e-9 tf=1e-9
RA A 0 1e11
CA A 0 0.01pF
VS VSUP 0 DC 1
EBUF1 Ypp 0 VALUE={IF(V(A) > ({vthresh}), 1, 0)}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tplh+1e-15)/(1e-12*0.693)} VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tphl+1e-15)/(1e-12*0.693)} VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
** add rise and fall *****
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(tf+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tr+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT OUTf 0 VALUE={V(OUTr)*({vhi} - {vlo})+{vlo}}
RDR OUTf Y  1000
RO Y 0 1e11
.ENDS BUFFER_PS
*$
.SUBCKT NSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF CDval=0.01pF CSval=0.01pf
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
CS G S {CSval}
***EEXP F1 0 VALUE={LIMIT(((V(G,S)-VTHval)/VCHARval),-80,80)} 
Etest test 0 VALUE={IF(V(D) > V(S), V(G,S), V(G,D))}
GOUT D S VALUE={V(D,S)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS NSW_PS
*$
.SUBCKT PSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF CDval=0.01pF 
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
***EEXP F1 0 VALUE={LIMIT(((V(S,G)-VTHval)/VCHARval),-80,80)} 
Etest test 0 VALUE={IF(V(S) > V(D), V(S,G), V(D,G))}
GOUT S D VALUE={V(S,D)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS PSW_PS
*$