<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvf1517-3-e</Part>
        <TopModelName>master</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.507</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>142339</Best-caseLatency>
            <Average-caseLatency>300763</Average-caseLatency>
            <Worst-caseLatency>442811</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.423 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.008 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.428 ms</Worst-caseRealTimeLatency>
            <Interval-min>142340</Interval-min>
            <Interval-max>442812</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_103_1>
                <TripCount>16</TripCount>
                <Latency>29184</Latency>
                <AbsoluteTimeLatency>291840</AbsoluteTimeLatency>
                <IterationLatency>1824</IterationLatency>
                <VITIS_LOOP_106_2>
                    <TripCount>14</TripCount>
                    <Latency>1820</Latency>
                    <AbsoluteTimeLatency>18200</AbsoluteTimeLatency>
                    <IterationLatency>130</IterationLatency>
                    <VITIS_LOOP_110_4>
                        <TripCount>16</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1280</AbsoluteTimeLatency>
                        <IterationLatency>8</IterationLatency>
                    </VITIS_LOOP_110_4>
                </VITIS_LOOP_106_2>
            </VITIS_LOOP_103_1>
            <VITIS_LOOP_124_1>
                <TripCount>4</TripCount>
                <Latency>520</Latency>
                <AbsoluteTimeLatency>5200</AbsoluteTimeLatency>
                <IterationLatency>130</IterationLatency>
                <VITIS_LOOP_127_2>
                    <TripCount>16</TripCount>
                    <Latency>128</Latency>
                    <AbsoluteTimeLatency>1280</AbsoluteTimeLatency>
                    <IterationLatency>8</IterationLatency>
                </VITIS_LOOP_127_2>
            </VITIS_LOOP_124_1>
            <VITIS_LOOP_138_1>
                <TripCount>4</TripCount>
                <Latency>72</Latency>
                <AbsoluteTimeLatency>720</AbsoluteTimeLatency>
                <IterationLatency>18</IterationLatency>
            </VITIS_LOOP_138_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>44</BRAM_18K>
            <DSP>37</DSP>
            <FF>5563</FF>
            <LUT>9279</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>master</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convolution1_1_fu_326</InstName>
                    <ModuleName>convolution1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>326</ID>
                </Instance>
                <Instance>
                    <InstName>grp_maxPool_1_fu_338</InstName>
                    <ModuleName>maxPool_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>338</ID>
                </Instance>
                <Instance>
                    <InstName>grp_convolution2_fu_344</InstName>
                    <ModuleName>convolution2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>344</ID>
                    <BindInstances>add_ln46_fu_428_p2 indvars_iv_next63_fu_469_p2 add_ln53_fu_491_p2 add_ln54_fu_515_p2 add_ln55_fu_521_p2 add_ln55_1_fu_531_p2 empty_51_fu_541_p2 add_ln59_fu_585_p2 add_ln60_fu_601_p2 add_ln68_fu_635_p2 add_ln69_fu_641_p2 add_ln64_fu_674_p2 add_ln65_fu_680_p2 add_ln65_2_fu_703_p2 add_ln65_3_fu_713_p2 secondBias_U secondKernel_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxPool_fu_354</InstName>
                    <ModuleName>maxPool</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>354</ID>
                    <BindInstances>add_ln83_fu_205_p2 add_ln85_1_fu_211_p2 add_ln85_fu_223_p2 arrayidx121_sum_fu_257_p2 add_ln93_fu_275_p2 add_ln93_1_fu_317_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_master_Pipeline_VITIS_LOOP_143_2_fu_360</InstName>
                    <ModuleName>master_Pipeline_VITIS_LOOP_143_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>360</ID>
                    <BindInstances>add_ln143_fu_128_p2 ddiv_64ns_64ns_64_17_no_dsp_1_U37</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_U max1_0_U conv2_0_U max2_0_U den1_0_U add_ln103_fu_461_p2 empty_41_fu_494_p2 add_ln106_fu_506_p2 add_ln110_fu_538_p2 add_ln112_fu_544_p2 add_ln112_1_fu_571_p2 fmul_32ns_32ns_32_3_max_dsp_1_U50 fadd_32ns_32ns_32_4_full_dsp_1_U49 fptrunc_64ns_32_2_no_dsp_1_U58 add_ln127_fu_698_p2 add_ln128_fu_704_p2 fmul_32ns_32ns_32_3_max_dsp_1_U50 fadd_32ns_32ns_32_4_full_dsp_1_U49 add_ln138_fu_747_p2 dexp_64ns_64ns_64_11_full_dsp_1_U54 fmul_32ns_32ns_32_3_max_dsp_1_U57 thirdBias_U firstDense_U secondDense_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convolution1_1</Name>
            <Loops>
                <VITIS_LOOP_9_1>
                    <VITIS_LOOP_11_2>
                        <VITIS_LOOP_13_3/>
                    </VITIS_LOOP_11_2>
                </VITIS_LOOP_9_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>60441</Best-caseLatency>
                    <Average-caseLatency>146457</Average-caseLatency>
                    <Worst-caseLatency>223257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.604 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.465 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.233 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>60441 ~ 223257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>60440 ~ 223256</Latency>
                        <AbsoluteTimeLatency>0.604 ms ~ 2.233 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7555</min>
                                <max>27907</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7555 ~ 27907</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_11_2</Name>
                            <TripCount>128</TripCount>
                            <Latency>7552 ~ 27904</Latency>
                            <AbsoluteTimeLatency>75.520 us ~ 0.279 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>59</min>
                                    <max>218</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>59 ~ 218</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_13_3>
                                <Name>VITIS_LOOP_13_3</Name>
                                <TripCount>3</TripCount>
                                <Latency>57 ~ 216</Latency>
                                <AbsoluteTimeLatency>0.570 us ~ 2.160 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>19</min>
                                        <max>72</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>19 ~ 72</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_13_3>
                        </VITIS_LOOP_11_2>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>22</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <FF>1197</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1826</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>maxPool_1</Name>
            <Loops>
                <VITIS_LOOP_83_1>
                    <VITIS_LOOP_85_2>
                        <VITIS_LOOP_91_3/>
                    </VITIS_LOOP_85_2>
                </VITIS_LOOP_83_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>249</Best-caseLatency>
                    <Average-caseLatency>14865</Average-caseLatency>
                    <Worst-caseLatency>29713</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.149 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.297 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>249 ~ 29713</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_1>
                        <Name>VITIS_LOOP_83_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>248 ~ 29712</Latency>
                        <AbsoluteTimeLatency>2.480 us ~ 0.297 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>31</min>
                                <max>3714</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>31 ~ 3714</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_85_2>
                            <Name>VITIS_LOOP_85_2</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>128</max>
                                </range>
                            </TripCount>
                            <Latency>29 ~ 3712</Latency>
                            <AbsoluteTimeLatency>0.290 us ~ 37.120 us</AbsoluteTimeLatency>
                            <IterationLatency>29</IterationLatency>
                            <PipelineDepth>29</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_91_3>
                                <Name>VITIS_LOOP_91_3</Name>
                                <TripCount>3</TripCount>
                                <Latency>15</Latency>
                                <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_91_3>
                        </VITIS_LOOP_85_2>
                    </VITIS_LOOP_83_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>354</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>880</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution2</Name>
            <Loops>
                <VITIS_LOOP_46_1>
                    <VITIS_LOOP_48_2>
                        <VITIS_LOOP_54_4/>
                        <VITIS_LOOP_59_5/>
                        <VITIS_LOOP_64_6/>
                        <VITIS_LOOP_68_7/>
                    </VITIS_LOOP_48_2>
                </VITIS_LOOP_46_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46417</Best-caseLatency>
                    <Average-caseLatency>104209</Average-caseLatency>
                    <Worst-caseLatency>154609</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.464 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.042 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.546 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46417 ~ 154609</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_46_1>
                        <Name>VITIS_LOOP_46_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>46416 ~ 154608</Latency>
                        <AbsoluteTimeLatency>0.464 ms ~ 1.546 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2901</min>
                                <max>9663</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2901 ~ 9663</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_48_2>
                            <Name>VITIS_LOOP_48_2</Name>
                            <TripCount>42</TripCount>
                            <Latency>2898 ~ 9660</Latency>
                            <AbsoluteTimeLatency>28.980 us ~ 96.600 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>69</min>
                                    <max>230</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>69 ~ 230</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_54_4>
                                <Name>VITIS_LOOP_54_4</Name>
                                <TripCount>8</TripCount>
                                <Latency>64</Latency>
                                <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                                <IterationLatency>8</IterationLatency>
                                <PipelineDepth>8</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_54_4>
                            <VITIS_LOOP_59_5>
                                <Name>VITIS_LOOP_59_5</Name>
                                <TripCount>8</TripCount>
                                <Latency>64</Latency>
                                <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                                <IterationLatency>8</IterationLatency>
                                <PipelineDepth>8</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_59_5>
                            <VITIS_LOOP_64_6>
                                <Name>VITIS_LOOP_64_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>96</Latency>
                                <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                                <IterationLatency>12</IterationLatency>
                                <PipelineDepth>12</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_64_6>
                            <VITIS_LOOP_68_7>
                                <Name>VITIS_LOOP_68_7</Name>
                                <TripCount>8</TripCount>
                                <Latency>64</Latency>
                                <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                                <IterationLatency>8</IterationLatency>
                                <PipelineDepth>8</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_68_7>
                        </VITIS_LOOP_48_2>
                    </VITIS_LOOP_46_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>502</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>845</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_428_p2" SOURCE="MagicWand/model_functions.c:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next63_fu_469_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_491_p2" SOURCE="MagicWand/model_functions.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_515_p2" SOURCE="MagicWand/model_functions.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_521_p2" SOURCE="MagicWand/model_functions.c:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_531_p2" SOURCE="MagicWand/model_functions.c:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_541_p2" SOURCE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_585_p2" SOURCE="MagicWand/model_functions.c:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_601_p2" SOURCE="MagicWand/model_functions.c:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_635_p2" SOURCE="MagicWand/model_functions.c:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_641_p2" SOURCE="MagicWand/model_functions.c:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_674_p2" SOURCE="MagicWand/model_functions.c:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_680_p2" SOURCE="MagicWand/model_functions.c:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_703_p2" SOURCE="MagicWand/model_functions.c:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_713_p2" SOURCE="MagicWand/model_functions.c:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondBias_U" SOURCE="" URAM="0" VARIABLE="secondBias"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="secondKernel_U" SOURCE="" URAM="0" VARIABLE="secondKernel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxPool</Name>
            <Loops>
                <VITIS_LOOP_83_1>
                    <VITIS_LOOP_85_2>
                        <VITIS_LOOP_91_3/>
                    </VITIS_LOOP_85_2>
                </VITIS_LOOP_83_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.803</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5409</Best-caseLatency>
                    <Average-caseLatency>5409</Average-caseLatency>
                    <Worst-caseLatency>5409</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.090 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.090 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.090 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5409</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_1>
                        <Name>VITIS_LOOP_83_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>5408</Latency>
                        <AbsoluteTimeLatency>54.080 us</AbsoluteTimeLatency>
                        <IterationLatency>338</IterationLatency>
                        <PipelineDepth>338</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_85_2>
                            <Name>VITIS_LOOP_85_2</Name>
                            <TripCount>42</TripCount>
                            <Latency>336</Latency>
                            <AbsoluteTimeLatency>3.360 us</AbsoluteTimeLatency>
                            <IterationLatency>8</IterationLatency>
                            <PipelineDepth>8</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_91_3>
                                <Name>VITIS_LOOP_91_3</Name>
                                <TripCount>1</TripCount>
                                <Latency>4</Latency>
                                <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                                <IterationLatency>4</IterationLatency>
                                <PipelineDepth>4</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_91_3>
                        </VITIS_LOOP_85_2>
                    </VITIS_LOOP_83_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>372</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_205_p2" SOURCE="MagicWand/model_functions.c:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_211_p2" SOURCE="MagicWand/model_functions.c:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_223_p2" SOURCE="MagicWand/model_functions.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx121_sum_fu_257_p2" SOURCE="MagicWand/model_functions.c:85" URAM="0" VARIABLE="arrayidx121_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_275_p2" SOURCE="MagicWand/model_functions.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_317_p2" SOURCE="MagicWand/model_functions.c:93" URAM="0" VARIABLE="add_ln93_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_Pipeline_VITIS_LOOP_143_2</Name>
            <Loops>
                <VITIS_LOOP_143_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_2>
                        <Name>VITIS_LOOP_143_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_143_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>325</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_128_p2" SOURCE="MagicWand/model_functions.c:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="16" LOOP="VITIS_LOOP_143_2" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_17_no_dsp_1_U37" SOURCE="MagicWand/model_functions.c:144" URAM="0" VARIABLE="div_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master</Name>
            <Loops>
                <VITIS_LOOP_103_1>
                    <VITIS_LOOP_106_2>
                        <VITIS_LOOP_110_4/>
                    </VITIS_LOOP_106_2>
                </VITIS_LOOP_103_1>
                <VITIS_LOOP_124_1>
                    <VITIS_LOOP_127_2/>
                </VITIS_LOOP_124_1>
                <VITIS_LOOP_138_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>142339</Best-caseLatency>
                    <Average-caseLatency>300763</Average-caseLatency>
                    <Worst-caseLatency>442811</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.423 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.008 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.428 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>142340 ~ 442812</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>29184</Latency>
                        <AbsoluteTimeLatency>0.292 ms</AbsoluteTimeLatency>
                        <IterationLatency>1824</IterationLatency>
                        <PipelineDepth>1824</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_106_2>
                            <Name>VITIS_LOOP_106_2</Name>
                            <TripCount>14</TripCount>
                            <Latency>1820</Latency>
                            <AbsoluteTimeLatency>18.200 us</AbsoluteTimeLatency>
                            <IterationLatency>130</IterationLatency>
                            <PipelineDepth>130</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_110_4>
                                <Name>VITIS_LOOP_110_4</Name>
                                <TripCount>16</TripCount>
                                <Latency>128</Latency>
                                <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                                <IterationLatency>8</IterationLatency>
                                <PipelineDepth>8</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_110_4>
                        </VITIS_LOOP_106_2>
                    </VITIS_LOOP_103_1>
                    <VITIS_LOOP_124_1>
                        <Name>VITIS_LOOP_124_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>520</Latency>
                        <AbsoluteTimeLatency>5.200 us</AbsoluteTimeLatency>
                        <IterationLatency>130</IterationLatency>
                        <PipelineDepth>130</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_127_2>
                            <Name>VITIS_LOOP_127_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>128</Latency>
                            <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                            <IterationLatency>8</IterationLatency>
                            <PipelineDepth>8</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_127_2>
                    </VITIS_LOOP_124_1>
                    <VITIS_LOOP_138_1>
                        <Name>VITIS_LOOP_138_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.720 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_138_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5563</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9279</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="7" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_U" SOURCE="MagicWand/master.c:7" URAM="0" VARIABLE="conv1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="max1_0_U" SOURCE="MagicWand/master.c:8" URAM="0" VARIABLE="max1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_0_U" SOURCE="MagicWand/master.c:9" URAM="0" VARIABLE="conv2_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max2_0_U" SOURCE="" URAM="0" VARIABLE="max2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="den1_0_U" SOURCE="MagicWand/master.c:11" URAM="0" VARIABLE="den1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_461_p2" SOURCE="MagicWand/model_functions.c:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_41_fu_494_p2" SOURCE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_506_p2" SOURCE="MagicWand/model_functions.c:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_538_p2" SOURCE="MagicWand/model_functions.c:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_544_p2" SOURCE="MagicWand/model_functions.c:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_571_p2" SOURCE="MagicWand/model_functions.c:112" URAM="0" VARIABLE="add_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_103_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U50" SOURCE="MagicWand/model_functions.c:112" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_103_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U49" SOURCE="MagicWand/model_functions.c:112" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1" OPTYPE="add" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U58" SOURCE="MagicWand/model_functions.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_698_p2" SOURCE="MagicWand/model_functions.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_704_p2" SOURCE="MagicWand/model_functions.c:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_124_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U50" SOURCE="MagicWand/model_functions.c:128" URAM="0" VARIABLE="mul_i9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_124_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U49" SOURCE="MagicWand/model_functions.c:128" URAM="0" VARIABLE="add_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_747_p2" SOURCE="MagicWand/model_functions.c:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="10" LOOP="VITIS_LOOP_138_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_11_full_dsp_1_U54" SOURCE="MagicWand/model_functions.c:140" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_138_1" OPTYPE="dadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U57" SOURCE="MagicWand/model_functions.c:140" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="thirdBias_U" SOURCE="" URAM="0" VARIABLE="thirdBias"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstDense_U" SOURCE="" URAM="0" VARIABLE="firstDense"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondDense_U" SOURCE="" URAM="0" VARIABLE="secondDense"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_r_address1" name="input_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce1" name="input_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q1" name="input_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_r_address0" name="out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce0" name="out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_we0" name="out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d0" name="out_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="input_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">9</column>
                    <column name="input_r_address1">9</column>
                    <column name="input_r_q0">32</column>
                    <column name="input_r_q1">32</column>
                    <column name="out_r_address0">2</column>
                    <column name="out_r_d0">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, float*</column>
                    <column name="out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="input">input_r_address1, port, offset</column>
                    <column name="input">input_r_ce1, port, </column>
                    <column name="input">input_r_q1, port, </column>
                    <column name="out">out_r_address0, port, offset</column>
                    <column name="out">out_r_ce0, port, </column>
                    <column name="out">out_r_we0, port, </column>
                    <column name="out">out_r_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

