Protel Design System Design Rule Check
PCB File : D:\HUST\Embedded\MandeviceSLAB\MPPT-Charger-Controller\HARDWARE\MPPT.PcbDoc
Date     : 12/27/2022
Time     : 12:45:50 AM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-1(3186.354mil,2414.37mil) on Top Layer And Track (3186.354mil,2394.685mil)(3245.685mil,2394.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-10(3355.646mil,2414.37mil) on Top Layer And Track (3355.646mil,2394.685mil)(3458.315mil,2394.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-3(3186.354mil,2375mil) on Top Layer And Track (3137.315mil,2355.315mil)(3186.354mil,2355.315mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-3(3186.354mil,2375mil) on Top Layer And Track (3186.354mil,2394.685mil)(3245.685mil,2394.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-4(3186.354mil,2355.315mil) on Top Layer And Track (3186.354mil,2335.63mil)(3262.37mil,2335.63mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-5(3186.354mil,2335.63mil) on Top Layer And Track (3137.315mil,2355.315mil)(3186.354mil,2355.315mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-6(3355.646mil,2335.63mil) on Top Layer And Track (3355.646mil,2355.315mil)(3405.685mil,2355.315mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-7(3355.646mil,2355.315mil) on Top Layer And Track (3355.646mil,2249.354mil)(3355.646mil,2335.63mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-7(3355.646mil,2355.315mil) on Top Layer And Track (3355.646mil,2375mil)(3424mil,2375mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-8(3355.646mil,2375mil) on Top Layer And Track (3355.646mil,2355.315mil)(3405.685mil,2355.315mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-8(3355.646mil,2375mil) on Top Layer And Track (3355.646mil,2394.685mil)(3458.315mil,2394.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-9(3355.646mil,2394.685mil) on Top Layer And Track (3355.646mil,2375mil)(3424mil,2375mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U5-9(3355.646mil,2394.685mil) on Top Layer And Track (3355.646mil,2414.37mil)(3457.37mil,2414.37mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U6-3(2884.646mil,2375mil) on Top Layer And Track (2884.646mil,2394.685mil)(3073.315mil,2394.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U6-4(2884.646mil,2394.685mil) on Top Layer And Track (2884.646mil,2414.37mil)(3072.37mil,2414.37mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U6-5(2884.646mil,2414.37mil) on Top Layer And Track (2884.646mil,2394.685mil)(3073.315mil,2394.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U6-7(2715.354mil,2394.685mil) on Top Layer And Track (2715.354mil,2414.37mil)(2777.37mil,2414.37mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U7-2(4602mil,2140.315mil) on Top Layer And Track (4529.37mil,2120.63mil)(4602mil,2120.63mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U7-3(4602mil,2160mil) on Top Layer And Track (4602mil,2179.685mil)(4694.315mil,2179.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U7-4(4602mil,2179.685mil) on Top Layer And Track (4602mil,2199.37mil)(4694.37mil,2199.37mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U7-5(4602mil,2199.37mil) on Top Layer And Track (4602mil,2179.685mil)(4694.315mil,2179.685mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U7-7(4432.709mil,2179.685mil) on Top Layer And Track (4350.63mil,2199.37mil)(4432.709mil,2199.37mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Pad U7-7(4432.709mil,2179.685mil) on Top Layer And Track (4432.709mil,2199.37mil)(4489.63mil,2199.37mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (2884.646mil,2394.685mil)(3073.315mil,2394.685mil) on Top Layer And Track (2884.646mil,2414.37mil)(3072.37mil,2414.37mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (2884.646mil,2394.685mil)(3073.315mil,2394.685mil) on Top Layer And Track (3072.37mil,2414.37mil)(3098mil,2440mil) on Top Layer 
   Violation between Clearance Constraint: (4.708mil < 10mil) Between Track (2884.646mil,2414.37mil)(3072.37mil,2414.37mil) on Top Layer And Track (3073.315mil,2394.685mil)(3098mil,2370mil) on Top Layer 
   Violation between Clearance Constraint: (4.708mil < 10mil) Between Track (3072.37mil,2414.37mil)(3098mil,2440mil) on Top Layer And Track (3073.315mil,2394.685mil)(3098mil,2370mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3137.315mil,2355.315mil)(3186.354mil,2355.315mil) on Top Layer And Track (3186.354mil,2335.63mil)(3262.37mil,2335.63mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3355.646mil,2249.354mil)(3355.646mil,2335.63mil) on Top Layer And Track (3355.646mil,2355.315mil)(3405.685mil,2355.315mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3355.646mil,2355.315mil)(3405.685mil,2355.315mil) on Top Layer And Track (3355.646mil,2375mil)(3424mil,2375mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3355.646mil,2375mil)(3424mil,2375mil) on Top Layer And Track (3355.646mil,2394.685mil)(3458.315mil,2394.685mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3355.646mil,2375mil)(3424mil,2375mil) on Top Layer And Track (3405.685mil,2355.315mil)(3412mil,2349mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3355.646mil,2394.685mil)(3458.315mil,2394.685mil) on Top Layer And Track (3355.646mil,2414.37mil)(3457.37mil,2414.37mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3355.646mil,2394.685mil)(3458.315mil,2394.685mil) on Top Layer And Track (3424mil,2375mil)(3444mil,2355mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (3355.646mil,2394.685mil)(3458.315mil,2394.685mil) on Top Layer And Track (3457.37mil,2414.37mil)(3483mil,2440mil) on Top Layer 
   Violation between Clearance Constraint: (4.708mil < 10mil) Between Track (3355.646mil,2414.37mil)(3457.37mil,2414.37mil) on Top Layer And Track (3458.315mil,2394.685mil)(3483mil,2370mil) on Top Layer 
   Violation between Clearance Constraint: (4.708mil < 10mil) Between Track (3457.37mil,2414.37mil)(3483mil,2440mil) on Top Layer And Track (3458.315mil,2394.685mil)(3483mil,2370mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (4602mil,2179.685mil)(4694.315mil,2179.685mil) on Top Layer And Track (4602mil,2199.37mil)(4694.37mil,2199.37mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (4602mil,2179.685mil)(4694.315mil,2179.685mil) on Top Layer And Track (4694.37mil,2199.37mil)(4723mil,2228mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (4602mil,2199.37mil)(4694.37mil,2199.37mil) on Top Layer And Track (4694.315mil,2179.685mil)(4724mil,2150mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 10mil) Between Track (4694.315mil,2179.685mil)(4724mil,2150mil) on Top Layer And Track (4694.37mil,2199.37mil)(4723mil,2228mil) on Top Layer 
Rule Violations :41

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=15mil) (Max=40mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U1-(4046.504mil,2508.614mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U1-(4046.504mil,4357.039mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U1-(5011.465mil,2508.614mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U1-(5011.465mil,4357.039mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.502mil < 10mil) Between Pad R7-1(3565.002mil,2500mil) on Top Layer And Via (3565.002mil,2552.002mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-1(3186.354mil,2414.37mil) on Top Layer And Pad U5-2(3186.354mil,2394.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-10(3355.646mil,2414.37mil) on Top Layer And Pad U5-9(3355.646mil,2394.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-2(3186.354mil,2394.685mil) on Top Layer And Pad U5-3(3186.354mil,2375mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-3(3186.354mil,2375mil) on Top Layer And Pad U5-4(3186.354mil,2355.315mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-4(3186.354mil,2355.315mil) on Top Layer And Pad U5-5(3186.354mil,2335.63mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-6(3355.646mil,2335.63mil) on Top Layer And Pad U5-7(3355.646mil,2355.315mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-7(3355.646mil,2355.315mil) on Top Layer And Pad U5-8(3355.646mil,2375mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-8(3355.646mil,2375mil) on Top Layer And Pad U5-9(3355.646mil,2394.685mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U6-1(2884.646mil,2335.63mil) on Top Layer And Pad U6-2(2884.646mil,2355.315mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U6-10(2715.354mil,2335.63mil) on Top Layer And Pad U6-9(2715.354mil,2355.315mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U6-2(2884.646mil,2355.315mil) on Top Layer And Pad U6-3(2884.646mil,2375mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U6-3(2884.646mil,2375mil) on Top Layer And Pad U6-4(2884.646mil,2394.685mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U6-4(2884.646mil,2394.685mil) on Top Layer And Pad U6-5(2884.646mil,2414.37mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U6-6(2715.354mil,2414.37mil) on Top Layer And Pad U6-7(2715.354mil,2394.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U6-7(2715.354mil,2394.685mil) on Top Layer And Pad U6-8(2715.354mil,2375mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U6-8(2715.354mil,2375mil) on Top Layer And Pad U6-9(2715.354mil,2355.315mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U7-1(4602mil,2120.63mil) on Top Layer And Pad U7-2(4602mil,2140.315mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U7-10(4432.709mil,2120.63mil) on Top Layer And Pad U7-9(4432.709mil,2140.315mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U7-2(4602mil,2140.315mil) on Top Layer And Pad U7-3(4602mil,2160mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U7-3(4602mil,2160mil) on Top Layer And Pad U7-4(4602mil,2179.685mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U7-4(4602mil,2179.685mil) on Top Layer And Pad U7-5(4602mil,2199.37mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U7-6(4432.709mil,2199.37mil) on Top Layer And Pad U7-7(4432.709mil,2179.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U7-7(4432.709mil,2179.685mil) on Top Layer And Pad U7-8(4432.709mil,2160mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U7-8(4432.709mil,2160mil) on Top Layer And Pad U7-9(4432.709mil,2140.315mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
Rule Violations :25

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (2283mil,2519mil) on Top Overlay And Pad C16-2(2298mil,2534mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (2283mil,2549mil) on Top Overlay And Pad C16-2(2298mil,2534mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (2290mil,2025mil) on Top Overlay And Pad C14-2(2305mil,2040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (2290mil,2055mil) on Top Overlay And Pad C14-2(2305mil,2040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (2413mil,2519mil) on Top Overlay And Pad C16-1(2398mil,2534mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (2413mil,2549mil) on Top Overlay And Pad C16-1(2398mil,2534mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (2420mil,2025mil) on Top Overlay And Pad C14-1(2405mil,2040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (2420mil,2055mil) on Top Overlay And Pad C14-1(2405mil,2040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3295mil,4370mil) on Top Overlay And Pad C6-1(3310mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (3295mil,4400mil) on Top Overlay And Pad C6-1(3310mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3295mil,4510mil) on Top Overlay And Pad C7-2(3310mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (3295mil,4540mil) on Top Overlay And Pad C7-2(3310mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3300mil,4230mil) on Top Overlay And Pad C4-1(3315mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (3300mil,4260mil) on Top Overlay And Pad C4-1(3315mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (3425mil,4370mil) on Top Overlay And Pad C6-2(3410mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (3425mil,4400mil) on Top Overlay And Pad C6-2(3410mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (3425mil,4510mil) on Top Overlay And Pad C7-1(3410mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (3425mil,4540mil) on Top Overlay And Pad C7-1(3410mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (3430mil,4230mil) on Top Overlay And Pad C4-2(3415mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (3430mil,4260mil) on Top Overlay And Pad C4-2(3415mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3690mil,2485mil) on Top Overlay And Pad C12-2(3705mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (3690mil,2515mil) on Top Overlay And Pad C12-2(3705mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3690mil,3085mil) on Top Overlay And Pad C10-1(3705mil,3100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (3690mil,3115mil) on Top Overlay And Pad C10-1(3705mil,3100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (3820mil,2485mil) on Top Overlay And Pad C12-1(3805mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (3820mil,2515mil) on Top Overlay And Pad C12-1(3805mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (3820mil,3085mil) on Top Overlay And Pad C10-2(3805mil,3100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (3820mil,3115mil) on Top Overlay And Pad C10-2(3805mil,3100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3947mil,2016mil) on Top Overlay And Pad C18-1(3962mil,2031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (3947mil,2046mil) on Top Overlay And Pad C18-1(3962mil,2031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (4077mil,2016mil) on Top Overlay And Pad C18-2(4062mil,2031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (4077mil,2046mil) on Top Overlay And Pad C18-2(4062mil,2031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (4286mil,3876mil) on Bottom Overlay And Pad C1-1(4301mil,3891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (4286mil,3906mil) on Bottom Overlay And Pad C1-1(4301mil,3891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (4286mil,4042mil) on Bottom Overlay And Pad C2-2(4301mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Arc (4286mil,4072mil) on Bottom Overlay And Pad C2-2(4301mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (4416mil,3876mil) on Bottom Overlay And Pad C1-2(4401mil,3891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (4416mil,3906mil) on Bottom Overlay And Pad C1-2(4401mil,3891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Arc (4416mil,4042mil) on Bottom Overlay And Pad C2-1(4401mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Arc (4416mil,4072mil) on Bottom Overlay And Pad C2-1(4401mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C10-1(3705mil,3100mil) on Top Layer And Track (3670mil,3085mil)(3670mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C10-1(3705mil,3100mil) on Top Layer And Track (3690mil,3065mil)(3820mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C10-1(3705mil,3100mil) on Top Layer And Track (3690mil,3135mil)(3820mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C10-2(3805mil,3100mil) on Top Layer And Track (3690mil,3065mil)(3820mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C10-2(3805mil,3100mil) on Top Layer And Track (3690mil,3135mil)(3820mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C10-2(3805mil,3100mil) on Top Layer And Track (3840mil,3085mil)(3840mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C10-2(3805mil,3100mil) on Top Layer And Track (3840mil,3100mil)(3840mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C1-1(4301mil,3891mil) on Bottom Layer And Track (4266mil,3876mil)(4266mil,3906mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C1-1(4301mil,3891mil) on Bottom Layer And Track (4286mil,3856mil)(4416mil,3856mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C1-1(4301mil,3891mil) on Bottom Layer And Track (4286mil,3926mil)(4416mil,3926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C1-2(4401mil,3891mil) on Bottom Layer And Track (4286mil,3856mil)(4416mil,3856mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C1-2(4401mil,3891mil) on Bottom Layer And Track (4286mil,3926mil)(4416mil,3926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C1-2(4401mil,3891mil) on Bottom Layer And Track (4436mil,3876mil)(4436mil,3891mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C1-2(4401mil,3891mil) on Bottom Layer And Track (4436mil,3891mil)(4436mil,3906mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C12-1(3805mil,2500mil) on Top Layer And Track (3690mil,2465mil)(3820mil,2465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C12-1(3805mil,2500mil) on Top Layer And Track (3690mil,2535mil)(3820mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C12-1(3805mil,2500mil) on Top Layer And Track (3840mil,2485mil)(3840mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C12-2(3705mil,2500mil) on Top Layer And Track (3670mil,2485mil)(3670mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C12-2(3705mil,2500mil) on Top Layer And Track (3670mil,2500mil)(3670mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C12-2(3705mil,2500mil) on Top Layer And Track (3690mil,2465mil)(3820mil,2465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C12-2(3705mil,2500mil) on Top Layer And Track (3690mil,2535mil)(3820mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C14-1(2405mil,2040mil) on Top Layer And Track (2290mil,2005mil)(2420mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C14-1(2405mil,2040mil) on Top Layer And Track (2290mil,2075mil)(2420mil,2075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C14-1(2405mil,2040mil) on Top Layer And Track (2440mil,2025mil)(2440mil,2055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C14-2(2305mil,2040mil) on Top Layer And Track (2270mil,2025mil)(2270mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C14-2(2305mil,2040mil) on Top Layer And Track (2270mil,2040mil)(2270mil,2055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C14-2(2305mil,2040mil) on Top Layer And Track (2290mil,2005mil)(2420mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C14-2(2305mil,2040mil) on Top Layer And Track (2290mil,2075mil)(2420mil,2075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C16-1(2398mil,2534mil) on Top Layer And Track (2283mil,2499mil)(2413mil,2499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C16-1(2398mil,2534mil) on Top Layer And Track (2283mil,2569mil)(2413mil,2569mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C16-1(2398mil,2534mil) on Top Layer And Track (2433mil,2519mil)(2433mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C16-2(2298mil,2534mil) on Top Layer And Track (2263mil,2519mil)(2263mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C16-2(2298mil,2534mil) on Top Layer And Track (2263mil,2534mil)(2263mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C16-2(2298mil,2534mil) on Top Layer And Track (2283mil,2499mil)(2413mil,2499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C16-2(2298mil,2534mil) on Top Layer And Track (2283mil,2569mil)(2413mil,2569mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C18-1(3962mil,2031mil) on Top Layer And Track (3927mil,2016mil)(3927mil,2046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C18-1(3962mil,2031mil) on Top Layer And Track (3947mil,1996mil)(4077mil,1996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C18-1(3962mil,2031mil) on Top Layer And Track (3947mil,2066mil)(4077mil,2066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C18-2(4062mil,2031mil) on Top Layer And Track (3947mil,1996mil)(4077mil,1996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C18-2(4062mil,2031mil) on Top Layer And Track (3947mil,2066mil)(4077mil,2066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C18-2(4062mil,2031mil) on Top Layer And Track (4097mil,2016mil)(4097mil,2031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C18-2(4062mil,2031mil) on Top Layer And Track (4097mil,2031mil)(4097mil,2046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C2-1(4401mil,4057mil) on Bottom Layer And Track (4286mil,4022mil)(4416mil,4022mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C2-1(4401mil,4057mil) on Bottom Layer And Track (4286mil,4092mil)(4416mil,4092mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C2-1(4401mil,4057mil) on Bottom Layer And Track (4436mil,4042mil)(4436mil,4072mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C2-2(4301mil,4057mil) on Bottom Layer And Track (4266mil,4042mil)(4266mil,4057mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C2-2(4301mil,4057mil) on Bottom Layer And Track (4266mil,4057mil)(4266mil,4072mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C2-2(4301mil,4057mil) on Bottom Layer And Track (4286mil,4022mil)(4416mil,4022mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C2-2(4301mil,4057mil) on Bottom Layer And Track (4286mil,4092mil)(4416mil,4092mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C4-1(3315mil,4245mil) on Top Layer And Track (3280mil,4230mil)(3280mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C4-1(3315mil,4245mil) on Top Layer And Track (3300mil,4210mil)(3430mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C4-1(3315mil,4245mil) on Top Layer And Track (3300mil,4280mil)(3430mil,4280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C4-2(3415mil,4245mil) on Top Layer And Track (3300mil,4210mil)(3430mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C4-2(3415mil,4245mil) on Top Layer And Track (3300mil,4280mil)(3430mil,4280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C4-2(3415mil,4245mil) on Top Layer And Track (3450mil,4230mil)(3450mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C4-2(3415mil,4245mil) on Top Layer And Track (3450mil,4245mil)(3450mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C6-1(3310mil,4385mil) on Top Layer And Track (3275mil,4370mil)(3275mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C6-1(3310mil,4385mil) on Top Layer And Track (3295mil,4350mil)(3425mil,4350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C6-1(3310mil,4385mil) on Top Layer And Track (3295mil,4420mil)(3425mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C6-2(3410mil,4385mil) on Top Layer And Track (3295mil,4350mil)(3425mil,4350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C6-2(3410mil,4385mil) on Top Layer And Track (3295mil,4420mil)(3425mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C6-2(3410mil,4385mil) on Top Layer And Track (3445mil,4370mil)(3445mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C6-2(3410mil,4385mil) on Top Layer And Track (3445mil,4385mil)(3445mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.723mil < 10mil) Between Pad C7-1(3410mil,4525mil) on Top Layer And Track (3295mil,4490mil)(3425mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C7-1(3410mil,4525mil) on Top Layer And Track (3295mil,4560mil)(3425mil,4560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad C7-1(3410mil,4525mil) on Top Layer And Track (3445mil,4510mil)(3445mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C7-2(3310mil,4525mil) on Top Layer And Track (3275mil,4510mil)(3275mil,4525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad C7-2(3310mil,4525mil) on Top Layer And Track (3275mil,4525mil)(3275mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad C7-2(3310mil,4525mil) on Top Layer And Track (3295mil,4490mil)(3425mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C7-2(3310mil,4525mil) on Top Layer And Track (3295mil,4560mil)(3425mil,4560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(3085mil,4241.89mil) on Top Layer And Track (2941.299mil,4216.299mil)(3045.63mil,4216.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(3085mil,4241.89mil) on Top Layer And Track (3124.37mil,4216.299mil)(3228.701mil,4216.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.487mil < 10mil) Between Pad L1-2(3085mil,4478.11mil) on Top Layer And Track (2941.299mil,4503.701mil)(3045.63mil,4503.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(3085mil,4478.11mil) on Top Layer And Track (3124.37mil,4503.701mil)(3228.701mil,4503.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-1(3095mil,3531.89mil) on Top Layer And Track (2951.299mil,3506.299mil)(3055.63mil,3506.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-1(3095mil,3531.89mil) on Top Layer And Track (3134.37mil,3506.299mil)(3238.701mil,3506.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.487mil < 10mil) Between Pad L2-2(3095mil,3768.11mil) on Top Layer And Track (2951.299mil,3793.701mil)(3055.63mil,3793.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-2(3095mil,3768.11mil) on Top Layer And Track (3134.37mil,3793.701mil)(3238.701mil,3793.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-1(4570mil,1430mil) on Multi-Layer And Track (4304.252mil,1430mil)(4835.748mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-2(4570mil,1666.22mil) on Multi-Layer And Track (4304.252mil,1666.22mil)(4835.748mil,1666.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3800mil,2655mil) on Top Layer And Track (3710mil,2620mil)(3800mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3800mil,2655mil) on Top Layer And Track (3710mil,2690mil)(3800mil,2690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3800mil,2655mil) on Top Layer And Track (3800mil,2620mil)(3800mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3800mil,2655mil) on Top Layer And Track (3800mil,2685mil)(3800mil,2690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3710mil,2655mil) on Top Layer And Track (3710mil,2620mil)(3710mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3710mil,2655mil) on Top Layer And Track (3710mil,2620mil)(3800mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3710mil,2655mil) on Top Layer And Track (3710mil,2685mil)(3710mil,2690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3710mil,2655mil) on Top Layer And Track (3710mil,2690mil)(3800mil,2690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2554.999mil,2520.977mil) on Top Layer And Track (2492.007mil,2269.009mil)(2492.007mil,2520.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2554.999mil,2520.977mil) on Top Layer And Track (2492.007mil,2520.977mil)(2617.991mil,2520.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2554.999mil,2520.977mil) on Top Layer And Track (2617.991mil,2269.009mil)(2617.991mil,2520.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2554.999mil,2269.009mil) on Top Layer And Track (2492.007mil,2269.009mil)(2492.007mil,2520.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2554.999mil,2269.009mil) on Top Layer And Track (2492.007mil,2269.009mil)(2617.991mil,2269.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2554.999mil,2269.009mil) on Top Layer And Track (2617.991mil,2269.009mil)(2617.991mil,2520.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(2870.002mil,4430mil) on Top Layer And Track (2755mil,4397mil)(2895mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2870.002mil,4430mil) on Top Layer And Track (2755mil,4464mil)(2895mil,4464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2870.002mil,4430mil) on Top Layer And Track (2808.002mil,4405mil)(2842.002mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R1-1(2870.002mil,4430mil) on Top Layer And Track (2808.002mil,4455mil)(2842.002mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(2870.002mil,4430mil) on Top Layer And Track (2895mil,4397mil)(2895mil,4464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(2307.498mil,2185mil) on Top Layer And Track (2282.5mil,2151mil)(2282.5mil,2218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2307.498mil,2185mil) on Top Layer And Track (2282.5mil,2151mil)(2422.5mil,2151mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2307.498mil,2185mil) on Top Layer And Track (2282.5mil,2218mil)(2422.5mil,2218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2307.498mil,2185mil) on Top Layer And Track (2335.498mil,2160mil)(2369.498mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2307.498mil,2185mil) on Top Layer And Track (2335.498mil,2210mil)(2369.498mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2397.498mil,2185mil) on Top Layer And Track (2282.5mil,2151mil)(2422.5mil,2151mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2397.498mil,2185mil) on Top Layer And Track (2282.5mil,2218mil)(2422.5mil,2218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2397.498mil,2185mil) on Top Layer And Track (2335.498mil,2160mil)(2369.498mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R11-2(2397.498mil,2185mil) on Top Layer And Track (2335.498mil,2210mil)(2369.498mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(2397.498mil,2185mil) on Top Layer And Track (2422.5mil,2151mil)(2422.5mil,2218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(2780.002mil,4430mil) on Top Layer And Track (2755mil,4397mil)(2755mil,4464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(2780.002mil,4430mil) on Top Layer And Track (2755mil,4397mil)(2895mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2780.002mil,4430mil) on Top Layer And Track (2755mil,4464mil)(2895mil,4464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2780.002mil,4430mil) on Top Layer And Track (2808.002mil,4405mil)(2842.002mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2780.002mil,4430mil) on Top Layer And Track (2808.002mil,4455mil)(2842.002mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3045.002mil,1925mil) on Top Layer And Track (2930mil,1892mil)(3070mil,1892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3045.002mil,1925mil) on Top Layer And Track (2930mil,1959mil)(3070mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3045.002mil,1925mil) on Top Layer And Track (2983.002mil,1900mil)(3017.002mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R12-1(3045.002mil,1925mil) on Top Layer And Track (2983.002mil,1950mil)(3017.002mil,1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(3045.002mil,1925mil) on Top Layer And Track (3070mil,1892mil)(3070mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(2955.002mil,1925mil) on Top Layer And Track (2930mil,1892mil)(2930mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(2955.002mil,1925mil) on Top Layer And Track (2930mil,1892mil)(3070mil,1892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(2955.002mil,1925mil) on Top Layer And Track (2930mil,1959mil)(3070mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(2955.002mil,1925mil) on Top Layer And Track (2983.002mil,1900mil)(3017.002mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(2955.002mil,1925mil) on Top Layer And Track (2983.002mil,1950mil)(3017.002mil,1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(2397.502mil,2330mil) on Top Layer And Track (2282.5mil,2297mil)(2422.5mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(2397.502mil,2330mil) on Top Layer And Track (2282.5mil,2364mil)(2422.5mil,2364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(2397.502mil,2330mil) on Top Layer And Track (2335.502mil,2305mil)(2369.502mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R13-1(2397.502mil,2330mil) on Top Layer And Track (2335.502mil,2355mil)(2369.502mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(2397.502mil,2330mil) on Top Layer And Track (2422.5mil,2297mil)(2422.5mil,2364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(2307.502mil,2330mil) on Top Layer And Track (2282.5mil,2297mil)(2282.5mil,2364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(2307.502mil,2330mil) on Top Layer And Track (2282.5mil,2297mil)(2422.5mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(2307.502mil,2330mil) on Top Layer And Track (2282.5mil,2364mil)(2422.5mil,2364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(2307.502mil,2330mil) on Top Layer And Track (2335.502mil,2305mil)(2369.502mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(2307.502mil,2330mil) on Top Layer And Track (2335.502mil,2355mil)(2369.502mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(3045.002mil,1775mil) on Top Layer And Track (2930mil,1742mil)(3070mil,1742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(3045.002mil,1775mil) on Top Layer And Track (2930mil,1809mil)(3070mil,1809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(3045.002mil,1775mil) on Top Layer And Track (2983.002mil,1750mil)(3017.002mil,1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R14-1(3045.002mil,1775mil) on Top Layer And Track (2983.002mil,1800mil)(3017.002mil,1800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(3045.002mil,1775mil) on Top Layer And Track (3070mil,1742mil)(3070mil,1809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(2955.002mil,1775mil) on Top Layer And Track (2930mil,1742mil)(2930mil,1809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(2955.002mil,1775mil) on Top Layer And Track (2930mil,1742mil)(3070mil,1742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(2955.002mil,1775mil) on Top Layer And Track (2930mil,1809mil)(3070mil,1809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(2955.002mil,1775mil) on Top Layer And Track (2983.002mil,1750mil)(3017.002mil,1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(2955.002mil,1775mil) on Top Layer And Track (2983.002mil,1800mil)(3017.002mil,1800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(4245.999mil,2145.977mil) on Top Layer And Track (4183.007mil,1894.009mil)(4183.007mil,2145.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(4245.999mil,2145.977mil) on Top Layer And Track (4183.007mil,2145.977mil)(4308.991mil,2145.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(4245.999mil,2145.977mil) on Top Layer And Track (4308.991mil,1894.009mil)(4308.991mil,2145.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(4245.999mil,1894.009mil) on Top Layer And Track (4183.007mil,1894.009mil)(4183.007mil,2145.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(4245.999mil,1894.009mil) on Top Layer And Track (4183.007mil,1894.009mil)(4308.991mil,1894.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(4245.999mil,1894.009mil) on Top Layer And Track (4308.991mil,1894.009mil)(4308.991mil,2145.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R16-1(2307.498mil,1885.75mil) on Top Layer And Track (2282.5mil,1851.75mil)(2282.5mil,1918.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(2307.498mil,1885.75mil) on Top Layer And Track (2282.5mil,1851.75mil)(2422.5mil,1851.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(2307.498mil,1885.75mil) on Top Layer And Track (2282.5mil,1918.75mil)(2422.5mil,1918.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2307.498mil,1885.75mil) on Top Layer And Track (2335.498mil,1860.75mil)(2369.498mil,1860.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2307.498mil,1885.75mil) on Top Layer And Track (2335.498mil,1910.75mil)(2369.498mil,1910.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(2397.498mil,1885.75mil) on Top Layer And Track (2282.5mil,1851.75mil)(2422.5mil,1851.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(2397.498mil,1885.75mil) on Top Layer And Track (2282.5mil,1918.75mil)(2422.5mil,1918.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(2397.498mil,1885.75mil) on Top Layer And Track (2335.498mil,1860.75mil)(2369.498mil,1860.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R16-2(2397.498mil,1885.75mil) on Top Layer And Track (2335.498mil,1910.75mil)(2369.498mil,1910.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(2397.498mil,1885.75mil) on Top Layer And Track (2422.5mil,1851.75mil)(2422.5mil,1918.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R17-1(2307.498mil,1735mil) on Top Layer And Track (2282.5mil,1701mil)(2282.5mil,1768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2307.498mil,1735mil) on Top Layer And Track (2282.5mil,1701mil)(2422.5mil,1701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(2307.498mil,1735mil) on Top Layer And Track (2282.5mil,1768mil)(2422.5mil,1768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2307.498mil,1735mil) on Top Layer And Track (2335.498mil,1710mil)(2369.498mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2307.498mil,1735mil) on Top Layer And Track (2335.498mil,1760mil)(2369.498mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2397.498mil,1735mil) on Top Layer And Track (2282.5mil,1701mil)(2422.5mil,1701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(2397.498mil,1735mil) on Top Layer And Track (2282.5mil,1768mil)(2422.5mil,1768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2397.498mil,1735mil) on Top Layer And Track (2335.498mil,1710mil)(2369.498mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R17-2(2397.498mil,1735mil) on Top Layer And Track (2335.498mil,1760mil)(2369.498mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R17-2(2397.498mil,1735mil) on Top Layer And Track (2422.5mil,1701mil)(2422.5mil,1768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(4056.002mil,1893mil) on Top Layer And Track (3941mil,1860mil)(4081mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(4056.002mil,1893mil) on Top Layer And Track (3941mil,1927mil)(4081mil,1927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(4056.002mil,1893mil) on Top Layer And Track (3994.002mil,1868mil)(4028.002mil,1868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R18-1(4056.002mil,1893mil) on Top Layer And Track (3994.002mil,1918mil)(4028.002mil,1918mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(4056.002mil,1893mil) on Top Layer And Track (4081mil,1860mil)(4081mil,1927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(3966.002mil,1893mil) on Top Layer And Track (3941mil,1860mil)(3941mil,1927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(3966.002mil,1893mil) on Top Layer And Track (3941mil,1860mil)(4081mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(3966.002mil,1893mil) on Top Layer And Track (3941mil,1927mil)(4081mil,1927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(3966.002mil,1893mil) on Top Layer And Track (3994.002mil,1868mil)(4028.002mil,1868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(3966.002mil,1893mil) on Top Layer And Track (3994.002mil,1918mil)(4028.002mil,1918mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(3749.002mil,1913mil) on Top Layer And Track (3634mil,1880mil)(3774mil,1880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(3749.002mil,1913mil) on Top Layer And Track (3634mil,1947mil)(3774mil,1947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(3749.002mil,1913mil) on Top Layer And Track (3687.002mil,1888mil)(3721.002mil,1888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R19-1(3749.002mil,1913mil) on Top Layer And Track (3687.002mil,1938mil)(3721.002mil,1938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(3749.002mil,1913mil) on Top Layer And Track (3774mil,1880mil)(3774mil,1947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(3659.002mil,1913mil) on Top Layer And Track (3634mil,1880mil)(3634mil,1947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(3659.002mil,1913mil) on Top Layer And Track (3634mil,1880mil)(3774mil,1880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(3659.002mil,1913mil) on Top Layer And Track (3634mil,1947mil)(3774mil,1947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(3659.002mil,1913mil) on Top Layer And Track (3687.002mil,1888mil)(3721.002mil,1888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(3659.002mil,1913mil) on Top Layer And Track (3687.002mil,1938mil)(3721.002mil,1938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(3963.998mil,1746mil) on Top Layer And Track (3939mil,1712mil)(3939mil,1779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(3963.998mil,1746mil) on Top Layer And Track (3939mil,1712mil)(4079mil,1712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(3963.998mil,1746mil) on Top Layer And Track (3939mil,1779mil)(4079mil,1779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(3963.998mil,1746mil) on Top Layer And Track (3991.998mil,1721mil)(4025.998mil,1721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(3963.998mil,1746mil) on Top Layer And Track (3991.998mil,1771mil)(4025.998mil,1771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(4053.998mil,1746mil) on Top Layer And Track (3939mil,1712mil)(4079mil,1712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(4053.998mil,1746mil) on Top Layer And Track (3939mil,1779mil)(4079mil,1779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(4053.998mil,1746mil) on Top Layer And Track (3991.998mil,1721mil)(4025.998mil,1721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R20-2(4053.998mil,1746mil) on Top Layer And Track (3991.998mil,1771mil)(4025.998mil,1771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(4053.998mil,1746mil) on Top Layer And Track (4079mil,1712mil)(4079mil,1779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2779.998mil,4300mil) on Top Layer And Track (2755mil,4266mil)(2755mil,4333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2779.998mil,4300mil) on Top Layer And Track (2755mil,4266mil)(2895mil,4266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2779.998mil,4300mil) on Top Layer And Track (2755mil,4333mil)(2895mil,4333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2779.998mil,4300mil) on Top Layer And Track (2807.998mil,4275mil)(2841.998mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2779.998mil,4300mil) on Top Layer And Track (2807.998mil,4325mil)(2841.998mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(3749.002mil,1778mil) on Top Layer And Track (3634mil,1745mil)(3774mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(3749.002mil,1778mil) on Top Layer And Track (3634mil,1812mil)(3774mil,1812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(3749.002mil,1778mil) on Top Layer And Track (3687.002mil,1753mil)(3721.002mil,1753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R21-1(3749.002mil,1778mil) on Top Layer And Track (3687.002mil,1803mil)(3721.002mil,1803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(3749.002mil,1778mil) on Top Layer And Track (3774mil,1745mil)(3774mil,1812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(3659.002mil,1778mil) on Top Layer And Track (3634mil,1745mil)(3634mil,1812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(3659.002mil,1778mil) on Top Layer And Track (3634mil,1745mil)(3774mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(3659.002mil,1778mil) on Top Layer And Track (3634mil,1812mil)(3774mil,1812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(3659.002mil,1778mil) on Top Layer And Track (3687.002mil,1753mil)(3721.002mil,1753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(3659.002mil,1778mil) on Top Layer And Track (3687.002mil,1803mil)(3721.002mil,1803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2869.998mil,4300mil) on Top Layer And Track (2755mil,4266mil)(2895mil,4266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2869.998mil,4300mil) on Top Layer And Track (2755mil,4333mil)(2895mil,4333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2869.998mil,4300mil) on Top Layer And Track (2807.998mil,4275mil)(2841.998mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R2-2(2869.998mil,4300mil) on Top Layer And Track (2807.998mil,4325mil)(2841.998mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(2869.998mil,4300mil) on Top Layer And Track (2895mil,4266mil)(2895mil,4333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(4548.998mil,4058mil) on Bottom Layer And Track (4524mil,4025mil)(4524mil,4092mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(4548.998mil,4058mil) on Bottom Layer And Track (4524mil,4025mil)(4664mil,4025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(4548.998mil,4058mil) on Bottom Layer And Track (4524mil,4092mil)(4664mil,4092mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(4548.998mil,4058mil) on Bottom Layer And Track (4576.998mil,4033mil)(4610.998mil,4033mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(4548.998mil,4058mil) on Bottom Layer And Track (4576.998mil,4083mil)(4610.998mil,4083mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(4638.998mil,4058mil) on Bottom Layer And Track (4524mil,4025mil)(4664mil,4025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(4638.998mil,4058mil) on Bottom Layer And Track (4524mil,4092mil)(4664mil,4092mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(4638.998mil,4058mil) on Bottom Layer And Track (4576.998mil,4033mil)(4610.998mil,4033mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R3-2(4638.998mil,4058mil) on Bottom Layer And Track (4576.998mil,4083mil)(4610.998mil,4083mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(4638.998mil,4058mil) on Bottom Layer And Track (4664mil,4025mil)(4664mil,4092mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(4546.998mil,3892mil) on Bottom Layer And Track (4522mil,3859mil)(4522mil,3926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(4546.998mil,3892mil) on Bottom Layer And Track (4522mil,3859mil)(4662mil,3859mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(4546.998mil,3892mil) on Bottom Layer And Track (4522mil,3926mil)(4662mil,3926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(4546.998mil,3892mil) on Bottom Layer And Track (4574.998mil,3867mil)(4608.998mil,3867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(4546.998mil,3892mil) on Bottom Layer And Track (4574.998mil,3917mil)(4608.998mil,3917mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(4636.998mil,3892mil) on Bottom Layer And Track (4522mil,3859mil)(4662mil,3859mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(4636.998mil,3892mil) on Bottom Layer And Track (4522mil,3926mil)(4662mil,3926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(4636.998mil,3892mil) on Bottom Layer And Track (4574.998mil,3867mil)(4608.998mil,3867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R4-2(4636.998mil,3892mil) on Bottom Layer And Track (4574.998mil,3917mil)(4608.998mil,3917mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(4636.998mil,3892mil) on Bottom Layer And Track (4662mil,3859mil)(4662mil,3926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(2870.002mil,3750mil) on Top Layer And Track (2755mil,3717mil)(2895mil,3717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(2870.002mil,3750mil) on Top Layer And Track (2755mil,3784mil)(2895mil,3784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(2870.002mil,3750mil) on Top Layer And Track (2808.002mil,3725mil)(2842.002mil,3725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R5-1(2870.002mil,3750mil) on Top Layer And Track (2808.002mil,3775mil)(2842.002mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(2870.002mil,3750mil) on Top Layer And Track (2895mil,3717mil)(2895mil,3784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(2780.002mil,3750mil) on Top Layer And Track (2755mil,3717mil)(2755mil,3784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2780.002mil,3750mil) on Top Layer And Track (2755mil,3717mil)(2895mil,3717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(2780.002mil,3750mil) on Top Layer And Track (2755mil,3784mil)(2895mil,3784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2780.002mil,3750mil) on Top Layer And Track (2808.002mil,3725mil)(2842.002mil,3725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2780.002mil,3750mil) on Top Layer And Track (2808.002mil,3775mil)(2842.002mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(2779.998mil,3610mil) on Top Layer And Track (2755mil,3576mil)(2755mil,3643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(2779.998mil,3610mil) on Top Layer And Track (2755mil,3576mil)(2895mil,3576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(2779.998mil,3610mil) on Top Layer And Track (2755mil,3643mil)(2895mil,3643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2779.998mil,3610mil) on Top Layer And Track (2807.998mil,3585mil)(2841.998mil,3585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2779.998mil,3610mil) on Top Layer And Track (2807.998mil,3635mil)(2841.998mil,3635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(2869.998mil,3610mil) on Top Layer And Track (2755mil,3576mil)(2895mil,3576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(2869.998mil,3610mil) on Top Layer And Track (2755mil,3643mil)(2895mil,3643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(2869.998mil,3610mil) on Top Layer And Track (2807.998mil,3585mil)(2841.998mil,3585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R6-2(2869.998mil,3610mil) on Top Layer And Track (2807.998mil,3635mil)(2841.998mil,3635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(2869.998mil,3610mil) on Top Layer And Track (2895mil,3576mil)(2895mil,3643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(3565.002mil,2500mil) on Top Layer And Track (3450mil,2467mil)(3590mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(3565.002mil,2500mil) on Top Layer And Track (3450mil,2534mil)(3590mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3565.002mil,2500mil) on Top Layer And Track (3503.002mil,2475mil)(3537.002mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R7-1(3565.002mil,2500mil) on Top Layer And Track (3503.002mil,2525mil)(3537.002mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(3565.002mil,2500mil) on Top Layer And Track (3590mil,2467mil)(3590mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(3475.002mil,2500mil) on Top Layer And Track (3450mil,2467mil)(3450mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(3475.002mil,2500mil) on Top Layer And Track (3450mil,2467mil)(3590mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(3475.002mil,2500mil) on Top Layer And Track (3450mil,2534mil)(3590mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3475.002mil,2500mil) on Top Layer And Track (3503.002mil,2475mil)(3537.002mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3475.002mil,2500mil) on Top Layer And Track (3503.002mil,2525mil)(3537.002mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(3709.998mil,2815mil) on Top Layer And Track (3685mil,2781mil)(3685mil,2848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(3709.998mil,2815mil) on Top Layer And Track (3685mil,2781mil)(3825mil,2781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(3709.998mil,2815mil) on Top Layer And Track (3685mil,2848mil)(3825mil,2848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3709.998mil,2815mil) on Top Layer And Track (3737.998mil,2790mil)(3771.998mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3709.998mil,2815mil) on Top Layer And Track (3737.998mil,2840mil)(3771.998mil,2840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(3799.998mil,2815mil) on Top Layer And Track (3685mil,2781mil)(3825mil,2781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(3799.998mil,2815mil) on Top Layer And Track (3685mil,2848mil)(3825mil,2848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(3799.998mil,2815mil) on Top Layer And Track (3737.998mil,2790mil)(3771.998mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R8-2(3799.998mil,2815mil) on Top Layer And Track (3737.998mil,2840mil)(3771.998mil,2840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(3799.998mil,2815mil) on Top Layer And Track (3825mil,2781mil)(3825mil,2848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(3709.998mil,2950mil) on Top Layer And Track (3685mil,2916mil)(3685mil,2983mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(3709.998mil,2950mil) on Top Layer And Track (3685mil,2916mil)(3825mil,2916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(3709.998mil,2950mil) on Top Layer And Track (3685mil,2983mil)(3825mil,2983mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3709.998mil,2950mil) on Top Layer And Track (3737.998mil,2925mil)(3771.998mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3709.998mil,2950mil) on Top Layer And Track (3737.998mil,2975mil)(3771.998mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(3799.998mil,2950mil) on Top Layer And Track (3685mil,2916mil)(3825mil,2916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(3799.998mil,2950mil) on Top Layer And Track (3685mil,2983mil)(3825mil,2983mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3799.998mil,2950mil) on Top Layer And Track (3737.998mil,2925mil)(3771.998mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R9-2(3799.998mil,2950mil) on Top Layer And Track (3737.998mil,2975mil)(3771.998mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(3799.998mil,2950mil) on Top Layer And Track (3825mil,2916mil)(3825mil,2983mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.305mil < 10mil) Between Pad RL1-1(3330mil,2870mil) on Multi-Layer And Track (3390mil,2575mil)(3390mil,3165.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.186mil < 10mil) Between Pad RL1-2(2751.26mil,2620mil) on Multi-Layer And Track (2653.78mil,2575mil)(3390mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.186mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.737mil < 10mil) Between Pad RL1-3(2751.26mil,3120mil) on Multi-Layer And Track (2653.78mil,3165.551mil)(3390mil,3165.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.186mil < 10mil) Between Pad RL1-4(3230mil,2620mil) on Multi-Layer And Track (2653.78mil,2575mil)(3390mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.186mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.737mil < 10mil) Between Pad RL1-5(3230mil,3120mil) on Multi-Layer And Track (2653.78mil,3165.551mil)(3390mil,3165.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(3555mil,4440.551mil) on Top Layer And Track (3605mil,4225mil)(3605mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(3555mil,4350mil) on Top Layer And Track (3605mil,4225mil)(3605mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(3795mil,4350mil) on Top Layer And Track (3745mil,4225mil)(3745mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(3555mil,4259.449mil) on Top Layer And Track (3605mil,4225mil)(3605mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :339

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.809mil < 10mil) Between Arc (2100mil,2300mil) on Top Overlay And Text "+" (1923.819mil,2270.984mil) on Top Overlay Silk Text to Silk Clearance [7.809mil]
   Violation between Silk To Silk Clearance Constraint: (7.144mil < 10mil) Between Arc (2773.55mil,3310mil) on Top Overlay And Text "+" (2706.55mil,3354mil) on Top Overlay Silk Text to Silk Clearance [7.144mil]
   Violation between Silk To Silk Clearance Constraint: (7.144mil < 10mil) Between Arc (2773.55mil,3975mil) on Top Overlay And Text "+" (2706.55mil,4019mil) on Top Overlay Silk Text to Silk Clearance [7.144mil]
   Violation between Silk To Silk Clearance Constraint: (7.144mil < 10mil) Between Arc (3419mil,3629.213mil) on Top Overlay And Text "+" (3375mil,3562.213mil) on Top Overlay Silk Text to Silk Clearance [7.144mil]
   Violation between Silk To Silk Clearance Constraint: (7.144mil < 10mil) Between Arc (3420mil,3994.213mil) on Top Overlay And Text "+" (3464mil,4061.213mil) on Top Overlay Silk Text to Silk Clearance [7.144mil]
   Violation between Silk To Silk Clearance Constraint: (8.164mil < 10mil) Between Arc (3690mil,2485mil) on Top Overlay And Text "JP2" (3658mil,2407mil) on Top Overlay Silk Text to Silk Clearance [8.164mil]
   Violation between Silk To Silk Clearance Constraint: (7.144mil < 10mil) Between Arc (3735.787mil,3995mil) on Top Overlay And Text "+" (3779.787mil,4062mil) on Top Overlay Silk Text to Silk Clearance [7.144mil]
   Violation between Silk To Silk Clearance Constraint: (9.434mil < 10mil) Between Arc (3947mil,2016mil) on Top Overlay And Text "R18" (3960mil,1941mil) on Top Overlay Silk Text to Silk Clearance [9.434mil]
   Violation between Silk To Silk Clearance Constraint: (7.144mil < 10mil) Between Arc (4519.787mil,1892mil) on Top Overlay And Text "+" (4452.787mil,1936mil) on Top Overlay Silk Text to Silk Clearance [7.144mil]
   Violation between Silk To Silk Clearance Constraint: (7.038mil < 10mil) Between Text "1" (2120mil,2660mil) on Top Overlay And Track (2150mil,2630mil)(2150mil,2830mil) on Top Overlay Silk Text to Silk Clearance [7.038mil]
   Violation between Silk To Silk Clearance Constraint: (0.158mil < 10mil) Between Text "3" (2360mil,2660mil) on Top Overlay And Track (2350mil,2630mil)(2350mil,2830mil) on Top Overlay Silk Text to Silk Clearance [0.158mil]
   Violation between Silk To Silk Clearance Constraint: (0.158mil < 10mil) Between Text "4" (2360mil,2760mil) on Top Overlay And Track (2350mil,2630mil)(2350mil,2830mil) on Top Overlay Silk Text to Silk Clearance [0.158mil]
   Violation between Silk To Silk Clearance Constraint: (1.095mil < 10mil) Between Text "C1" (4377.881mil,3938mil) on Bottom Overlay And Track (4286mil,3926mil)(4416mil,3926mil) on Bottom Overlay Silk Text to Silk Clearance [1.095mil]
   Violation between Silk To Silk Clearance Constraint: (6.095mil < 10mil) Between Text "C10" (3705mil,3152mil) on Top Overlay And Track (3690mil,3135mil)(3820mil,3135mil) on Top Overlay Silk Text to Silk Clearance [6.095mil]
   Violation between Silk To Silk Clearance Constraint: (4.095mil < 10mil) Between Text "C12" (3705mil,2550mil) on Top Overlay And Track (3690mil,2535mil)(3820mil,2535mil) on Top Overlay Silk Text to Silk Clearance [4.095mil]
   Violation between Silk To Silk Clearance Constraint: (8.237mil < 10mil) Between Text "C14" (2305mil,2095mil) on Top Overlay And Track (2282.5mil,2151mil)(2422.5mil,2151mil) on Top Overlay Silk Text to Silk Clearance [8.237mil]
   Violation between Silk To Silk Clearance Constraint: (9.095mil < 10mil) Between Text "C14" (2305mil,2095mil) on Top Overlay And Track (2290mil,2075mil)(2420mil,2075mil) on Top Overlay Silk Text to Silk Clearance [9.095mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (2298mil,2584mil) on Top Overlay And Track (2150mil,2630mil)(2350mil,2630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.095mil < 10mil) Between Text "C16" (2298mil,2584mil) on Top Overlay And Track (2283mil,2569mil)(2413mil,2569mil) on Top Overlay Silk Text to Silk Clearance [4.095mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (2298mil,2584mil) on Top Overlay And Track (2350mil,2630mil)(2350mil,2830mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.095mil < 10mil) Between Text "C18" (3954.5mil,2086mil) on Top Overlay And Track (3947mil,2066mil)(4077mil,2066mil) on Top Overlay Silk Text to Silk Clearance [9.095mil]
   Violation between Silk To Silk Clearance Constraint: (1.095mil < 10mil) Between Text "C2" (4391mil,4104mil) on Bottom Overlay And Track (4286mil,4092mil)(4416mil,4092mil) on Bottom Overlay Silk Text to Silk Clearance [1.095mil]
   Violation between Silk To Silk Clearance Constraint: (2.737mil < 10mil) Between Text "C4" (3332mil,4297mil) on Top Overlay And Track (3295mil,4350mil)(3425mil,4350mil) on Top Overlay Silk Text to Silk Clearance [2.737mil]
   Violation between Silk To Silk Clearance Constraint: (6.095mil < 10mil) Between Text "C4" (3332mil,4297mil) on Top Overlay And Track (3300mil,4280mil)(3430mil,4280mil) on Top Overlay Silk Text to Silk Clearance [6.095mil]
   Violation between Silk To Silk Clearance Constraint: (6.095mil < 10mil) Between Text "C6" (3327mil,4437mil) on Top Overlay And Track (3295mil,4420mil)(3425mil,4420mil) on Top Overlay Silk Text to Silk Clearance [6.095mil]
   Violation between Silk To Silk Clearance Constraint: (2.737mil < 10mil) Between Text "C6" (3327mil,4437mil) on Top Overlay And Track (3295mil,4490mil)(3425mil,4490mil) on Top Overlay Silk Text to Silk Clearance [2.737mil]
   Violation between Silk To Silk Clearance Constraint: (6.095mil < 10mil) Between Text "C7" (3327mil,4577mil) on Top Overlay And Track (3295mil,4560mil)(3425mil,4560mil) on Top Overlay Silk Text to Silk Clearance [6.095mil]
   Violation between Silk To Silk Clearance Constraint: (9.173mil < 10mil) Between Text "D1" (3063.843mil,4080mil) on Top Overlay And Track (2940mil,4059.921mil)(3250mil,4059.921mil) on Top Overlay Silk Text to Silk Clearance [9.173mil]
   Violation between Silk To Silk Clearance Constraint: (9.173mil < 10mil) Between Text "D3" (3064mil,3375mil) on Top Overlay And Track (2940mil,3354.921mil)(3250mil,3354.921mil) on Top Overlay Silk Text to Silk Clearance [9.173mil]
   Violation between Silk To Silk Clearance Constraint: (9.173mil < 10mil) Between Text "D5" (2640.157mil,2230mil) on Top Overlay And Track (2525.157mil,2209.921mil)(2835.157mil,2209.921mil) on Top Overlay Silk Text to Silk Clearance [9.173mil]
   Violation between Silk To Silk Clearance Constraint: (9.173mil < 10mil) Between Text "D7" (3385mil,1855mil) on Top Overlay And Track (3405.079mil,1719.843mil)(3405.079mil,2029.843mil) on Top Overlay Silk Text to Silk Clearance [9.173mil]
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "J2" (1960mil,2140mil) on Top Overlay And Track (1725mil,2125mil)(2205mil,2125mil) on Top Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (4.679mil < 10mil) Between Text "J3" (3778mil,1576mil) on Top Overlay And Track (3275mil,1640mil)(3725mil,1640mil) on Top Overlay Silk Text to Silk Clearance [4.679mil]
   Violation between Silk To Silk Clearance Constraint: (3.804mil < 10mil) Between Text "J3" (3778mil,1576mil) on Top Overlay And Track (3725mil,1465mil)(3725mil,1640mil) on Top Overlay Silk Text to Silk Clearance [3.804mil]
   Violation between Silk To Silk Clearance Constraint: (5.675mil < 10mil) Between Text "J3" (3778mil,1576mil) on Top Overlay And Track (3793mil,1551mil)(3793mil,1581mil) on Top Overlay Silk Text to Silk Clearance [5.675mil]
   Violation between Silk To Silk Clearance Constraint: (9.594mil < 10mil) Between Text "JP1" (4837mil,1865mil) on Top Overlay And Track (4856mil,1839mil)(4856mil,2339mil) on Top Overlay Silk Text to Silk Clearance [9.594mil]
   Violation between Silk To Silk Clearance Constraint: (9.594mil < 10mil) Between Text "JP2" (3658mil,2407mil) on Top Overlay And Track (3648mil,2388mil)(4363mil,2388mil) on Top Overlay Silk Text to Silk Clearance [9.594mil]
   Violation between Silk To Silk Clearance Constraint: (7.737mil < 10mil) Between Text "JP2" (3658mil,2407mil) on Top Overlay And Track (3690mil,2465mil)(3820mil,2465mil) on Top Overlay Silk Text to Silk Clearance [7.737mil]
   Violation between Silk To Silk Clearance Constraint: (6.095mil < 10mil) Between Text "LED1" (3693mil,2704mil) on Top Overlay And Track (3710mil,2685mil)(3710mil,2690mil) on Top Overlay Silk Text to Silk Clearance [6.095mil]
   Violation between Silk To Silk Clearance Constraint: (6.095mil < 10mil) Between Text "LED1" (3693mil,2704mil) on Top Overlay And Track (3710mil,2690mil)(3800mil,2690mil) on Top Overlay Silk Text to Silk Clearance [6.095mil]
   Violation between Silk To Silk Clearance Constraint: (8.528mil < 10mil) Between Text "LED1" (3693mil,2704mil) on Top Overlay And Track (3800mil,2685mil)(3800mil,2690mil) on Top Overlay Silk Text to Silk Clearance [8.528mil]
   Violation between Silk To Silk Clearance Constraint: (5.969mil < 10mil) Between Text "P1" (3326mil,2200mil) on Top Overlay And Track (3321mil,2085mil)(3321mil,2185mil) on Top Overlay Silk Text to Silk Clearance [5.969mil]
   Violation between Silk To Silk Clearance Constraint: (5.157mil < 10mil) Between Text "P1" (3326mil,2200mil) on Top Overlay And Track (3321mil,2185mil)(3521mil,2185mil) on Top Overlay Silk Text to Silk Clearance [5.157mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q1" (3455.213mil,2781.799mil) on Top Overlay And Track (3465.079mil,2825mil)(3465.079mil,3135mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q1" (3455.213mil,2781.799mil) on Top Overlay And Track (3465.079mil,2825mil)(3614.921mil,2825mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.737mil < 10mil) Between Text "Q3" (3283mil,1660mil) on Top Overlay And Track (3170.079mil,1720mil)(3319.921mil,1720mil) on Top Overlay Silk Text to Silk Clearance [9.737mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R1" (2795mil,4480mil) on Top Overlay And Track (2755mil,4464mil)(2895mil,4464mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (9.737mil < 10mil) Between Text "R10" (2480mil,2345mil) on Top Overlay And Track (2282.5mil,2364mil)(2422.5mil,2364mil) on Top Overlay Silk Text to Silk Clearance [9.737mil]
   Violation between Silk To Silk Clearance Constraint: (9.737mil < 10mil) Between Text "R10" (2480mil,2345mil) on Top Overlay And Track (2422.5mil,2297mil)(2422.5mil,2364mil) on Top Overlay Silk Text to Silk Clearance [9.737mil]
   Violation between Silk To Silk Clearance Constraint: (4.133mil < 10mil) Between Text "R10" (2480mil,2345mil) on Top Overlay And Track (2492.007mil,2269.009mil)(2492.007mil,2520.977mil) on Top Overlay Silk Text to Silk Clearance [4.133mil]
   Violation between Silk To Silk Clearance Constraint: (3.594mil < 10mil) Between Text "R11" (2305mil,2230mil) on Top Overlay And Track (2282.5mil,2218mil)(2422.5mil,2218mil) on Top Overlay Silk Text to Silk Clearance [3.594mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R12" (2950mil,1975mil) on Top Overlay And Track (2930mil,1959mil)(3070mil,1959mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R13" (2302.5mil,2380mil) on Top Overlay And Track (2282.5mil,2364mil)(2422.5mil,2364mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R14" (2955.002mil,1825mil) on Top Overlay And Track (2930mil,1809mil)(3070mil,1809mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (4.133mil < 10mil) Between Text "R15" (4171mil,1971mil) on Top Overlay And Track (4183.007mil,1894.009mil)(4183.007mil,2145.977mil) on Top Overlay Silk Text to Silk Clearance [4.133mil]
   Violation between Silk To Silk Clearance Constraint: (8.594mil < 10mil) Between Text "R16" (2302.498mil,1935.75mil) on Top Overlay And Track (2282.5mil,1918.75mil)(2422.5mil,1918.75mil) on Top Overlay Silk Text to Silk Clearance [8.594mil]
   Violation between Silk To Silk Clearance Constraint: (8.594mil < 10mil) Between Text "R17" (2307.498mil,1785mil) on Top Overlay And Track (2282.5mil,1768mil)(2422.5mil,1768mil) on Top Overlay Silk Text to Silk Clearance [8.594mil]
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "R18" (3960mil,1941mil) on Top Overlay And Track (3941mil,1927mil)(4081mil,1927mil) on Top Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (4.737mil < 10mil) Between Text "R18" (3960mil,1941mil) on Top Overlay And Track (3947mil,1996mil)(4077mil,1996mil) on Top Overlay Silk Text to Silk Clearance [4.737mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R19" (3649.002mil,1963mil) on Top Overlay And Track (3634mil,1947mil)(3774mil,1947mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "R2" (2790mil,4347mil) on Top Overlay And Track (2755mil,4333mil)(2895mil,4333mil) on Top Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (2.237mil < 10mil) Between Text "R2" (2790mil,4347mil) on Top Overlay And Track (2755mil,4397mil)(2895mil,4397mil) on Top Overlay Silk Text to Silk Clearance [2.237mil]
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "R20" (3958mil,1793mil) on Top Overlay And Track (3939mil,1779mil)(4079mil,1779mil) on Top Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (2.594mil < 10mil) Between Text "R21" (3655.561mil,1823mil) on Top Overlay And Track (3634mil,1812mil)(3774mil,1812mil) on Top Overlay Silk Text to Silk Clearance [2.594mil]
   Violation between Silk To Silk Clearance Constraint: (9.237mil < 10mil) Between Text "R21" (3655.561mil,1823mil) on Top Overlay And Track (3634mil,1880mil)(3774mil,1880mil) on Top Overlay Silk Text to Silk Clearance [9.237mil]
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "R3" (4623mil,4106mil) on Bottom Overlay And Track (4524mil,4092mil)(4664mil,4092mil) on Bottom Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "R4" (4623mil,3940mil) on Bottom Overlay And Track (4522mil,3926mil)(4662mil,3926mil) on Bottom Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R5" (2790mil,3800mil) on Top Overlay And Track (2755mil,3784mil)(2895mil,3784mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (8.594mil < 10mil) Between Text "R6" (2790mil,3660mil) on Top Overlay And Track (2755mil,3643mil)(2895mil,3643mil) on Top Overlay Silk Text to Silk Clearance [8.594mil]
   Violation between Silk To Silk Clearance Constraint: (9.237mil < 10mil) Between Text "R6" (2790mil,3660mil) on Top Overlay And Track (2755mil,3717mil)(2895mil,3717mil) on Top Overlay Silk Text to Silk Clearance [9.237mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R7" (3490.002mil,2550mil) on Top Overlay And Track (3450mil,2534mil)(3590mil,2534mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (3.594mil < 10mil) Between Text "R8" (3725mil,2860mil) on Top Overlay And Track (3685mil,2848mil)(3825mil,2848mil) on Top Overlay Silk Text to Silk Clearance [3.594mil]
   Violation between Silk To Silk Clearance Constraint: (8.237mil < 10mil) Between Text "R8" (3725mil,2860mil) on Top Overlay And Track (3685mil,2916mil)(3825mil,2916mil) on Top Overlay Silk Text to Silk Clearance [8.237mil]
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "R9" (3725mil,2997mil) on Top Overlay And Track (3685mil,2983mil)(3825mil,2983mil) on Top Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (7.874mil < 10mil) Between Text "RL1" (2635mil,2585mil) on Top Overlay And Track (2653.78mil,2575mil)(2653.78mil,3165.551mil) on Top Overlay Silk Text to Silk Clearance [7.874mil]
   Violation between Silk To Silk Clearance Constraint: (5.126mil < 10mil) Between Text "U3" (3690mil,4488mil) on Top Overlay And Track (3605mil,4475mil)(3745mil,4475mil) on Top Overlay Silk Text to Silk Clearance [5.126mil]
   Violation between Silk To Silk Clearance Constraint: (5.126mil < 10mil) Between Text "U3" (3690mil,4488mil) on Top Overlay And Track (3745mil,4225mil)(3745mil,4475mil) on Top Overlay Silk Text to Silk Clearance [5.126mil]
Rule Violations :77

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 486
Waived Violations : 0
Time Elapsed        : 00:00:01