#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 07 01:54:24 2018
# Process ID: 11824
# Current directory: D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3164 D:\Users\lkh116\Desktop\C.O_2018\pipeline_cpu\pipeline_cpu.xpr
# Log file: D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/vivado.log
# Journal file: D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:55]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:33]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:41]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:47]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:52]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port d_data [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 314. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 314. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim.dir/cpu_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim.dir/cpu_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 07 01:54:56 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 07 01:54:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_TB_behav -key {Behavioral:sim_1:Functional:cpu_TB} -tclbatch {cpu_TB.tcl} -view {D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/cpu_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/cpu_TB_behav.wcfg
source cpu_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 817.039 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:55]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:33]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:41]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:47]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:52]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port d_data [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 325. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 318. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 325. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 318. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 835.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
run 10 us
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:55]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:33]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:41]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:47]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:52]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 325. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 318. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 325. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 318. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 835.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
run 10 us
Test # 13-2 has been failed!
output_port = 0xffff (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xffff (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0xffff (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xffff (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Clock # 9998
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 17-1 :     Wrong
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 41/56
$finish called at time : 1 ms : File "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 159
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:55]
ERROR: [VRFC 10-91] cld is not declared [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:246]
ERROR: [VRFC 10-1040] module datapath ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:9]
INFO: [VRFC 10-311] analyzing module sign_extension
ERROR: [VRFC 10-1040] module sign_extension ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:321]
INFO: [VRFC 10-311] analyzing module comparator
ERROR: [VRFC 10-1040] module comparator ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:328]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:55]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:33]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:41]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:47]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:52]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 328. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 328. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Test #  1-4 has been failed!
output_port = 0x1 (Ans : 0x0)
Test #  2-1 has been failed!
output_port = 0x2 (Ans : 0x1)
Test #  2-2 has been failed!
output_port = 0x1 (Ans : 0x2)
Test #  3-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test #  3-3 has been failed!
output_port = 0x2 (Ans : 0x3)
Test #  4-1 has been failed!
output_port = 0x3 (Ans : 0x2)
Test #  4-2 has been failed!
output_port = 0x5 (Ans : 0x3)
Test #  4-3 has been failed!
output_port = 0x2 (Ans : 0x5)
Test #  5-1 has been failed!
output_port = 0xfffe (Ans : 0x2)
Test #  5-2 has been failed!
output_port = 0x3 (Ans : 0xfffe)
Test #  5-3 has been failed!
output_port = 0xfffd (Ans : 0x3)
Test #  5-4 has been failed!
output_port = 0xffff (Ans : 0xfffd)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:55]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:33]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:41]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:47]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:52]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 328. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 328. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 876.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
Test # 14-2 has been failed!
output_port = 0xffff (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-2 has been failed!
output_port = 0xffff (Ans : 0x1)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:55]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:33]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:41]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:47]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:52]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 328. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 4. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 9. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 328. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 2. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 14. Module stall_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 321. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 876.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-2 has been failed!
output_port = 0xffff (Ans : 0x1)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
relaunch_sim
