$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module port_direction_testbench $end
  $var wire 1 ' tb_clk $end
  $var wire 1 ( tb_reset_n $end
  $var wire 4 ) tb_data_in [3:0] $end
  $var wire 4 # tb_data_out [3:0] $end
  $var wire 1 $ tb_valid_out $end
  $var wire 8 * tb_bus_data [7:0] $end
  $var wire 2 + tb_ref_counter [1:0] $end
  $var wire 1 , tb_bus_drive $end
  $var wire 8 - tb_bus_value [7:0] $end
  $scope module DUT $end
   $var wire 1 ' clk $end
   $var wire 1 ( reset_n $end
   $var wire 4 ) data_in [3:0] $end
   $var wire 4 # data_out [3:0] $end
   $var wire 1 $ valid_out $end
   $var wire 8 * bus_data [7:0] $end
   $var wire 2 + ref_counter [1:0] $end
   $var wire 1 % bus_enable $end
   $var wire 8 & internal_bus [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
0$
0%
b00000000 &
0'
0(
b0000 )
b00000000 *
b00 +
0,
b00000000 -
#5
1'
#10
0'
#15
1'
#20
0'
1(
#25
1'
#30
0'
b0011 )
#35
b0110 #
1$
1%
b00000011 &
1'
b00000011 *
#40
0'
#45
1'
b01 +
#50
0'
b0101 )
#55
b1010 #
b00000101 &
1'
b00000101 *
b10 +
#60
0'
#65
1'
b11 +
#70
0'
b0111 )
#75
b1110 #
b00000111 &
1'
b00000111 *
b00 +
#80
0'
#85
1'
b01 +
#90
0'
b0110 )
b11111111 *
1,
b11111111 -
#95
b1100 #
0%
1'
b10 +
#100
0'
#105
1'
b11 +
#110
0'
b0000 )
b00000000 *
0,
#115
b0000 #
0$
1'
b00 +
#120
0'
#125
1'
#130
0'
#135
1'
#140
0'
