# Reading D:/altera_lite16.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying D:/altera_lite16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lizhu/Desktop/ECE\ 550/Proj2 {C:/Users/lizhu/Desktop/ECE 550/Proj2/regfile.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:59:50 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lizhu/Desktop/ECE 550/Proj2" C:/Users/lizhu/Desktop/ECE 550/Proj2/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:59:50 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lizhu/Desktop/ECE\ 550/Proj2 {C:/Users/lizhu/Desktop/ECE 550/Proj2/multipleAND.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:59:50 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lizhu/Desktop/ECE 550/Proj2" C:/Users/lizhu/Desktop/ECE 550/Proj2/multipleAND.v 
# -- Compiling module multipleAND
# 
# Top level modules:
# 	multipleAND
# End time: 17:59:50 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lizhu/Desktop/ECE\ 550/Proj2 {C:/Users/lizhu/Desktop/ECE 550/Proj2/dffe_ref.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:59:50 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lizhu/Desktop/ECE 550/Proj2" C:/Users/lizhu/Desktop/ECE 550/Proj2/dffe_ref.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 17:59:50 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lizhu/Desktop/ECE\ 550/Proj2 {C:/Users/lizhu/Desktop/ECE 550/Proj2/dec5to32.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:59:50 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lizhu/Desktop/ECE 550/Proj2" C:/Users/lizhu/Desktop/ECE 550/Proj2/dec5to32.v 
# -- Compiling module dec2to4
# -- Compiling module dec3to8
# -- Compiling module dec5to32
# 
# Top level modules:
# 	dec5to32
# End time: 17:59:50 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lizhu/Desktop/ECE\ 550/Proj2 {C:/Users/lizhu/Desktop/ECE 550/Proj2/regfile_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:59:50 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lizhu/Desktop/ECE 550/Proj2" C:/Users/lizhu/Desktop/ECE 550/Proj2/regfile_tb.v 
# -- Compiling module regfile_tb
# 
# Top level modules:
# 	regfile_tb
# End time: 17:59:50 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  regfile_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" regfile_tb 
# Start time: 17:59:50 on Oct 07,2021
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.dec5to32
# Loading work.dec2to4
# Loading work.dec3to8
# Loading work.multipleAND
# Loading work.dffe_ref
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
#                    0 << Writing register  0 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  1 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  2 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  3 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  4 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  5 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  6 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  7 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  8 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register  9 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 10 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 11 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 12 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 13 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 14 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 15 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 16 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 17 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 18 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 19 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 20 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 21 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 22 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 23 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 24 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 25 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 26 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 27 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 28 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 29 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 30 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
#                    0 << Writing register 31 with 0000dead >>
# **Error on port A: read 00000000 but expected 0000dead.
# **Error on port B: read 00000000 but expected 0000dead.
# The simulation failed with          64 errors
# ** Note: $stop    : C:/Users/lizhu/Desktop/ECE 550/Proj2/regfile_tb.v(47)
#    Time: 0 ps  Iteration: 263  Instance: /regfile_tb
# Break in Module regfile_tb at C:/Users/lizhu/Desktop/ECE 550/Proj2/regfile_tb.v line 47
# End time: 17:59:55 on Oct 07,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
