// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * w8a7778 pwocessow suppowt - PFC hawdwawe bwock
 *
 * Copywight (C) 2013  Wenesas Sowutions Cowp.
 * Copywight (C) 2013  Kuninowi Mowimoto <kuninowi.mowimoto.gx@wenesas.com>
 * Copywight (C) 2013  Cogent Embedded, Inc.
 * Copywight (C) 2015  Uwwich Hecht
 *
 * based on
 * Copywight (C) 2011  Wenesas Sowutions Cowp.
 * Copywight (C) 2011  Magnus Damm
 */

#incwude <winux/io.h>
#incwude <winux/kewnew.h>
#incwude <winux/pinctww/pinconf-genewic.h>

#incwude "sh_pfc.h"

#define CPU_AWW_GP(fn, sfx)		\
	POWT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(1, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(2, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(3, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_27(4, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP)

#define CPU_AWW_NOGP(fn)		\
	PIN_NOGP(CWKOUT, "B25", fn),	\
	PIN_NOGP(CS0, "A20", fn),	\
	PIN_NOGP(CS1_A26, "C20", fn)

enum {
	PINMUX_WESEWVED = 0,

	PINMUX_DATA_BEGIN,
	GP_AWW(DATA), /* GP_0_0_DATA -> GP_4_26_DATA */
	PINMUX_DATA_END,

	PINMUX_FUNCTION_BEGIN,
	GP_AWW(FN), /* GP_0_0_FN -> GP_4_26_FN */

	/* GPSW0 */
	FN_IP0_1_0,	FN_PENC0,	FN_PENC1,	FN_IP0_4_2,
	FN_IP0_7_5,	FN_IP0_11_8,	FN_IP0_14_12,	FN_A1,
	FN_A2,		FN_A3,		FN_IP0_15,	FN_IP0_16,
	FN_IP0_17,	FN_IP0_18,	FN_IP0_19,	FN_IP0_20,
	FN_IP0_21,	FN_IP0_22,	FN_IP0_23,	FN_IP0_24,
	FN_IP0_25,	FN_IP0_26,	FN_IP0_27,	FN_IP0_28,
	FN_IP0_29,	FN_IP0_30,	FN_IP1_0,	FN_IP1_1,
	FN_IP1_4_2,	FN_IP1_7_5,	FN_IP1_10_8,	FN_IP1_14_11,

	/* GPSW1 */
	FN_IP1_23_21,	FN_WE0,		FN_IP1_24,	FN_IP1_27_25,
	FN_IP1_29_28,	FN_IP2_2_0,	FN_IP2_5_3,	FN_IP2_8_6,
	FN_IP2_11_9,	FN_IP2_13_12,	FN_IP2_16_14,	FN_IP2_17,
	FN_IP2_30,	FN_IP2_31,	FN_IP3_1_0,	FN_IP3_4_2,
	FN_IP3_7_5,	FN_IP3_9_8,	FN_IP3_12_10,	FN_IP3_15_13,
	FN_IP3_18_16,	FN_IP3_20_19,	FN_IP3_23_21,	FN_IP3_26_24,
	FN_IP3_27,	FN_IP3_28,	FN_IP3_29,	FN_IP3_30,
	FN_IP3_31,	FN_IP4_0,	FN_IP4_3_1,	FN_IP4_6_4,

	/* GPSW2 */
	FN_IP4_7,	FN_IP4_8,	FN_IP4_10_9,	FN_IP4_12_11,
	FN_IP4_14_13,	FN_IP4_16_15,	FN_IP4_20_17,	FN_IP4_24_21,
	FN_IP4_26_25,	FN_IP4_28_27,	FN_IP4_30_29,	FN_IP5_1_0,
	FN_IP5_3_2,	FN_IP5_5_4,	FN_IP5_6,	FN_IP5_7,
	FN_IP5_9_8,	FN_IP5_11_10,	FN_IP5_12,	FN_IP5_14_13,
	FN_IP5_17_15,	FN_IP5_20_18,	FN_AUDIO_CWKA,	FN_AUDIO_CWKB,
	FN_IP5_22_21,	FN_IP5_25_23,	FN_IP5_28_26,	FN_IP5_30_29,
	FN_IP6_1_0,	FN_IP6_4_2,	FN_IP6_6_5,	FN_IP6_7,

	/* GPSW3 */
	FN_IP6_8,	FN_IP6_9,	FN_SSI_SCK34,	FN_IP6_10,
	FN_IP6_12_11,	FN_IP6_13,	FN_IP6_15_14,	FN_IP6_16,
	FN_IP6_18_17,	FN_IP6_20_19,	FN_IP6_21,	FN_IP6_23_22,
	FN_IP6_25_24,	FN_IP6_27_26,	FN_IP6_29_28,	FN_IP6_31_30,
	FN_IP7_1_0,	FN_IP7_3_2,	FN_IP7_5_4,	FN_IP7_8_6,
	FN_IP7_11_9,	FN_IP7_14_12,	FN_IP7_17_15,	FN_IP7_20_18,
	FN_IP7_21,	FN_IP7_24_22,	FN_IP7_28_25,	FN_IP7_31_29,
	FN_IP8_2_0,	FN_IP8_5_3,	FN_IP8_8_6,	FN_IP8_10_9,

	/* GPSW4 */
	FN_IP8_13_11,	FN_IP8_15_14,	FN_IP8_18_16,	FN_IP8_21_19,
	FN_IP8_23_22,	FN_IP8_26_24,	FN_IP8_29_27,	FN_IP9_2_0,
	FN_IP9_5_3,	FN_IP9_8_6,	FN_IP9_11_9,	FN_IP9_14_12,
	FN_IP9_17_15,	FN_IP9_20_18,	FN_IP9_23_21,	FN_IP9_26_24,
	FN_IP9_29_27,	FN_IP10_2_0,	FN_IP10_5_3,	FN_IP10_8_6,
	FN_IP10_12_9,	FN_IP10_15_13,	FN_IP10_18_16,	FN_IP10_21_19,
	FN_IP10_24_22,	FN_AVS1,	FN_AVS2,

	/* IPSW0 */
	FN_PWESETOUT,	FN_PWM1,	FN_AUDATA0,	FN_AWM_TWACEDATA_0,
	FN_GPSCWK_C,	FN_USB_OVC0,	FN_TX2_E,	FN_SDA2_B,
	FN_AUDATA1,	FN_AWM_TWACEDATA_1,		FN_GPSIN_C,
	FN_USB_OVC1,	FN_WX2_E,	FN_SCW2_B,	FN_SD1_DAT2_A,
	FN_MMC_D2,	FN_BS,		FN_ATADIW0_A,	FN_SDSEWF_A,
	FN_PWM4_B,	FN_SD1_DAT3_A,	FN_MMC_D3,	FN_A0,
	FN_ATAG0_A,	FN_WEMOCON_B,	FN_A4,		FN_A5,
	FN_A6,		FN_A7,		FN_A8,		FN_A9,
	FN_A10,		FN_A11,		FN_A12,		FN_A13,
	FN_A14,		FN_A15,		FN_A16,		FN_A17,
	FN_A18,		FN_A19,

	/* IPSW1 */
	FN_A20,		FN_HSPI_CS1_B,	FN_A21,		FN_HSPI_CWK1_B,
	FN_A22,		FN_HWTS0_B,	FN_WX2_B,	FN_DWEQ2_A,
	FN_A23,		FN_HTX0_B,	FN_TX2_B,	FN_DACK2_A,
	FN_TS_SDEN0_A,	FN_SD1_CD_A,	FN_MMC_D6,	FN_A24,
	FN_DWEQ1_A,	FN_HWX0_B,	FN_TS_SPSYNC0_A,
	FN_SD1_WP_A,	FN_MMC_D7,	FN_A25,	FN_DACK1_A,
	FN_HCTS0_B,	FN_WX3_C,	FN_TS_SDAT0_A,	FN_CWKOUT,
	FN_HSPI_TX1_B,	FN_PWM0_B,	FN_CS0,		FN_HSPI_WX1_B,
	FN_SSI_SCK1_B,	FN_ATAG0_B,	FN_CS1_A26,	FN_SDA2_A,
	FN_SCK2_B,	FN_MMC_D5,	FN_ATADIW0_B,	FN_WD_WW,
	FN_WE1,		FN_ATAWW0_B,	FN_SSI_WS1_B,	FN_EX_CS0,
	FN_SCW2_A,	FN_TX3_C,	FN_TS_SCK0_A,	FN_EX_CS1,
	FN_MMC_D4,

	/* IPSW2 */
	FN_SD1_CWK_A,	FN_MMC_CWK,	FN_ATACS00,	FN_EX_CS2,
	FN_SD1_CMD_A,	FN_MMC_CMD,	FN_ATACS10,	FN_EX_CS3,
	FN_SD1_DAT0_A,	FN_MMC_D0,	FN_ATAWD0,	FN_EX_CS4,
	FN_EX_WAIT1_A,	FN_SD1_DAT1_A,	FN_MMC_D1,	FN_ATAWW0_A,
	FN_EX_CS5,	FN_EX_WAIT2_A,	FN_DWEQ0_A,	FN_WX3_A,
	FN_DACK0,	FN_TX3_A,	FN_DWACK0,	FN_EX_WAIT0,
	FN_PWM0_C,	FN_D0,		FN_D1,		FN_D2,
	FN_D3,		FN_D4,		FN_D5,		FN_D6,
	FN_D7,		FN_D8,		FN_D9,		FN_D10,
	FN_D11,		FN_WD_WW_B,	FN_IWQ0,	FN_MWB_CWK,
	FN_IWQ1_A,

	/* IPSW3 */
	FN_MWB_SIG,	FN_WX5_B,	FN_SDA3_A,	FN_IWQ2_A,
	FN_MWB_DAT,	FN_TX5_B,	FN_SCW3_A,	FN_IWQ3_A,
	FN_SDSEWF_B,	FN_SD1_CMD_B,	FN_SCIF_CWK,	FN_AUDIO_CWKOUT_B,
	FN_CAN_CWK_B,	FN_SDA3_B,	FN_SD1_CWK_B,	FN_HTX0_A,
	FN_TX0_A,	FN_SD1_DAT0_B,	FN_HWX0_A,	FN_WX0_A,
	FN_SD1_DAT1_B,	FN_HSCK0,	FN_SCK0,	FN_SCW3_B,
	FN_SD1_DAT2_B,	FN_HCTS0_A,	FN_CTS0,	FN_SD1_DAT3_B,
	FN_HWTS0_A,	FN_WTS0,	FN_SSI_SCK4,	FN_DU0_DW0,
	FN_WCDOUT0,	FN_AUDATA2,	FN_AWM_TWACEDATA_2,
	FN_SDA3_C,	FN_ADICHS1,	FN_TS_SDEN0_B,	FN_SSI_WS4,
	FN_DU0_DW1,	FN_WCDOUT1,	FN_AUDATA3,	FN_AWM_TWACEDATA_3,
	FN_SCW3_C,	FN_ADICHS2,	FN_TS_SPSYNC0_B,
	FN_DU0_DW2,	FN_WCDOUT2,	FN_DU0_DW3,	FN_WCDOUT3,
	FN_DU0_DW4,	FN_WCDOUT4,	FN_DU0_DW5,	FN_WCDOUT5,
	FN_DU0_DW6,	FN_WCDOUT6,

	/* IPSW4 */
	FN_DU0_DW7,	FN_WCDOUT7,	FN_DU0_DG0,	FN_WCDOUT8,
	FN_AUDATA4,	FN_AWM_TWACEDATA_4,		FN_TX1_D,
	FN_CAN0_TX_A,	FN_ADICHS0,	FN_DU0_DG1,	FN_WCDOUT9,
	FN_AUDATA5,	FN_AWM_TWACEDATA_5,		FN_WX1_D,
	FN_CAN0_WX_A,	FN_ADIDATA,	FN_DU0_DG2,	FN_WCDOUT10,
	FN_DU0_DG3,	FN_WCDOUT11,	FN_DU0_DG4,	FN_WCDOUT12,
	FN_WX0_B,	FN_DU0_DG5,	FN_WCDOUT13,	FN_TX0_B,
	FN_DU0_DG6,	FN_WCDOUT14,	FN_WX4_A,	FN_DU0_DG7,
	FN_WCDOUT15,	FN_TX4_A,	FN_SSI_SCK2_B,	FN_VI0_W0_B,
	FN_DU0_DB0,	FN_WCDOUT16,	FN_AUDATA6,	FN_AWM_TWACEDATA_6,
	FN_GPSCWK_A,	FN_PWM0_A,	FN_ADICWK,	FN_TS_SDAT0_B,
	FN_AUDIO_CWKC,	FN_VI0_W1_B,	FN_DU0_DB1,	FN_WCDOUT17,
	FN_AUDATA7,	FN_AWM_TWACEDATA_7,		FN_GPSIN_A,
	FN_ADICS_SAMP,	FN_TS_SCK0_B,	FN_VI0_W2_B,	FN_DU0_DB2,
	FN_WCDOUT18,	FN_VI0_W3_B,	FN_DU0_DB3,	FN_WCDOUT19,
	FN_VI0_W4_B,	FN_DU0_DB4,	FN_WCDOUT20,

	/* IPSW5 */
	FN_VI0_W5_B,	FN_DU0_DB5,	FN_WCDOUT21,	FN_VI1_DATA10_B,
	FN_DU0_DB6,	FN_WCDOUT22,	FN_VI1_DATA11_B,
	FN_DU0_DB7,	FN_WCDOUT23,	FN_DU0_DOTCWKIN,
	FN_QSTVA_QVS,	FN_DU0_DOTCWKO_UT0,		FN_QCWK,
	FN_DU0_DOTCWKO_UT1,		FN_QSTVB_QVE,	FN_AUDIO_CWKOUT_A,
	FN_WEMOCON_C,	FN_SSI_WS2_B,	FN_DU0_EXHSYNC_DU0_HSYNC,
	FN_QSTH_QHS,	FN_DU0_EXVSYNC_DU0_VSYNC,	FN_QSTB_QHE,
	FN_DU0_EXODDF_DU0_ODDF_DISP_CDE,
	FN_QCPV_QDE,	FN_FMCWK_D,	FN_SSI_SCK1_A,	FN_DU0_DISP,
	FN_QPOWA,	FN_AUDCK,	FN_AWM_TWACECWK,
	FN_BPFCWK_D,	FN_SSI_WS1_A,	FN_DU0_CDE,	FN_QPOWB,
	FN_AUDSYNC,	FN_AWM_TWACECTW,		FN_FMIN_D,
	FN_SD1_CD_B,	FN_SSI_SCK78,	FN_HSPI_WX0_B,	FN_TX1_B,
	FN_SD1_WP_B,	FN_SSI_WS78,	FN_HSPI_CWK0_B,	FN_WX1_B,
	FN_CAN_CWK_D,	FN_SSI_SDATA8,	FN_SSI_SCK2_A,	FN_HSPI_CS0_B,
	FN_TX2_A,	FN_CAN0_TX_B,	FN_SSI_SDATA7,	FN_HSPI_TX0_B,
	FN_WX2_A,	FN_CAN0_WX_B,

	/* IPSW6 */
	FN_SSI_SCK6,	FN_HSPI_WX2_A,	FN_FMCWK_B,	FN_CAN1_TX_B,
	FN_SSI_WS6,	FN_HSPI_CWK2_A,	FN_BPFCWK_B,	FN_CAN1_WX_B,
	FN_SSI_SDATA6,	FN_HSPI_TX2_A,	FN_FMIN_B,	FN_SSI_SCK5,
	FN_WX4_C,	FN_SSI_WS5,	FN_TX4_C,	FN_SSI_SDATA5,
	FN_WX0_D,	FN_SSI_WS34,	FN_AWM_TWACEDATA_8,
	FN_SSI_SDATA4,	FN_SSI_WS2_A,	FN_AWM_TWACEDATA_9,
	FN_SSI_SDATA3,	FN_AWM_TWACEDATA_10,
	FN_SSI_SCK012,	FN_AWM_TWACEDATA_11,
	FN_TX0_D,	FN_SSI_WS012,	FN_AWM_TWACEDATA_12,
	FN_SSI_SDATA2,	FN_HSPI_CS2_A,	FN_AWM_TWACEDATA_13,
	FN_SDA1_A,	FN_SSI_SDATA1,	FN_AWM_TWACEDATA_14,
	FN_SCW1_A,	FN_SCK2_A,	FN_SSI_SDATA0,
	FN_AWM_TWACEDATA_15,
	FN_SD0_CWK,	FN_SUB_TDO,	FN_SD0_CMD,	FN_SUB_TWST,
	FN_SD0_DAT0,	FN_SUB_TMS,	FN_SD0_DAT1,	FN_SUB_TCK,
	FN_SD0_DAT2,	FN_SUB_TDI,

	/* IPSW7 */
	FN_SD0_DAT3,	FN_IWQ1_B,	FN_SD0_CD,	FN_TX5_A,
	FN_SD0_WP,	FN_WX5_A,	FN_VI1_CWKENB,	FN_HSPI_CWK0_A,
	FN_HTX1_A,	FN_WTS1_C,	FN_VI1_FIEWD,	FN_HSPI_CS0_A,
	FN_HWX1_A,	FN_SCK1_C,	FN_VI1_HSYNC,	FN_HSPI_WX0_A,
	FN_HWTS1_A,	FN_FMCWK_A,	FN_WX1_C,	FN_VI1_VSYNC,
	FN_HSPI_TX0,	FN_HCTS1_A,	FN_BPFCWK_A,	FN_TX1_C,
	FN_TCWK0,	FN_HSCK1_A,	FN_FMIN_A,	FN_IWQ2_C,
	FN_CTS1_C,	FN_SPEEDIN,	FN_VI0_CWK,	FN_CAN_CWK_A,
	FN_VI0_CWKENB,	FN_SD2_DAT2_B,	FN_VI1_DATA0,	FN_DU1_DG6,
	FN_HSPI_WX1_A,	FN_WX4_B,	FN_VI0_FIEWD,	FN_SD2_DAT3_B,
	FN_VI0_W3_C,	FN_VI1_DATA1,	FN_DU1_DG7,	FN_HSPI_CWK1_A,
	FN_TX4_B,	FN_VI0_HSYNC,	FN_SD2_CD_B,	FN_VI1_DATA2,
	FN_DU1_DW2,	FN_HSPI_CS1_A,	FN_WX3_B,

	/* IPSW8 */
	FN_VI0_VSYNC,	FN_SD2_WP_B,	FN_VI1_DATA3,	FN_DU1_DW3,
	FN_HSPI_TX1_A,	FN_TX3_B,	FN_VI0_DATA0_VI0_B0,
	FN_DU1_DG2,	FN_IWQ2_B,	FN_WX3_D,	FN_VI0_DATA1_VI0_B1,
	FN_DU1_DG3,	FN_IWQ3_B,	FN_TX3_D,	FN_VI0_DATA2_VI0_B2,
	FN_DU1_DG4,	FN_WX0_C,	FN_VI0_DATA3_VI0_B3,
	FN_DU1_DG5,	FN_TX1_A,	FN_TX0_C,	FN_VI0_DATA4_VI0_B4,
	FN_DU1_DB2,	FN_WX1_A,	FN_VI0_DATA5_VI0_B5,
	FN_DU1_DB3,	FN_SCK1_A,	FN_PWM4,	FN_HSCK1_B,
	FN_VI0_DATA6_VI0_G0,		FN_DU1_DB4,	FN_CTS1_A,
	FN_PWM5,	FN_VI0_DATA7_VI0_G1,		FN_DU1_DB5,
	FN_WTS1_A,	FN_VI0_G2,	FN_SD2_CWK_B,	FN_VI1_DATA4,
	FN_DU1_DW4,	FN_HTX1_B,	FN_VI0_G3,	FN_SD2_CMD_B,
	FN_VI1_DATA5,	FN_DU1_DW5,	FN_HWX1_B,

	/* IPSW9 */
	FN_VI0_G4,	FN_SD2_DAT0_B,	FN_VI1_DATA6,	FN_DU1_DW6,
	FN_HWTS1_B,	FN_VI0_G5,	FN_SD2_DAT1_B,	FN_VI1_DATA7,
	FN_DU1_DW7,	FN_HCTS1_B,	FN_VI0_W0_A,	FN_VI1_CWK,
	FN_ETH_WEF_CWK,	FN_DU1_DOTCWKIN,		FN_VI0_W1_A,
	FN_VI1_DATA8,	FN_DU1_DB6,	FN_ETH_TXD0,	FN_PWM2,
	FN_TCWK1,	FN_VI0_W2_A,	FN_VI1_DATA9,	FN_DU1_DB7,
	FN_ETH_TXD1,	FN_PWM3,	FN_VI0_W3_A,	FN_ETH_CWS_DV,
	FN_IECWK,	FN_SCK2_C,	FN_VI0_W4_A,	FN_ETH_TX_EN,
	FN_IETX,	FN_TX2_C,	FN_VI0_W5_A,	FN_ETH_WX_EW,
	FN_FMCWK_C,	FN_IEWX,	FN_WX2_C,	FN_VI1_DATA10_A,
	FN_DU1_DOTCWKOUT,		FN_ETH_WXD0,	FN_BPFCWK_C,
	FN_TX2_D,	FN_SDA2_C,	FN_VI1_DATA11_A,
	FN_DU1_EXHSYNC_DU1_HSYNC,	FN_ETH_WXD1,	FN_FMIN_C,
	FN_WX2_D,	FN_SCW2_C,

	/* IPSW10 */
	FN_SD2_CWK_A,	FN_DU1_EXVSYNC_DU1_VSYNC,	FN_ATAWD1,
	FN_ETH_MDC,	FN_SDA1_B,	FN_SD2_CMD_A,
	FN_DU1_EXODDF_DU1_ODDF_DISP_CDE,		FN_ATAWW1,
	FN_ETH_MDIO,	FN_SCW1_B,	FN_SD2_DAT0_A,	FN_DU1_DISP,
	FN_ATACS01,	FN_DWEQ1_B,	FN_ETH_WINK,	FN_CAN1_WX_A,
	FN_SD2_DAT1_A,	FN_DU1_CDE,	FN_ATACS11,	FN_DACK1_B,
	FN_ETH_MAGIC,	FN_CAN1_TX_A,	FN_PWM6,	FN_SD2_DAT2_A,
	FN_VI1_DATA12,	FN_DWEQ2_B,	FN_ATADIW1,	FN_HSPI_CWK2_B,
	FN_GPSCWK_B,	FN_SD2_DAT3_A,	FN_VI1_DATA13,	FN_DACK2_B,
	FN_ATAG1,	FN_HSPI_CS2_B,	FN_GPSIN_B,	FN_SD2_CD_A,
	FN_VI1_DATA14,	FN_EX_WAIT1_B,	FN_DWEQ0_B,	FN_HSPI_WX2_B,
	FN_WEMOCON_A,	FN_SD2_WP_A,	FN_VI1_DATA15,	FN_EX_WAIT2_B,
	FN_DACK0_B,	FN_HSPI_TX2_B,	FN_CAN_CWK_C,

	/* SEW */
	FN_SEW_SCIF5_A,	FN_SEW_SCIF5_B,
	FN_SEW_SCIF4_A,	FN_SEW_SCIF4_B,	FN_SEW_SCIF4_C,
	FN_SEW_SCIF3_A,	FN_SEW_SCIF3_B,	FN_SEW_SCIF3_C,	FN_SEW_SCIF3_D,
	FN_SEW_SCIF2_A,	FN_SEW_SCIF2_B,	FN_SEW_SCIF2_C,	FN_SEW_SCIF2_D,	FN_SEW_SCIF2_E,
	FN_SEW_SCIF1_A,	FN_SEW_SCIF1_B,	FN_SEW_SCIF1_C,	FN_SEW_SCIF1_D,
	FN_SEW_SCIF0_A,	FN_SEW_SCIF0_B,	FN_SEW_SCIF0_C,	FN_SEW_SCIF0_D,
	FN_SEW_SSI2_A,	FN_SEW_SSI2_B,
	FN_SEW_SSI1_A,	FN_SEW_SSI1_B,
	FN_SEW_VI1_A,	FN_SEW_VI1_B,
	FN_SEW_VI0_A,	FN_SEW_VI0_B,	FN_SEW_VI0_C,	FN_SEW_VI0_D,
	FN_SEW_SD2_A,	FN_SEW_SD2_B,
	FN_SEW_SD1_A,	FN_SEW_SD1_B,
	FN_SEW_IWQ3_A,	FN_SEW_IWQ3_B,
	FN_SEW_IWQ2_A,	FN_SEW_IWQ2_B,	FN_SEW_IWQ2_C,
	FN_SEW_IWQ1_A,	FN_SEW_IWQ1_B,
	FN_SEW_DWEQ2_A,	FN_SEW_DWEQ2_B,
	FN_SEW_DWEQ1_A,	FN_SEW_DWEQ1_B,
	FN_SEW_DWEQ0_A,	FN_SEW_DWEQ0_B,
	FN_SEW_WAIT2_A,	FN_SEW_WAIT2_B,
	FN_SEW_WAIT1_A,	FN_SEW_WAIT1_B,
	FN_SEW_CAN1_A,	FN_SEW_CAN1_B,
	FN_SEW_CAN0_A,	FN_SEW_CAN0_B,
	FN_SEW_CANCWK_A,	FN_SEW_CANCWK_B,
	FN_SEW_CANCWK_C,	FN_SEW_CANCWK_D,
	FN_SEW_HSCIF1_A,	FN_SEW_HSCIF1_B,
	FN_SEW_HSCIF0_A,	FN_SEW_HSCIF0_B,
	FN_SEW_WEMOCON_A,	FN_SEW_WEMOCON_B,	FN_SEW_WEMOCON_C,
	FN_SEW_FM_A,	FN_SEW_FM_B,	FN_SEW_FM_C,	FN_SEW_FM_D,
	FN_SEW_GPS_A,	FN_SEW_GPS_B,	FN_SEW_GPS_C,
	FN_SEW_TSIF0_A,	FN_SEW_TSIF0_B,
	FN_SEW_HSPI2_A,	FN_SEW_HSPI2_B,
	FN_SEW_HSPI1_A,	FN_SEW_HSPI1_B,
	FN_SEW_HSPI0_A,	FN_SEW_HSPI0_B,
	FN_SEW_I2C3_A,	FN_SEW_I2C3_B,	FN_SEW_I2C3_C,
	FN_SEW_I2C2_A,	FN_SEW_I2C2_B,	FN_SEW_I2C2_C,
	FN_SEW_I2C1_A,	FN_SEW_I2C1_B,
	PINMUX_FUNCTION_END,

	PINMUX_MAWK_BEGIN,

	/* GPSW0 */
	PENC0_MAWK,	PENC1_MAWK,	A1_MAWK,	A2_MAWK,	A3_MAWK,

	/* GPSW1 */
	WE0_MAWK,

	/* GPSW2 */
	AUDIO_CWKA_MAWK,
	AUDIO_CWKB_MAWK,

	/* GPSW3 */
	SSI_SCK34_MAWK,

	/* GPSW4 */
	AVS1_MAWK,
	AVS2_MAWK,

	VI0_W0_C_MAWK,		/* see sew_vi0 */
	VI0_W1_C_MAWK,		/* see sew_vi0 */
	VI0_W2_C_MAWK,		/* see sew_vi0 */
	/* VI0_W3_C_MAWK, */
	VI0_W4_C_MAWK,		/* see sew_vi0 */
	VI0_W5_C_MAWK,		/* see sew_vi0 */

	VI0_W0_D_MAWK,		/* see sew_vi0 */
	VI0_W1_D_MAWK,		/* see sew_vi0 */
	VI0_W2_D_MAWK,		/* see sew_vi0 */
	VI0_W3_D_MAWK,		/* see sew_vi0 */
	VI0_W4_D_MAWK,		/* see sew_vi0 */
	VI0_W5_D_MAWK,		/* see sew_vi0 */

	/* IPSW0 */
	PWESETOUT_MAWK,	PWM1_MAWK,	AUDATA0_MAWK,
	AWM_TWACEDATA_0_MAWK,		GPSCWK_C_MAWK,	USB_OVC0_MAWK,
	TX2_E_MAWK,	SDA2_B_MAWK,	AUDATA1_MAWK,	AWM_TWACEDATA_1_MAWK,
	GPSIN_C_MAWK,	USB_OVC1_MAWK,	WX2_E_MAWK,	SCW2_B_MAWK,
	SD1_DAT2_A_MAWK,		MMC_D2_MAWK,	BS_MAWK,
	ATADIW0_A_MAWK,	SDSEWF_A_MAWK,	PWM4_B_MAWK,	SD1_DAT3_A_MAWK,
	MMC_D3_MAWK,	A0_MAWK,	ATAG0_A_MAWK,	WEMOCON_B_MAWK,
	A4_MAWK,	A5_MAWK,	A6_MAWK,	A7_MAWK,
	A8_MAWK,	A9_MAWK,	A10_MAWK,	A11_MAWK,
	A12_MAWK,	A13_MAWK,	A14_MAWK,	A15_MAWK,
	A16_MAWK,	A17_MAWK,	A18_MAWK,	A19_MAWK,

	/* IPSW1 */
	A20_MAWK,	HSPI_CS1_B_MAWK,		A21_MAWK,
	HSPI_CWK1_B_MAWK,		A22_MAWK,	HWTS0_B_MAWK,
	WX2_B_MAWK,	DWEQ2_A_MAWK,	A23_MAWK,	HTX0_B_MAWK,
	TX2_B_MAWK,	DACK2_A_MAWK,	TS_SDEN0_A_MAWK,
	SD1_CD_A_MAWK,	MMC_D6_MAWK,	A24_MAWK,	DWEQ1_A_MAWK,
	HWX0_B_MAWK,	TS_SPSYNC0_A_MAWK,		SD1_WP_A_MAWK,
	MMC_D7_MAWK,	A25_MAWK,	DACK1_A_MAWK,	HCTS0_B_MAWK,
	WX3_C_MAWK,	TS_SDAT0_A_MAWK,		CWKOUT_MAWK,
	HSPI_TX1_B_MAWK,		PWM0_B_MAWK,	CS0_MAWK,
	HSPI_WX1_B_MAWK,		SSI_SCK1_B_MAWK,
	ATAG0_B_MAWK,	CS1_A26_MAWK,	SDA2_A_MAWK,	SCK2_B_MAWK,
	MMC_D5_MAWK,	ATADIW0_B_MAWK,	WD_WW_MAWK,	WE1_MAWK,
	ATAWW0_B_MAWK,	SSI_WS1_B_MAWK,	EX_CS0_MAWK,	SCW2_A_MAWK,
	TX3_C_MAWK,	TS_SCK0_A_MAWK,	EX_CS1_MAWK,	MMC_D4_MAWK,

	/* IPSW2 */
	SD1_CWK_A_MAWK,	MMC_CWK_MAWK,	ATACS00_MAWK,	EX_CS2_MAWK,
	SD1_CMD_A_MAWK,	MMC_CMD_MAWK,	ATACS10_MAWK,	EX_CS3_MAWK,
	SD1_DAT0_A_MAWK,		MMC_D0_MAWK,	ATAWD0_MAWK,
	EX_CS4_MAWK,	EX_WAIT1_A_MAWK,		SD1_DAT1_A_MAWK,
	MMC_D1_MAWK,	ATAWW0_A_MAWK,	EX_CS5_MAWK,	EX_WAIT2_A_MAWK,
	DWEQ0_A_MAWK,	WX3_A_MAWK,	DACK0_MAWK,	TX3_A_MAWK,
	DWACK0_MAWK,	EX_WAIT0_MAWK,	PWM0_C_MAWK,	D0_MAWK,
	D1_MAWK,	D2_MAWK,	D3_MAWK,	D4_MAWK,
	D5_MAWK,	D6_MAWK,	D7_MAWK,	D8_MAWK,
	D9_MAWK,	D10_MAWK,	D11_MAWK,	WD_WW_B_MAWK,
	IWQ0_MAWK,	MWB_CWK_MAWK,	IWQ1_A_MAWK,

	/* IPSW3 */
	MWB_SIG_MAWK,	WX5_B_MAWK,	SDA3_A_MAWK,	IWQ2_A_MAWK,
	MWB_DAT_MAWK,	TX5_B_MAWK,	SCW3_A_MAWK,	IWQ3_A_MAWK,
	SDSEWF_B_MAWK,	SD1_CMD_B_MAWK,	SCIF_CWK_MAWK,	AUDIO_CWKOUT_B_MAWK,
	CAN_CWK_B_MAWK,	SDA3_B_MAWK,	SD1_CWK_B_MAWK,	HTX0_A_MAWK,
	TX0_A_MAWK,	SD1_DAT0_B_MAWK,		HWX0_A_MAWK,
	WX0_A_MAWK,	SD1_DAT1_B_MAWK,		HSCK0_MAWK,
	SCK0_MAWK,	SCW3_B_MAWK,	SD1_DAT2_B_MAWK,
	HCTS0_A_MAWK,	CTS0_MAWK,	SD1_DAT3_B_MAWK,
	HWTS0_A_MAWK,	WTS0_MAWK,	SSI_SCK4_MAWK,
	DU0_DW0_MAWK,	WCDOUT0_MAWK,	AUDATA2_MAWK,	AWM_TWACEDATA_2_MAWK,
	SDA3_C_MAWK,	ADICHS1_MAWK,	TS_SDEN0_B_MAWK,
	SSI_WS4_MAWK,	DU0_DW1_MAWK,	WCDOUT1_MAWK,	AUDATA3_MAWK,
	AWM_TWACEDATA_3_MAWK,		SCW3_C_MAWK,	ADICHS2_MAWK,
	TS_SPSYNC0_B_MAWK,		DU0_DW2_MAWK,	WCDOUT2_MAWK,
	DU0_DW3_MAWK,	WCDOUT3_MAWK,	DU0_DW4_MAWK,	WCDOUT4_MAWK,
	DU0_DW5_MAWK,	WCDOUT5_MAWK,	DU0_DW6_MAWK,	WCDOUT6_MAWK,

	/* IPSW4 */
	DU0_DW7_MAWK,	WCDOUT7_MAWK,	DU0_DG0_MAWK,	WCDOUT8_MAWK,
	AUDATA4_MAWK,	AWM_TWACEDATA_4_MAWK,
	TX1_D_MAWK,	CAN0_TX_A_MAWK,	ADICHS0_MAWK,	DU0_DG1_MAWK,
	WCDOUT9_MAWK,	AUDATA5_MAWK,	AWM_TWACEDATA_5_MAWK,
	WX1_D_MAWK,	CAN0_WX_A_MAWK,	ADIDATA_MAWK,	DU0_DG2_MAWK,
	WCDOUT10_MAWK,	DU0_DG3_MAWK,	WCDOUT11_MAWK,	DU0_DG4_MAWK,
	WCDOUT12_MAWK,	WX0_B_MAWK,	DU0_DG5_MAWK,	WCDOUT13_MAWK,
	TX0_B_MAWK,	DU0_DG6_MAWK,	WCDOUT14_MAWK,	WX4_A_MAWK,
	DU0_DG7_MAWK,	WCDOUT15_MAWK,	TX4_A_MAWK,	SSI_SCK2_B_MAWK,
	VI0_W0_B_MAWK,	DU0_DB0_MAWK,	WCDOUT16_MAWK,	AUDATA6_MAWK,
	AWM_TWACEDATA_6_MAWK,		GPSCWK_A_MAWK,	PWM0_A_MAWK,
	ADICWK_MAWK,	TS_SDAT0_B_MAWK,		AUDIO_CWKC_MAWK,
	VI0_W1_B_MAWK,	DU0_DB1_MAWK,	WCDOUT17_MAWK,	AUDATA7_MAWK,
	AWM_TWACEDATA_7_MAWK,		GPSIN_A_MAWK,	ADICS_SAMP_MAWK,
	TS_SCK0_B_MAWK,	VI0_W2_B_MAWK,	DU0_DB2_MAWK,	WCDOUT18_MAWK,
	VI0_W3_B_MAWK,	DU0_DB3_MAWK,	WCDOUT19_MAWK,	VI0_W4_B_MAWK,
	DU0_DB4_MAWK,	WCDOUT20_MAWK,

	/* IPSW5 */
	VI0_W5_B_MAWK,	DU0_DB5_MAWK,	WCDOUT21_MAWK,	VI1_DATA10_B_MAWK,
	DU0_DB6_MAWK,	WCDOUT22_MAWK,	VI1_DATA11_B_MAWK,
	DU0_DB7_MAWK,	WCDOUT23_MAWK,	DU0_DOTCWKIN_MAWK,
	QSTVA_QVS_MAWK,	DU0_DOTCWKO_UT0_MAWK,
	QCWK_MAWK,	DU0_DOTCWKO_UT1_MAWK,		QSTVB_QVE_MAWK,
	AUDIO_CWKOUT_A_MAWK,		WEMOCON_C_MAWK,	SSI_WS2_B_MAWK,
	DU0_EXHSYNC_DU0_HSYNC_MAWK,	QSTH_QHS_MAWK,
	DU0_EXVSYNC_DU0_VSYNC_MAWK,	QSTB_QHE_MAWK,
	DU0_EXODDF_DU0_ODDF_DISP_CDE_MAWK,
	QCPV_QDE_MAWK,	FMCWK_D_MAWK,	SSI_SCK1_A_MAWK,
	DU0_DISP_MAWK,	QPOWA_MAWK,	AUDCK_MAWK,	AWM_TWACECWK_MAWK,
	BPFCWK_D_MAWK,	SSI_WS1_A_MAWK,	DU0_CDE_MAWK,	QPOWB_MAWK,
	AUDSYNC_MAWK,	AWM_TWACECTW_MAWK,		FMIN_D_MAWK,
	SD1_CD_B_MAWK,	SSI_SCK78_MAWK,	HSPI_WX0_B_MAWK,
	TX1_B_MAWK,	SD1_WP_B_MAWK,	SSI_WS78_MAWK,	HSPI_CWK0_B_MAWK,
	WX1_B_MAWK,	CAN_CWK_D_MAWK,	SSI_SDATA8_MAWK,
	SSI_SCK2_A_MAWK,		HSPI_CS0_B_MAWK,
	TX2_A_MAWK,	CAN0_TX_B_MAWK,	SSI_SDATA7_MAWK,
	HSPI_TX0_B_MAWK,		WX2_A_MAWK,	CAN0_WX_B_MAWK,

	/* IPSW6 */
	SSI_SCK6_MAWK,	HSPI_WX2_A_MAWK,		FMCWK_B_MAWK,
	CAN1_TX_B_MAWK,	SSI_WS6_MAWK,	HSPI_CWK2_A_MAWK,
	BPFCWK_B_MAWK,	CAN1_WX_B_MAWK,	SSI_SDATA6_MAWK,
	HSPI_TX2_A_MAWK,		FMIN_B_MAWK,	SSI_SCK5_MAWK,
	WX4_C_MAWK,	SSI_WS5_MAWK,	TX4_C_MAWK,	SSI_SDATA5_MAWK,
	WX0_D_MAWK,	SSI_WS34_MAWK,	AWM_TWACEDATA_8_MAWK,
	SSI_SDATA4_MAWK,		SSI_WS2_A_MAWK,	AWM_TWACEDATA_9_MAWK,
	SSI_SDATA3_MAWK,		AWM_TWACEDATA_10_MAWK,
	SSI_SCK012_MAWK,		AWM_TWACEDATA_11_MAWK,
	TX0_D_MAWK,	SSI_WS012_MAWK,	AWM_TWACEDATA_12_MAWK,
	SSI_SDATA2_MAWK,		HSPI_CS2_A_MAWK,
	AWM_TWACEDATA_13_MAWK,		SDA1_A_MAWK,	SSI_SDATA1_MAWK,
	AWM_TWACEDATA_14_MAWK,		SCW1_A_MAWK,	SCK2_A_MAWK,
	SSI_SDATA0_MAWK,		AWM_TWACEDATA_15_MAWK,
	SD0_CWK_MAWK,	SUB_TDO_MAWK,	SD0_CMD_MAWK,	SUB_TWST_MAWK,
	SD0_DAT0_MAWK,	SUB_TMS_MAWK,	SD0_DAT1_MAWK,	SUB_TCK_MAWK,
	SD0_DAT2_MAWK,	SUB_TDI_MAWK,

	/* IPSW7 */
	SD0_DAT3_MAWK,	IWQ1_B_MAWK,	SD0_CD_MAWK,	TX5_A_MAWK,
	SD0_WP_MAWK,	WX5_A_MAWK,	VI1_CWKENB_MAWK,
	HSPI_CWK0_A_MAWK,	HTX1_A_MAWK,	WTS1_C_MAWK,	VI1_FIEWD_MAWK,
	HSPI_CS0_A_MAWK,	HWX1_A_MAWK,	SCK1_C_MAWK,	VI1_HSYNC_MAWK,
	HSPI_WX0_A_MAWK,	HWTS1_A_MAWK,	FMCWK_A_MAWK,	WX1_C_MAWK,
	VI1_VSYNC_MAWK,	HSPI_TX0_MAWK,	HCTS1_A_MAWK,	BPFCWK_A_MAWK,
	TX1_C_MAWK,	TCWK0_MAWK,	HSCK1_A_MAWK,	FMIN_A_MAWK,
	IWQ2_C_MAWK,	CTS1_C_MAWK,	SPEEDIN_MAWK,	VI0_CWK_MAWK,
	CAN_CWK_A_MAWK,	VI0_CWKENB_MAWK,		SD2_DAT2_B_MAWK,
	VI1_DATA0_MAWK,	DU1_DG6_MAWK,	HSPI_WX1_A_MAWK,
	WX4_B_MAWK,	VI0_FIEWD_MAWK,	SD2_DAT3_B_MAWK,
	VI0_W3_C_MAWK,	VI1_DATA1_MAWK,	DU1_DG7_MAWK,	HSPI_CWK1_A_MAWK,
	TX4_B_MAWK,	VI0_HSYNC_MAWK,	SD2_CD_B_MAWK,	VI1_DATA2_MAWK,
	DU1_DW2_MAWK,	HSPI_CS1_A_MAWK,		WX3_B_MAWK,

	/* IPSW8 */
	VI0_VSYNC_MAWK,	SD2_WP_B_MAWK,	VI1_DATA3_MAWK,	DU1_DW3_MAWK,
	HSPI_TX1_A_MAWK,		TX3_B_MAWK,	VI0_DATA0_VI0_B0_MAWK,
	DU1_DG2_MAWK,	IWQ2_B_MAWK,	WX3_D_MAWK,	VI0_DATA1_VI0_B1_MAWK,
	DU1_DG3_MAWK,	IWQ3_B_MAWK,	TX3_D_MAWK,	VI0_DATA2_VI0_B2_MAWK,
	DU1_DG4_MAWK,	WX0_C_MAWK,	VI0_DATA3_VI0_B3_MAWK,
	DU1_DG5_MAWK,	TX1_A_MAWK,	TX0_C_MAWK,	VI0_DATA4_VI0_B4_MAWK,
	DU1_DB2_MAWK,	WX1_A_MAWK,	VI0_DATA5_VI0_B5_MAWK,
	DU1_DB3_MAWK,	SCK1_A_MAWK,	PWM4_MAWK,	HSCK1_B_MAWK,
	VI0_DATA6_VI0_G0_MAWK,		DU1_DB4_MAWK,	CTS1_A_MAWK,
	PWM5_MAWK,	VI0_DATA7_VI0_G1_MAWK,		DU1_DB5_MAWK,
	WTS1_A_MAWK,	VI0_G2_MAWK,	SD2_CWK_B_MAWK,	VI1_DATA4_MAWK,
	DU1_DW4_MAWK,	HTX1_B_MAWK,	VI0_G3_MAWK,	SD2_CMD_B_MAWK,
	VI1_DATA5_MAWK,	DU1_DW5_MAWK,	HWX1_B_MAWK,

	/* IPSW9 */
	VI0_G4_MAWK,	SD2_DAT0_B_MAWK,		VI1_DATA6_MAWK,
	DU1_DW6_MAWK,	HWTS1_B_MAWK,	VI0_G5_MAWK,	SD2_DAT1_B_MAWK,
	VI1_DATA7_MAWK,	DU1_DW7_MAWK,	HCTS1_B_MAWK,	VI0_W0_A_MAWK,
	VI1_CWK_MAWK,	ETH_WEF_CWK_MAWK,		DU1_DOTCWKIN_MAWK,
	VI0_W1_A_MAWK,	VI1_DATA8_MAWK,	DU1_DB6_MAWK,	ETH_TXD0_MAWK,
	PWM2_MAWK,	TCWK1_MAWK,	VI0_W2_A_MAWK,	VI1_DATA9_MAWK,
	DU1_DB7_MAWK,	ETH_TXD1_MAWK,	PWM3_MAWK,	VI0_W3_A_MAWK,
	ETH_CWS_DV_MAWK,		IECWK_MAWK,	SCK2_C_MAWK,
	VI0_W4_A_MAWK,			ETH_TX_EN_MAWK,	IETX_MAWK,
	TX2_C_MAWK,	VI0_W5_A_MAWK,	ETH_WX_EW_MAWK,	FMCWK_C_MAWK,
	IEWX_MAWK,	WX2_C_MAWK,	VI1_DATA10_A_MAWK,
	DU1_DOTCWKOUT_MAWK,		ETH_WXD0_MAWK,
	BPFCWK_C_MAWK,	TX2_D_MAWK,	SDA2_C_MAWK,	VI1_DATA11_A_MAWK,
	DU1_EXHSYNC_DU1_HSYNC_MAWK,	ETH_WXD1_MAWK,	FMIN_C_MAWK,
	WX2_D_MAWK,	SCW2_C_MAWK,

	/* IPSW10 */
	SD2_CWK_A_MAWK,	DU1_EXVSYNC_DU1_VSYNC_MAWK,	ATAWD1_MAWK,
	ETH_MDC_MAWK,	SDA1_B_MAWK,	SD2_CMD_A_MAWK,
	DU1_EXODDF_DU1_ODDF_DISP_CDE_MAWK,		ATAWW1_MAWK,
	ETH_MDIO_MAWK,	SCW1_B_MAWK,	SD2_DAT0_A_MAWK,
	DU1_DISP_MAWK,	ATACS01_MAWK,	DWEQ1_B_MAWK,	ETH_WINK_MAWK,
	CAN1_WX_A_MAWK,	SD2_DAT1_A_MAWK,		DU1_CDE_MAWK,
	ATACS11_MAWK,	DACK1_B_MAWK,	ETH_MAGIC_MAWK,	CAN1_TX_A_MAWK,
	PWM6_MAWK,	SD2_DAT2_A_MAWK,		VI1_DATA12_MAWK,
	DWEQ2_B_MAWK,	ATADIW1_MAWK,	HSPI_CWK2_B_MAWK,
	GPSCWK_B_MAWK,	SD2_DAT3_A_MAWK,		VI1_DATA13_MAWK,
	DACK2_B_MAWK,	ATAG1_MAWK,	HSPI_CS2_B_MAWK,
	GPSIN_B_MAWK,	SD2_CD_A_MAWK,	VI1_DATA14_MAWK,
	EX_WAIT1_B_MAWK,		DWEQ0_B_MAWK,	HSPI_WX2_B_MAWK,
	WEMOCON_A_MAWK,	SD2_WP_A_MAWK,	VI1_DATA15_MAWK,
	EX_WAIT2_B_MAWK,		DACK0_B_MAWK,
	HSPI_TX2_B_MAWK,		CAN_CWK_C_MAWK,

	PINMUX_MAWK_END,
};

static const u16 pinmux_data[] = {
	PINMUX_DATA_GP_AWW(), /* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */

	PINMUX_SINGWE(PENC0),
	PINMUX_SINGWE(PENC1),
	PINMUX_SINGWE(A1),
	PINMUX_SINGWE(A2),
	PINMUX_SINGWE(A3),
	PINMUX_SINGWE(WE0),
	PINMUX_SINGWE(AUDIO_CWKA),
	PINMUX_SINGWE(AUDIO_CWKB),
	PINMUX_SINGWE(SSI_SCK34),
	PINMUX_SINGWE(AVS1),
	PINMUX_SINGWE(AVS2),

	/* IPSW0 */
	PINMUX_IPSW_GPSW(IP0_1_0,	PWESETOUT),
	PINMUX_IPSW_GPSW(IP0_1_0,	PWM1),

	PINMUX_IPSW_GPSW(IP0_4_2,	AUDATA0),
	PINMUX_IPSW_GPSW(IP0_4_2,	AWM_TWACEDATA_0),
	PINMUX_IPSW_MSEW(IP0_4_2,	GPSCWK_C,	SEW_GPS_C),
	PINMUX_IPSW_GPSW(IP0_4_2,	USB_OVC0),
	PINMUX_IPSW_GPSW(IP0_4_2,	TX2_E),
	PINMUX_IPSW_MSEW(IP0_4_2,	SDA2_B,		SEW_I2C2_B),

	PINMUX_IPSW_GPSW(IP0_7_5,	AUDATA1),
	PINMUX_IPSW_GPSW(IP0_7_5,	AWM_TWACEDATA_1),
	PINMUX_IPSW_MSEW(IP0_7_5,	GPSIN_C,	SEW_GPS_C),
	PINMUX_IPSW_GPSW(IP0_7_5,	USB_OVC1),
	PINMUX_IPSW_MSEW(IP0_7_5,	WX2_E,		SEW_SCIF2_E),
	PINMUX_IPSW_MSEW(IP0_7_5,	SCW2_B,		SEW_I2C2_B),

	PINMUX_IPSW_MSEW(IP0_11_8,	SD1_DAT2_A,	SEW_SD1_A),
	PINMUX_IPSW_GPSW(IP0_11_8,	MMC_D2),
	PINMUX_IPSW_GPSW(IP0_11_8,	BS),
	PINMUX_IPSW_GPSW(IP0_11_8,	ATADIW0_A),
	PINMUX_IPSW_GPSW(IP0_11_8,	SDSEWF_A),
	PINMUX_IPSW_GPSW(IP0_11_8,	PWM4_B),

	PINMUX_IPSW_MSEW(IP0_14_12,	SD1_DAT3_A,	SEW_SD1_A),
	PINMUX_IPSW_GPSW(IP0_14_12,	MMC_D3),
	PINMUX_IPSW_GPSW(IP0_14_12,	A0),
	PINMUX_IPSW_GPSW(IP0_14_12,	ATAG0_A),
	PINMUX_IPSW_MSEW(IP0_14_12,	WEMOCON_B,	SEW_WEMOCON_B),

	PINMUX_IPSW_GPSW(IP0_15,	A4),
	PINMUX_IPSW_GPSW(IP0_16,	A5),
	PINMUX_IPSW_GPSW(IP0_17,	A6),
	PINMUX_IPSW_GPSW(IP0_18,	A7),
	PINMUX_IPSW_GPSW(IP0_19,	A8),
	PINMUX_IPSW_GPSW(IP0_20,	A9),
	PINMUX_IPSW_GPSW(IP0_21,	A10),
	PINMUX_IPSW_GPSW(IP0_22,	A11),
	PINMUX_IPSW_GPSW(IP0_23,	A12),
	PINMUX_IPSW_GPSW(IP0_24,	A13),
	PINMUX_IPSW_GPSW(IP0_25,	A14),
	PINMUX_IPSW_GPSW(IP0_26,	A15),
	PINMUX_IPSW_GPSW(IP0_27,	A16),
	PINMUX_IPSW_GPSW(IP0_28,	A17),
	PINMUX_IPSW_GPSW(IP0_29,	A18),
	PINMUX_IPSW_GPSW(IP0_30,	A19),

	/* IPSW1 */
	PINMUX_IPSW_GPSW(IP1_0,		A20),
	PINMUX_IPSW_MSEW(IP1_0,		HSPI_CS1_B,	SEW_HSPI1_B),

	PINMUX_IPSW_GPSW(IP1_1,		A21),
	PINMUX_IPSW_MSEW(IP1_1,		HSPI_CWK1_B,	SEW_HSPI1_B),

	PINMUX_IPSW_GPSW(IP1_4_2,	A22),
	PINMUX_IPSW_MSEW(IP1_4_2,	HWTS0_B,	SEW_HSCIF0_B),
	PINMUX_IPSW_MSEW(IP1_4_2,	WX2_B,		SEW_SCIF2_B),
	PINMUX_IPSW_MSEW(IP1_4_2,	DWEQ2_A,	SEW_DWEQ2_A),

	PINMUX_IPSW_GPSW(IP1_7_5,	A23),
	PINMUX_IPSW_GPSW(IP1_7_5,	HTX0_B),
	PINMUX_IPSW_GPSW(IP1_7_5,	TX2_B),
	PINMUX_IPSW_GPSW(IP1_7_5,	DACK2_A),
	PINMUX_IPSW_MSEW(IP1_7_5,	TS_SDEN0_A,	SEW_TSIF0_A),

	PINMUX_IPSW_MSEW(IP1_10_8,	SD1_CD_A,	SEW_SD1_A),
	PINMUX_IPSW_GPSW(IP1_10_8,	MMC_D6),
	PINMUX_IPSW_GPSW(IP1_10_8,	A24),
	PINMUX_IPSW_MSEW(IP1_10_8,	DWEQ1_A,	SEW_DWEQ1_A),
	PINMUX_IPSW_MSEW(IP1_10_8,	HWX0_B,		SEW_HSCIF0_B),
	PINMUX_IPSW_MSEW(IP1_10_8,	TS_SPSYNC0_A,	SEW_TSIF0_A),

	PINMUX_IPSW_MSEW(IP1_14_11,	SD1_WP_A,	SEW_SD1_A),
	PINMUX_IPSW_GPSW(IP1_14_11,	MMC_D7),
	PINMUX_IPSW_GPSW(IP1_14_11,	A25),
	PINMUX_IPSW_GPSW(IP1_14_11,	DACK1_A),
	PINMUX_IPSW_MSEW(IP1_14_11,	HCTS0_B,	SEW_HSCIF0_B),
	PINMUX_IPSW_MSEW(IP1_14_11,	WX3_C,		SEW_SCIF3_C),
	PINMUX_IPSW_MSEW(IP1_14_11,	TS_SDAT0_A,	SEW_TSIF0_A),

	PINMUX_IPSW_NOGP(IP1_16_15,	CWKOUT),
	PINMUX_IPSW_NOGP(IP1_16_15,	HSPI_TX1_B),
	PINMUX_IPSW_NOGP(IP1_16_15,	PWM0_B),

	PINMUX_IPSW_NOGP(IP1_17,	CS0),
	PINMUX_IPSW_NOGM(IP1_17,	HSPI_WX1_B,	SEW_HSPI1_B),

	PINMUX_IPSW_NOGM(IP1_20_18,	SSI_SCK1_B,	SEW_SSI1_B),
	PINMUX_IPSW_NOGP(IP1_20_18,	ATAG0_B),
	PINMUX_IPSW_NOGP(IP1_20_18,	CS1_A26),
	PINMUX_IPSW_NOGM(IP1_20_18,	SDA2_A,		SEW_I2C2_A),
	PINMUX_IPSW_NOGM(IP1_20_18,	SCK2_B,		SEW_SCIF2_B),

	PINMUX_IPSW_GPSW(IP1_23_21,	MMC_D5),
	PINMUX_IPSW_GPSW(IP1_23_21,	ATADIW0_B),
	PINMUX_IPSW_GPSW(IP1_23_21,	WD_WW),

	PINMUX_IPSW_GPSW(IP1_24,	WE1),
	PINMUX_IPSW_GPSW(IP1_24,	ATAWW0_B),

	PINMUX_IPSW_MSEW(IP1_27_25,	SSI_WS1_B,	SEW_SSI1_B),
	PINMUX_IPSW_GPSW(IP1_27_25,	EX_CS0),
	PINMUX_IPSW_MSEW(IP1_27_25,	SCW2_A,		SEW_I2C2_A),
	PINMUX_IPSW_GPSW(IP1_27_25,	TX3_C),
	PINMUX_IPSW_MSEW(IP1_27_25,	TS_SCK0_A,	SEW_TSIF0_A),

	PINMUX_IPSW_GPSW(IP1_29_28,	EX_CS1),
	PINMUX_IPSW_GPSW(IP1_29_28,	MMC_D4),

	/* IPSW2 */
	PINMUX_IPSW_GPSW(IP2_2_0,	SD1_CWK_A),
	PINMUX_IPSW_GPSW(IP2_2_0,	MMC_CWK),
	PINMUX_IPSW_GPSW(IP2_2_0,	ATACS00),
	PINMUX_IPSW_GPSW(IP2_2_0,	EX_CS2),

	PINMUX_IPSW_MSEW(IP2_5_3,	SD1_CMD_A,	SEW_SD1_A),
	PINMUX_IPSW_GPSW(IP2_5_3,	MMC_CMD),
	PINMUX_IPSW_GPSW(IP2_5_3,	ATACS10),
	PINMUX_IPSW_GPSW(IP2_5_3,	EX_CS3),

	PINMUX_IPSW_MSEW(IP2_8_6,	SD1_DAT0_A,	SEW_SD1_A),
	PINMUX_IPSW_GPSW(IP2_8_6,	MMC_D0),
	PINMUX_IPSW_GPSW(IP2_8_6,	ATAWD0),
	PINMUX_IPSW_GPSW(IP2_8_6,	EX_CS4),
	PINMUX_IPSW_MSEW(IP2_8_6,	EX_WAIT1_A,	SEW_WAIT1_A),

	PINMUX_IPSW_MSEW(IP2_11_9,	SD1_DAT1_A,	SEW_SD1_A),
	PINMUX_IPSW_GPSW(IP2_11_9,	MMC_D1),
	PINMUX_IPSW_GPSW(IP2_11_9,	ATAWW0_A),
	PINMUX_IPSW_GPSW(IP2_11_9,	EX_CS5),
	PINMUX_IPSW_MSEW(IP2_11_9,	EX_WAIT2_A,	SEW_WAIT2_A),

	PINMUX_IPSW_MSEW(IP2_13_12,	DWEQ0_A,	SEW_DWEQ0_A),
	PINMUX_IPSW_MSEW(IP2_13_12,	WX3_A,		SEW_SCIF3_A),

	PINMUX_IPSW_GPSW(IP2_16_14,	DACK0),
	PINMUX_IPSW_GPSW(IP2_16_14,	TX3_A),
	PINMUX_IPSW_GPSW(IP2_16_14,	DWACK0),

	PINMUX_IPSW_GPSW(IP2_17,	EX_WAIT0),
	PINMUX_IPSW_GPSW(IP2_17,	PWM0_C),

	PINMUX_IPSW_NOGP(IP2_18,	D0),
	PINMUX_IPSW_NOGP(IP2_19,	D1),
	PINMUX_IPSW_NOGP(IP2_20,	D2),
	PINMUX_IPSW_NOGP(IP2_21,	D3),
	PINMUX_IPSW_NOGP(IP2_22,	D4),
	PINMUX_IPSW_NOGP(IP2_23,	D5),
	PINMUX_IPSW_NOGP(IP2_24,	D6),
	PINMUX_IPSW_NOGP(IP2_25,	D7),
	PINMUX_IPSW_NOGP(IP2_26,	D8),
	PINMUX_IPSW_NOGP(IP2_27,	D9),
	PINMUX_IPSW_NOGP(IP2_28,	D10),
	PINMUX_IPSW_NOGP(IP2_29,	D11),

	PINMUX_IPSW_GPSW(IP2_30,	WD_WW_B),
	PINMUX_IPSW_GPSW(IP2_30,	IWQ0),

	PINMUX_IPSW_GPSW(IP2_31,	MWB_CWK),
	PINMUX_IPSW_MSEW(IP2_31,	IWQ1_A,		SEW_IWQ1_A),

	/* IPSW3 */
	PINMUX_IPSW_GPSW(IP3_1_0,	MWB_SIG),
	PINMUX_IPSW_MSEW(IP3_1_0,	WX5_B,		SEW_SCIF5_B),
	PINMUX_IPSW_MSEW(IP3_1_0,	SDA3_A,		SEW_I2C3_A),
	PINMUX_IPSW_MSEW(IP3_1_0,	IWQ2_A,		SEW_IWQ2_A),

	PINMUX_IPSW_GPSW(IP3_4_2,	MWB_DAT),
	PINMUX_IPSW_GPSW(IP3_4_2,	TX5_B),
	PINMUX_IPSW_MSEW(IP3_4_2,	SCW3_A,		SEW_I2C3_A),
	PINMUX_IPSW_MSEW(IP3_4_2,	IWQ3_A,		SEW_IWQ3_A),
	PINMUX_IPSW_GPSW(IP3_4_2,	SDSEWF_B),

	PINMUX_IPSW_MSEW(IP3_7_5,	SD1_CMD_B,	SEW_SD1_B),
	PINMUX_IPSW_GPSW(IP3_7_5,	SCIF_CWK),
	PINMUX_IPSW_GPSW(IP3_7_5,	AUDIO_CWKOUT_B),
	PINMUX_IPSW_MSEW(IP3_7_5,	CAN_CWK_B,	SEW_CANCWK_B),
	PINMUX_IPSW_MSEW(IP3_7_5,	SDA3_B,		SEW_I2C3_B),

	PINMUX_IPSW_GPSW(IP3_9_8,	SD1_CWK_B),
	PINMUX_IPSW_GPSW(IP3_9_8,	HTX0_A),
	PINMUX_IPSW_GPSW(IP3_9_8,	TX0_A),

	PINMUX_IPSW_MSEW(IP3_12_10,	SD1_DAT0_B,	SEW_SD1_B),
	PINMUX_IPSW_MSEW(IP3_12_10,	HWX0_A,		SEW_HSCIF0_A),
	PINMUX_IPSW_MSEW(IP3_12_10,	WX0_A,		SEW_SCIF0_A),

	PINMUX_IPSW_MSEW(IP3_15_13,	SD1_DAT1_B,	SEW_SD1_B),
	PINMUX_IPSW_MSEW(IP3_15_13,	HSCK0,		SEW_HSCIF0_A),
	PINMUX_IPSW_GPSW(IP3_15_13,	SCK0),
	PINMUX_IPSW_MSEW(IP3_15_13,	SCW3_B,		SEW_I2C3_B),

	PINMUX_IPSW_MSEW(IP3_18_16,	SD1_DAT2_B,	SEW_SD1_B),
	PINMUX_IPSW_MSEW(IP3_18_16,	HCTS0_A,	SEW_HSCIF0_A),
	PINMUX_IPSW_GPSW(IP3_18_16,	CTS0),

	PINMUX_IPSW_MSEW(IP3_20_19,	SD1_DAT3_B,	SEW_SD1_B),
	PINMUX_IPSW_MSEW(IP3_20_19,	HWTS0_A,	SEW_HSCIF0_A),
	PINMUX_IPSW_GPSW(IP3_20_19,	WTS0),

	PINMUX_IPSW_GPSW(IP3_23_21,	SSI_SCK4),
	PINMUX_IPSW_GPSW(IP3_23_21,	DU0_DW0),
	PINMUX_IPSW_GPSW(IP3_23_21,	WCDOUT0),
	PINMUX_IPSW_GPSW(IP3_23_21,	AUDATA2),
	PINMUX_IPSW_GPSW(IP3_23_21,	AWM_TWACEDATA_2),
	PINMUX_IPSW_MSEW(IP3_23_21,	SDA3_C,		SEW_I2C3_C),
	PINMUX_IPSW_GPSW(IP3_23_21,	ADICHS1),
	PINMUX_IPSW_MSEW(IP3_23_21,	TS_SDEN0_B,	SEW_TSIF0_B),

	PINMUX_IPSW_GPSW(IP3_26_24,	SSI_WS4),
	PINMUX_IPSW_GPSW(IP3_26_24,	DU0_DW1),
	PINMUX_IPSW_GPSW(IP3_26_24,	WCDOUT1),
	PINMUX_IPSW_GPSW(IP3_26_24,	AUDATA3),
	PINMUX_IPSW_GPSW(IP3_26_24,	AWM_TWACEDATA_3),
	PINMUX_IPSW_MSEW(IP3_26_24,	SCW3_C,		SEW_I2C3_C),
	PINMUX_IPSW_GPSW(IP3_26_24,	ADICHS2),
	PINMUX_IPSW_MSEW(IP3_26_24,	TS_SPSYNC0_B,	SEW_TSIF0_B),

	PINMUX_IPSW_GPSW(IP3_27,	DU0_DW2),
	PINMUX_IPSW_GPSW(IP3_27,	WCDOUT2),

	PINMUX_IPSW_GPSW(IP3_28,	DU0_DW3),
	PINMUX_IPSW_GPSW(IP3_28,	WCDOUT3),

	PINMUX_IPSW_GPSW(IP3_29,	DU0_DW4),
	PINMUX_IPSW_GPSW(IP3_29,	WCDOUT4),

	PINMUX_IPSW_GPSW(IP3_30,	DU0_DW5),
	PINMUX_IPSW_GPSW(IP3_30,	WCDOUT5),

	PINMUX_IPSW_GPSW(IP3_31,	DU0_DW6),
	PINMUX_IPSW_GPSW(IP3_31,	WCDOUT6),

	/* IPSW4 */
	PINMUX_IPSW_GPSW(IP4_0,		DU0_DW7),
	PINMUX_IPSW_GPSW(IP4_0,		WCDOUT7),

	PINMUX_IPSW_GPSW(IP4_3_1,	DU0_DG0),
	PINMUX_IPSW_GPSW(IP4_3_1,	WCDOUT8),
	PINMUX_IPSW_GPSW(IP4_3_1,	AUDATA4),
	PINMUX_IPSW_GPSW(IP4_3_1,	AWM_TWACEDATA_4),
	PINMUX_IPSW_GPSW(IP4_3_1,	TX1_D),
	PINMUX_IPSW_GPSW(IP4_3_1,	CAN0_TX_A),
	PINMUX_IPSW_GPSW(IP4_3_1,	ADICHS0),

	PINMUX_IPSW_GPSW(IP4_6_4,	DU0_DG1),
	PINMUX_IPSW_GPSW(IP4_6_4,	WCDOUT9),
	PINMUX_IPSW_GPSW(IP4_6_4,	AUDATA5),
	PINMUX_IPSW_GPSW(IP4_6_4,	AWM_TWACEDATA_5),
	PINMUX_IPSW_MSEW(IP4_6_4,	WX1_D,		SEW_SCIF1_D),
	PINMUX_IPSW_MSEW(IP4_6_4,	CAN0_WX_A,	SEW_CAN0_A),
	PINMUX_IPSW_GPSW(IP4_6_4,	ADIDATA),

	PINMUX_IPSW_GPSW(IP4_7,		DU0_DG2),
	PINMUX_IPSW_GPSW(IP4_7,		WCDOUT10),

	PINMUX_IPSW_GPSW(IP4_8,		DU0_DG3),
	PINMUX_IPSW_GPSW(IP4_8,		WCDOUT11),

	PINMUX_IPSW_GPSW(IP4_10_9,	DU0_DG4),
	PINMUX_IPSW_GPSW(IP4_10_9,	WCDOUT12),
	PINMUX_IPSW_MSEW(IP4_10_9,	WX0_B,		SEW_SCIF0_B),

	PINMUX_IPSW_GPSW(IP4_12_11,	DU0_DG5),
	PINMUX_IPSW_GPSW(IP4_12_11,	WCDOUT13),
	PINMUX_IPSW_GPSW(IP4_12_11,	TX0_B),

	PINMUX_IPSW_GPSW(IP4_14_13,	DU0_DG6),
	PINMUX_IPSW_GPSW(IP4_14_13,	WCDOUT14),
	PINMUX_IPSW_MSEW(IP4_14_13,	WX4_A,		SEW_SCIF4_A),

	PINMUX_IPSW_GPSW(IP4_16_15,	DU0_DG7),
	PINMUX_IPSW_GPSW(IP4_16_15,	WCDOUT15),
	PINMUX_IPSW_GPSW(IP4_16_15,	TX4_A),

	PINMUX_IPSW_MSEW(IP4_20_17,	SSI_SCK2_B,	SEW_SSI2_B),
	PINMUX_DATA(VI0_W0_B_MAWK,	FN_IP4_20_17,	FN_VI0_W0_B,	FN_SEW_VI0_B), /* see sew_vi0 */
	PINMUX_DATA(VI0_W0_D_MAWK,	FN_IP4_20_17,	FN_VI0_W0_B,	FN_SEW_VI0_D), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP4_20_17,	DU0_DB0),
	PINMUX_IPSW_GPSW(IP4_20_17,	WCDOUT16),
	PINMUX_IPSW_GPSW(IP4_20_17,	AUDATA6),
	PINMUX_IPSW_GPSW(IP4_20_17,	AWM_TWACEDATA_6),
	PINMUX_IPSW_MSEW(IP4_20_17,	GPSCWK_A,	SEW_GPS_A),
	PINMUX_IPSW_GPSW(IP4_20_17,	PWM0_A),
	PINMUX_IPSW_GPSW(IP4_20_17,	ADICWK),
	PINMUX_IPSW_MSEW(IP4_20_17,	TS_SDAT0_B,	SEW_TSIF0_B),

	PINMUX_IPSW_GPSW(IP4_24_21,	AUDIO_CWKC),
	PINMUX_DATA(VI0_W1_B_MAWK,	FN_IP4_24_21,	FN_VI0_W1_B,	FN_SEW_VI0_B), /* see sew_vi0 */
	PINMUX_DATA(VI0_W1_D_MAWK,	FN_IP4_24_21,	FN_VI0_W1_B,	FN_SEW_VI0_D), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP4_24_21,	DU0_DB1),
	PINMUX_IPSW_GPSW(IP4_24_21,	WCDOUT17),
	PINMUX_IPSW_GPSW(IP4_24_21,	AUDATA7),
	PINMUX_IPSW_GPSW(IP4_24_21,	AWM_TWACEDATA_7),
	PINMUX_IPSW_MSEW(IP4_24_21,	GPSIN_A,	SEW_GPS_A),
	PINMUX_IPSW_GPSW(IP4_24_21,	ADICS_SAMP),
	PINMUX_IPSW_MSEW(IP4_24_21,	TS_SCK0_B,	SEW_TSIF0_B),

	PINMUX_DATA(VI0_W2_B_MAWK,	FN_IP4_26_25,	FN_VI0_W2_B,	FN_SEW_VI0_B), /* see sew_vi0 */
	PINMUX_DATA(VI0_W2_D_MAWK,	FN_IP4_26_25,	FN_VI0_W2_B,	FN_SEW_VI0_D), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP4_26_25,	DU0_DB2),
	PINMUX_IPSW_GPSW(IP4_26_25,	WCDOUT18),

	PINMUX_IPSW_MSEW(IP4_28_27,	VI0_W3_B,	SEW_VI0_B),
	PINMUX_IPSW_GPSW(IP4_28_27,	DU0_DB3),
	PINMUX_IPSW_GPSW(IP4_28_27,	WCDOUT19),

	PINMUX_DATA(VI0_W4_B_MAWK,	FN_IP4_30_29,	FN_VI0_W4_B,	FN_SEW_VI0_B), /* see sew_vi0 */
	PINMUX_DATA(VI0_W4_D_MAWK,	FN_IP4_30_29,	FN_VI0_W4_B,	FN_SEW_VI0_D), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP4_30_29,	DU0_DB4),
	PINMUX_IPSW_GPSW(IP4_30_29,	WCDOUT20),

	/* IPSW5 */
	PINMUX_DATA(VI0_W5_B_MAWK,	FN_IP5_1_0,	FN_VI0_W5_B,	FN_SEW_VI0_B), /* see sew_vi0 */
	PINMUX_DATA(VI0_W5_D_MAWK,	FN_IP5_1_0,	FN_VI0_W5_B,	FN_SEW_VI0_D), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP5_1_0,	DU0_DB5),
	PINMUX_IPSW_GPSW(IP5_1_0,	WCDOUT21),

	PINMUX_IPSW_MSEW(IP5_3_2,	VI1_DATA10_B,	SEW_VI1_B),
	PINMUX_IPSW_GPSW(IP5_3_2,	DU0_DB6),
	PINMUX_IPSW_GPSW(IP5_3_2,	WCDOUT22),

	PINMUX_IPSW_MSEW(IP5_5_4,	VI1_DATA11_B,	SEW_VI1_B),
	PINMUX_IPSW_GPSW(IP5_5_4,	DU0_DB7),
	PINMUX_IPSW_GPSW(IP5_5_4,	WCDOUT23),

	PINMUX_IPSW_GPSW(IP5_6,		DU0_DOTCWKIN),
	PINMUX_IPSW_GPSW(IP5_6,		QSTVA_QVS),

	PINMUX_IPSW_GPSW(IP5_7,		DU0_DOTCWKO_UT0),
	PINMUX_IPSW_GPSW(IP5_7,		QCWK),

	PINMUX_IPSW_GPSW(IP5_9_8,	DU0_DOTCWKO_UT1),
	PINMUX_IPSW_GPSW(IP5_9_8,	QSTVB_QVE),
	PINMUX_IPSW_GPSW(IP5_9_8,	AUDIO_CWKOUT_A),
	PINMUX_IPSW_MSEW(IP5_9_8,	WEMOCON_C,	SEW_WEMOCON_C),

	PINMUX_IPSW_MSEW(IP5_11_10,	SSI_WS2_B,	SEW_SSI2_B),
	PINMUX_IPSW_GPSW(IP5_11_10,	DU0_EXHSYNC_DU0_HSYNC),
	PINMUX_IPSW_GPSW(IP5_11_10,	QSTH_QHS),

	PINMUX_IPSW_GPSW(IP5_12,	DU0_EXVSYNC_DU0_VSYNC),
	PINMUX_IPSW_GPSW(IP5_12,	QSTB_QHE),

	PINMUX_IPSW_GPSW(IP5_14_13,	DU0_EXODDF_DU0_ODDF_DISP_CDE),
	PINMUX_IPSW_GPSW(IP5_14_13,	QCPV_QDE),
	PINMUX_IPSW_MSEW(IP5_14_13,	FMCWK_D,	SEW_FM_D),

	PINMUX_IPSW_MSEW(IP5_17_15,	SSI_SCK1_A,	SEW_SSI1_A),
	PINMUX_IPSW_GPSW(IP5_17_15,	DU0_DISP),
	PINMUX_IPSW_GPSW(IP5_17_15,	QPOWA),
	PINMUX_IPSW_GPSW(IP5_17_15,	AUDCK),
	PINMUX_IPSW_GPSW(IP5_17_15,	AWM_TWACECWK),
	PINMUX_IPSW_GPSW(IP5_17_15,	BPFCWK_D),

	PINMUX_IPSW_MSEW(IP5_20_18,	SSI_WS1_A,	SEW_SSI1_A),
	PINMUX_IPSW_GPSW(IP5_20_18,	DU0_CDE),
	PINMUX_IPSW_GPSW(IP5_20_18,	QPOWB),
	PINMUX_IPSW_GPSW(IP5_20_18,	AUDSYNC),
	PINMUX_IPSW_GPSW(IP5_20_18,	AWM_TWACECTW),
	PINMUX_IPSW_MSEW(IP5_20_18,	FMIN_D,		SEW_FM_D),

	PINMUX_IPSW_MSEW(IP5_22_21,	SD1_CD_B,	SEW_SD1_B),
	PINMUX_IPSW_GPSW(IP5_22_21,	SSI_SCK78),
	PINMUX_IPSW_MSEW(IP5_22_21,	HSPI_WX0_B,	SEW_HSPI0_B),
	PINMUX_IPSW_GPSW(IP5_22_21,	TX1_B),

	PINMUX_IPSW_MSEW(IP5_25_23,	SD1_WP_B,	SEW_SD1_B),
	PINMUX_IPSW_GPSW(IP5_25_23,	SSI_WS78),
	PINMUX_IPSW_MSEW(IP5_25_23,	HSPI_CWK0_B,	SEW_HSPI0_B),
	PINMUX_IPSW_MSEW(IP5_25_23,	WX1_B,		SEW_SCIF1_B),
	PINMUX_IPSW_MSEW(IP5_25_23,	CAN_CWK_D,	SEW_CANCWK_D),

	PINMUX_IPSW_GPSW(IP5_28_26,	SSI_SDATA8),
	PINMUX_IPSW_MSEW(IP5_28_26,	SSI_SCK2_A,	SEW_SSI2_A),
	PINMUX_IPSW_MSEW(IP5_28_26,	HSPI_CS0_B,	SEW_HSPI0_B),
	PINMUX_IPSW_GPSW(IP5_28_26,	TX2_A),
	PINMUX_IPSW_GPSW(IP5_28_26,	CAN0_TX_B),

	PINMUX_IPSW_GPSW(IP5_30_29,	SSI_SDATA7),
	PINMUX_IPSW_GPSW(IP5_30_29,	HSPI_TX0_B),
	PINMUX_IPSW_MSEW(IP5_30_29,	WX2_A,		SEW_SCIF2_A),
	PINMUX_IPSW_MSEW(IP5_30_29,	CAN0_WX_B,	SEW_CAN0_B),

	/* IPSW6 */
	PINMUX_IPSW_GPSW(IP6_1_0,	SSI_SCK6),
	PINMUX_IPSW_MSEW(IP6_1_0,	HSPI_WX2_A,	SEW_HSPI2_A),
	PINMUX_IPSW_MSEW(IP6_1_0,	FMCWK_B,	SEW_FM_B),
	PINMUX_IPSW_GPSW(IP6_1_0,	CAN1_TX_B),

	PINMUX_IPSW_GPSW(IP6_4_2,	SSI_WS6),
	PINMUX_IPSW_MSEW(IP6_4_2,	HSPI_CWK2_A,	SEW_HSPI2_A),
	PINMUX_IPSW_GPSW(IP6_4_2,	BPFCWK_B),
	PINMUX_IPSW_MSEW(IP6_4_2,	CAN1_WX_B,	SEW_CAN1_B),

	PINMUX_IPSW_GPSW(IP6_6_5,	SSI_SDATA6),
	PINMUX_IPSW_GPSW(IP6_6_5,	HSPI_TX2_A),
	PINMUX_IPSW_MSEW(IP6_6_5,	FMIN_B,		SEW_FM_B),

	PINMUX_IPSW_GPSW(IP6_7,		SSI_SCK5),
	PINMUX_IPSW_MSEW(IP6_7,		WX4_C,		SEW_SCIF4_C),

	PINMUX_IPSW_GPSW(IP6_8,		SSI_WS5),
	PINMUX_IPSW_GPSW(IP6_8,		TX4_C),

	PINMUX_IPSW_GPSW(IP6_9,		SSI_SDATA5),
	PINMUX_IPSW_MSEW(IP6_9,		WX0_D,		SEW_SCIF0_D),

	PINMUX_IPSW_GPSW(IP6_10,	SSI_WS34),
	PINMUX_IPSW_GPSW(IP6_10,	AWM_TWACEDATA_8),

	PINMUX_IPSW_GPSW(IP6_12_11,	SSI_SDATA4),
	PINMUX_IPSW_MSEW(IP6_12_11,	SSI_WS2_A,	SEW_SSI2_A),
	PINMUX_IPSW_GPSW(IP6_12_11,	AWM_TWACEDATA_9),

	PINMUX_IPSW_GPSW(IP6_13,	SSI_SDATA3),
	PINMUX_IPSW_GPSW(IP6_13,	AWM_TWACEDATA_10),

	PINMUX_IPSW_GPSW(IP6_15_14,	SSI_SCK012),
	PINMUX_IPSW_GPSW(IP6_15_14,	AWM_TWACEDATA_11),
	PINMUX_IPSW_GPSW(IP6_15_14,	TX0_D),

	PINMUX_IPSW_GPSW(IP6_16,	SSI_WS012),
	PINMUX_IPSW_GPSW(IP6_16,	AWM_TWACEDATA_12),

	PINMUX_IPSW_GPSW(IP6_18_17,	SSI_SDATA2),
	PINMUX_IPSW_MSEW(IP6_18_17,	HSPI_CS2_A,	SEW_HSPI2_A),
	PINMUX_IPSW_GPSW(IP6_18_17,	AWM_TWACEDATA_13),
	PINMUX_IPSW_MSEW(IP6_18_17,	SDA1_A,		SEW_I2C1_A),

	PINMUX_IPSW_GPSW(IP6_20_19,	SSI_SDATA1),
	PINMUX_IPSW_GPSW(IP6_20_19,	AWM_TWACEDATA_14),
	PINMUX_IPSW_MSEW(IP6_20_19,	SCW1_A,		SEW_I2C1_A),
	PINMUX_IPSW_MSEW(IP6_20_19,	SCK2_A,		SEW_SCIF2_A),

	PINMUX_IPSW_GPSW(IP6_21,	SSI_SDATA0),
	PINMUX_IPSW_GPSW(IP6_21,	AWM_TWACEDATA_15),

	PINMUX_IPSW_GPSW(IP6_23_22,	SD0_CWK),
	PINMUX_IPSW_GPSW(IP6_23_22,	SUB_TDO),

	PINMUX_IPSW_GPSW(IP6_25_24,	SD0_CMD),
	PINMUX_IPSW_GPSW(IP6_25_24,	SUB_TWST),

	PINMUX_IPSW_GPSW(IP6_27_26,	SD0_DAT0),
	PINMUX_IPSW_GPSW(IP6_27_26,	SUB_TMS),

	PINMUX_IPSW_GPSW(IP6_29_28,	SD0_DAT1),
	PINMUX_IPSW_GPSW(IP6_29_28,	SUB_TCK),

	PINMUX_IPSW_GPSW(IP6_31_30,	SD0_DAT2),
	PINMUX_IPSW_GPSW(IP6_31_30,	SUB_TDI),

	/* IPSW7 */
	PINMUX_IPSW_GPSW(IP7_1_0,	SD0_DAT3),
	PINMUX_IPSW_MSEW(IP7_1_0,	IWQ1_B,		SEW_IWQ1_B),

	PINMUX_IPSW_GPSW(IP7_3_2,	SD0_CD),
	PINMUX_IPSW_GPSW(IP7_3_2,	TX5_A),

	PINMUX_IPSW_GPSW(IP7_5_4,	SD0_WP),
	PINMUX_IPSW_MSEW(IP7_5_4,	WX5_A,		SEW_SCIF5_A),

	PINMUX_IPSW_GPSW(IP7_8_6,	VI1_CWKENB),
	PINMUX_IPSW_MSEW(IP7_8_6,	HSPI_CWK0_A,	SEW_HSPI0_A),
	PINMUX_IPSW_GPSW(IP7_8_6,	HTX1_A),
	PINMUX_IPSW_MSEW(IP7_8_6,	WTS1_C,		SEW_SCIF1_C),

	PINMUX_IPSW_GPSW(IP7_11_9,	VI1_FIEWD),
	PINMUX_IPSW_MSEW(IP7_11_9,	HSPI_CS0_A,	SEW_HSPI0_A),
	PINMUX_IPSW_MSEW(IP7_11_9,	HWX1_A,		SEW_HSCIF1_A),
	PINMUX_IPSW_MSEW(IP7_11_9,	SCK1_C,		SEW_SCIF1_C),

	PINMUX_IPSW_GPSW(IP7_14_12,	VI1_HSYNC),
	PINMUX_IPSW_MSEW(IP7_14_12,	HSPI_WX0_A,	SEW_HSPI0_A),
	PINMUX_IPSW_MSEW(IP7_14_12,	HWTS1_A,	SEW_HSCIF1_A),
	PINMUX_IPSW_MSEW(IP7_14_12,	FMCWK_A,	SEW_FM_A),
	PINMUX_IPSW_MSEW(IP7_14_12,	WX1_C,		SEW_SCIF1_C),

	PINMUX_IPSW_GPSW(IP7_17_15,	VI1_VSYNC),
	PINMUX_IPSW_GPSW(IP7_17_15,	HSPI_TX0),
	PINMUX_IPSW_MSEW(IP7_17_15,	HCTS1_A,	SEW_HSCIF1_A),
	PINMUX_IPSW_GPSW(IP7_17_15,	BPFCWK_A),
	PINMUX_IPSW_GPSW(IP7_17_15,	TX1_C),

	PINMUX_IPSW_GPSW(IP7_20_18,	TCWK0),
	PINMUX_IPSW_MSEW(IP7_20_18,	HSCK1_A,	SEW_HSCIF1_A),
	PINMUX_IPSW_MSEW(IP7_20_18,	FMIN_A,		SEW_FM_A),
	PINMUX_IPSW_MSEW(IP7_20_18,	IWQ2_C,		SEW_IWQ2_C),
	PINMUX_IPSW_MSEW(IP7_20_18,	CTS1_C,		SEW_SCIF1_C),
	PINMUX_IPSW_GPSW(IP7_20_18,	SPEEDIN),

	PINMUX_IPSW_GPSW(IP7_21,	VI0_CWK),
	PINMUX_IPSW_MSEW(IP7_21,	CAN_CWK_A,	SEW_CANCWK_A),

	PINMUX_IPSW_GPSW(IP7_24_22,	VI0_CWKENB),
	PINMUX_IPSW_MSEW(IP7_24_22,	SD2_DAT2_B,	SEW_SD2_B),
	PINMUX_IPSW_GPSW(IP7_24_22,	VI1_DATA0),
	PINMUX_IPSW_GPSW(IP7_24_22,	DU1_DG6),
	PINMUX_IPSW_MSEW(IP7_24_22,	HSPI_WX1_A,	SEW_HSPI1_A),
	PINMUX_IPSW_MSEW(IP7_24_22,	WX4_B,		SEW_SCIF4_B),

	PINMUX_IPSW_GPSW(IP7_28_25,	VI0_FIEWD),
	PINMUX_IPSW_MSEW(IP7_28_25,	SD2_DAT3_B,	SEW_SD2_B),
	PINMUX_DATA(VI0_W3_C_MAWK,	FN_IP7_28_25,	FN_VI0_W3_C,	FN_SEW_VI0_C), /* see sew_vi0 */
	PINMUX_DATA(VI0_W3_D_MAWK,	FN_IP7_28_25,	FN_VI0_W3_C,	FN_SEW_VI0_D), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP7_28_25,	VI1_DATA1),
	PINMUX_IPSW_GPSW(IP7_28_25,	DU1_DG7),
	PINMUX_IPSW_MSEW(IP7_28_25,	HSPI_CWK1_A,	SEW_HSPI1_A),
	PINMUX_IPSW_GPSW(IP7_28_25,	TX4_B),

	PINMUX_IPSW_GPSW(IP7_31_29,	VI0_HSYNC),
	PINMUX_IPSW_MSEW(IP7_31_29,	SD2_CD_B,	SEW_SD2_B),
	PINMUX_IPSW_GPSW(IP7_31_29,	VI1_DATA2),
	PINMUX_IPSW_GPSW(IP7_31_29,	DU1_DW2),
	PINMUX_IPSW_MSEW(IP7_31_29,	HSPI_CS1_A,	SEW_HSPI1_A),
	PINMUX_IPSW_MSEW(IP7_31_29,	WX3_B,		SEW_SCIF3_B),

	/* IPSW8 */
	PINMUX_IPSW_GPSW(IP8_2_0,	VI0_VSYNC),
	PINMUX_IPSW_MSEW(IP8_2_0,	SD2_WP_B,	SEW_SD2_B),
	PINMUX_IPSW_GPSW(IP8_2_0,	VI1_DATA3),
	PINMUX_IPSW_GPSW(IP8_2_0,	DU1_DW3),
	PINMUX_IPSW_GPSW(IP8_2_0,	HSPI_TX1_A),
	PINMUX_IPSW_GPSW(IP8_2_0,	TX3_B),

	PINMUX_IPSW_GPSW(IP8_5_3,	VI0_DATA0_VI0_B0),
	PINMUX_IPSW_GPSW(IP8_5_3,	DU1_DG2),
	PINMUX_IPSW_MSEW(IP8_5_3,	IWQ2_B,		SEW_IWQ2_B),
	PINMUX_IPSW_MSEW(IP8_5_3,	WX3_D,		SEW_SCIF3_D),

	PINMUX_IPSW_GPSW(IP8_8_6,	VI0_DATA1_VI0_B1),
	PINMUX_IPSW_GPSW(IP8_8_6,	DU1_DG3),
	PINMUX_IPSW_MSEW(IP8_8_6,	IWQ3_B,		SEW_IWQ3_B),
	PINMUX_IPSW_GPSW(IP8_8_6,	TX3_D),

	PINMUX_IPSW_GPSW(IP8_10_9,	VI0_DATA2_VI0_B2),
	PINMUX_IPSW_GPSW(IP8_10_9,	DU1_DG4),
	PINMUX_IPSW_MSEW(IP8_10_9,	WX0_C,		SEW_SCIF0_C),

	PINMUX_IPSW_GPSW(IP8_13_11,	VI0_DATA3_VI0_B3),
	PINMUX_IPSW_GPSW(IP8_13_11,	DU1_DG5),
	PINMUX_IPSW_GPSW(IP8_13_11,	TX1_A),
	PINMUX_IPSW_GPSW(IP8_13_11,	TX0_C),

	PINMUX_IPSW_GPSW(IP8_15_14,	VI0_DATA4_VI0_B4),
	PINMUX_IPSW_GPSW(IP8_15_14,	DU1_DB2),
	PINMUX_IPSW_MSEW(IP8_15_14,	WX1_A,		SEW_SCIF1_A),

	PINMUX_IPSW_GPSW(IP8_18_16,	VI0_DATA5_VI0_B5),
	PINMUX_IPSW_GPSW(IP8_18_16,	DU1_DB3),
	PINMUX_IPSW_MSEW(IP8_18_16,	SCK1_A,		SEW_SCIF1_A),
	PINMUX_IPSW_GPSW(IP8_18_16,	PWM4),
	PINMUX_IPSW_MSEW(IP8_18_16,	HSCK1_B,	SEW_HSCIF1_B),

	PINMUX_IPSW_GPSW(IP8_21_19,	VI0_DATA6_VI0_G0),
	PINMUX_IPSW_GPSW(IP8_21_19,	DU1_DB4),
	PINMUX_IPSW_MSEW(IP8_21_19,	CTS1_A,		SEW_SCIF1_A),
	PINMUX_IPSW_GPSW(IP8_21_19,	PWM5),

	PINMUX_IPSW_GPSW(IP8_23_22,	VI0_DATA7_VI0_G1),
	PINMUX_IPSW_GPSW(IP8_23_22,	DU1_DB5),
	PINMUX_IPSW_MSEW(IP8_23_22,	WTS1_A,		SEW_SCIF1_A),

	PINMUX_IPSW_GPSW(IP8_26_24,	VI0_G2),
	PINMUX_IPSW_GPSW(IP8_26_24,	SD2_CWK_B),
	PINMUX_IPSW_GPSW(IP8_26_24,	VI1_DATA4),
	PINMUX_IPSW_GPSW(IP8_26_24,	DU1_DW4),
	PINMUX_IPSW_GPSW(IP8_26_24,	HTX1_B),

	PINMUX_IPSW_GPSW(IP8_29_27,	VI0_G3),
	PINMUX_IPSW_MSEW(IP8_29_27,	SD2_CMD_B,	SEW_SD2_B),
	PINMUX_IPSW_GPSW(IP8_29_27,	VI1_DATA5),
	PINMUX_IPSW_GPSW(IP8_29_27,	DU1_DW5),
	PINMUX_IPSW_MSEW(IP8_29_27,	HWX1_B,		SEW_HSCIF1_B),

	/* IPSW9 */
	PINMUX_IPSW_GPSW(IP9_2_0,	VI0_G4),
	PINMUX_IPSW_MSEW(IP9_2_0,	SD2_DAT0_B,	SEW_SD2_B),
	PINMUX_IPSW_GPSW(IP9_2_0,	VI1_DATA6),
	PINMUX_IPSW_GPSW(IP9_2_0,	DU1_DW6),
	PINMUX_IPSW_MSEW(IP9_2_0,	HWTS1_B,	SEW_HSCIF1_B),

	PINMUX_IPSW_GPSW(IP9_5_3,	VI0_G5),
	PINMUX_IPSW_MSEW(IP9_5_3,	SD2_DAT1_B,	SEW_SD2_B),
	PINMUX_IPSW_GPSW(IP9_5_3,	VI1_DATA7),
	PINMUX_IPSW_GPSW(IP9_5_3,	DU1_DW7),
	PINMUX_IPSW_MSEW(IP9_5_3,	HCTS1_B,	SEW_HSCIF1_B),

	PINMUX_DATA(VI0_W0_A_MAWK,	FN_IP9_8_6,	FN_VI0_W0_A,	FN_SEW_VI0_A), /* see sew_vi0 */
	PINMUX_DATA(VI0_W0_C_MAWK,	FN_IP9_8_6,	FN_VI0_W0_A,	FN_SEW_VI0_C), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP9_8_6,	VI1_CWK),
	PINMUX_IPSW_GPSW(IP9_8_6,	ETH_WEF_CWK),
	PINMUX_IPSW_GPSW(IP9_8_6,	DU1_DOTCWKIN),

	PINMUX_DATA(VI0_W1_A_MAWK,	FN_IP9_11_9,	FN_VI0_W1_A,	FN_SEW_VI0_A), /* see sew_vi0 */
	PINMUX_DATA(VI0_W1_C_MAWK,	FN_IP9_11_9,	FN_VI0_W1_A,	FN_SEW_VI0_C), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP9_11_9,	VI1_DATA8),
	PINMUX_IPSW_GPSW(IP9_11_9,	DU1_DB6),
	PINMUX_IPSW_GPSW(IP9_11_9,	ETH_TXD0),
	PINMUX_IPSW_GPSW(IP9_11_9,	PWM2),
	PINMUX_IPSW_GPSW(IP9_11_9,	TCWK1),

	PINMUX_DATA(VI0_W2_A_MAWK,	FN_IP9_14_12,	FN_VI0_W2_A,	FN_SEW_VI0_A), /* see sew_vi0 */
	PINMUX_DATA(VI0_W2_C_MAWK,	FN_IP9_14_12,	FN_VI0_W2_A,	FN_SEW_VI0_C), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP9_14_12,	VI1_DATA9),
	PINMUX_IPSW_GPSW(IP9_14_12,	DU1_DB7),
	PINMUX_IPSW_GPSW(IP9_14_12,	ETH_TXD1),
	PINMUX_IPSW_GPSW(IP9_14_12,	PWM3),

	PINMUX_IPSW_MSEW(IP9_17_15,	VI0_W3_A,	SEW_VI0_A),
	PINMUX_IPSW_GPSW(IP9_17_15,	ETH_CWS_DV),
	PINMUX_IPSW_GPSW(IP9_17_15,	IECWK),
	PINMUX_IPSW_MSEW(IP9_17_15,	SCK2_C,		SEW_SCIF2_C),

	PINMUX_DATA(VI0_W4_A_MAWK,	FN_IP9_20_18,	FN_VI0_W4_A,	FN_SEW_VI0_A), /* see sew_vi0 */
	PINMUX_DATA(VI0_W3_C_MAWK,	FN_IP9_20_18,	FN_VI0_W4_A,	FN_SEW_VI0_C), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP9_20_18,	ETH_TX_EN),
	PINMUX_IPSW_GPSW(IP9_20_18,	IETX),
	PINMUX_IPSW_GPSW(IP9_20_18,	TX2_C),

	PINMUX_DATA(VI0_W5_A_MAWK,	FN_IP9_23_21,	FN_VI0_W5_A,	FN_SEW_VI0_A), /* see sew_vi0 */
	PINMUX_DATA(VI0_W5_C_MAWK,	FN_IP9_23_21,	FN_VI0_W5_A,	FN_SEW_VI0_C), /* see sew_vi0 */
	PINMUX_IPSW_GPSW(IP9_23_21,	ETH_WX_EW),
	PINMUX_IPSW_MSEW(IP9_23_21,	FMCWK_C,	SEW_FM_C),
	PINMUX_IPSW_GPSW(IP9_23_21,	IEWX),
	PINMUX_IPSW_MSEW(IP9_23_21,	WX2_C,		SEW_SCIF2_C),

	PINMUX_IPSW_MSEW(IP9_26_24,	VI1_DATA10_A,	SEW_VI1_A),
	PINMUX_IPSW_GPSW(IP9_26_24,	DU1_DOTCWKOUT),
	PINMUX_IPSW_GPSW(IP9_26_24,	ETH_WXD0),
	PINMUX_IPSW_GPSW(IP9_26_24,	BPFCWK_C),
	PINMUX_IPSW_GPSW(IP9_26_24,	TX2_D),
	PINMUX_IPSW_MSEW(IP9_26_24,	SDA2_C,		SEW_I2C2_C),

	PINMUX_IPSW_MSEW(IP9_29_27,	VI1_DATA11_A,	SEW_VI1_A),
	PINMUX_IPSW_GPSW(IP9_29_27,	DU1_EXHSYNC_DU1_HSYNC),
	PINMUX_IPSW_GPSW(IP9_29_27,	ETH_WXD1),
	PINMUX_IPSW_MSEW(IP9_29_27,	FMIN_C,		SEW_FM_C),
	PINMUX_IPSW_MSEW(IP9_29_27,	WX2_D,		SEW_SCIF2_D),
	PINMUX_IPSW_MSEW(IP9_29_27,	SCW2_C,		SEW_I2C2_C),

	/* IPSW10 */
	PINMUX_IPSW_GPSW(IP10_2_0,	SD2_CWK_A),
	PINMUX_IPSW_GPSW(IP10_2_0,	DU1_EXVSYNC_DU1_VSYNC),
	PINMUX_IPSW_GPSW(IP10_2_0,	ATAWD1),
	PINMUX_IPSW_GPSW(IP10_2_0,	ETH_MDC),
	PINMUX_IPSW_MSEW(IP10_2_0,	SDA1_B,		SEW_I2C1_B),

	PINMUX_IPSW_MSEW(IP10_5_3,	SD2_CMD_A,	SEW_SD2_A),
	PINMUX_IPSW_GPSW(IP10_5_3,	DU1_EXODDF_DU1_ODDF_DISP_CDE),
	PINMUX_IPSW_GPSW(IP10_5_3,	ATAWW1),
	PINMUX_IPSW_GPSW(IP10_5_3,	ETH_MDIO),
	PINMUX_IPSW_MSEW(IP10_5_3,	SCW1_B,		SEW_I2C1_B),

	PINMUX_IPSW_MSEW(IP10_8_6,	SD2_DAT0_A,	SEW_SD2_A),
	PINMUX_IPSW_GPSW(IP10_8_6,	DU1_DISP),
	PINMUX_IPSW_GPSW(IP10_8_6,	ATACS01),
	PINMUX_IPSW_MSEW(IP10_8_6,	DWEQ1_B,	SEW_DWEQ1_B),
	PINMUX_IPSW_GPSW(IP10_8_6,	ETH_WINK),
	PINMUX_IPSW_MSEW(IP10_8_6,	CAN1_WX_A,	SEW_CAN1_A),

	PINMUX_IPSW_MSEW(IP10_12_9,	SD2_DAT1_A,	SEW_SD2_A),
	PINMUX_IPSW_GPSW(IP10_12_9,	DU1_CDE),
	PINMUX_IPSW_GPSW(IP10_12_9,	ATACS11),
	PINMUX_IPSW_GPSW(IP10_12_9,	DACK1_B),
	PINMUX_IPSW_GPSW(IP10_12_9,	ETH_MAGIC),
	PINMUX_IPSW_GPSW(IP10_12_9,	CAN1_TX_A),
	PINMUX_IPSW_GPSW(IP10_12_9,	PWM6),

	PINMUX_IPSW_MSEW(IP10_15_13,	SD2_DAT2_A,	SEW_SD2_A),
	PINMUX_IPSW_GPSW(IP10_15_13,	VI1_DATA12),
	PINMUX_IPSW_MSEW(IP10_15_13,	DWEQ2_B,	SEW_DWEQ2_B),
	PINMUX_IPSW_GPSW(IP10_15_13,	ATADIW1),
	PINMUX_IPSW_MSEW(IP10_15_13,	HSPI_CWK2_B,	SEW_HSPI2_B),
	PINMUX_IPSW_MSEW(IP10_15_13,	GPSCWK_B,	SEW_GPS_B),

	PINMUX_IPSW_MSEW(IP10_18_16,	SD2_DAT3_A,	SEW_SD2_A),
	PINMUX_IPSW_GPSW(IP10_18_16,	VI1_DATA13),
	PINMUX_IPSW_GPSW(IP10_18_16,	DACK2_B),
	PINMUX_IPSW_GPSW(IP10_18_16,	ATAG1),
	PINMUX_IPSW_MSEW(IP10_18_16,	HSPI_CS2_B,	SEW_HSPI2_B),
	PINMUX_IPSW_MSEW(IP10_18_16,	GPSIN_B,	SEW_GPS_B),

	PINMUX_IPSW_MSEW(IP10_21_19,	SD2_CD_A,	SEW_SD2_A),
	PINMUX_IPSW_GPSW(IP10_21_19,	VI1_DATA14),
	PINMUX_IPSW_MSEW(IP10_21_19,	EX_WAIT1_B,	SEW_WAIT1_B),
	PINMUX_IPSW_MSEW(IP10_21_19,	DWEQ0_B,	SEW_DWEQ0_B),
	PINMUX_IPSW_MSEW(IP10_21_19,	HSPI_WX2_B,	SEW_HSPI2_B),
	PINMUX_IPSW_MSEW(IP10_21_19,	WEMOCON_A,	SEW_WEMOCON_A),

	PINMUX_IPSW_MSEW(IP10_24_22,	SD2_WP_A,	SEW_SD2_A),
	PINMUX_IPSW_GPSW(IP10_24_22,	VI1_DATA15),
	PINMUX_IPSW_MSEW(IP10_24_22,	EX_WAIT2_B,	SEW_WAIT2_B),
	PINMUX_IPSW_GPSW(IP10_24_22,	DACK0_B),
	PINMUX_IPSW_GPSW(IP10_24_22,	HSPI_TX2_B),
	PINMUX_IPSW_MSEW(IP10_24_22,	CAN_CWK_C,	SEW_CANCWK_C),
};

/*
 * Pins not associated with a GPIO powt.
 */
enum {
	GP_ASSIGN_WAST(),
	NOGP_AWW(),
};

static const stwuct sh_pfc_pin pinmux_pins[] = {
	PINMUX_GPIO_GP_AWW(),
	PINMUX_NOGP_AWW(),
};

/* - macwo */
#define SH_PFC_PINS(name, awgs...) \
	static const unsigned int name ##_pins[] = { awgs }
#define SH_PFC_MUX1(name, awg1)					\
	static const unsigned int name ##_mux[]  = { awg1##_MAWK }
#define SH_PFC_MUX2(name, awg1, awg2)					\
	static const unsigned int name ##_mux[]  = { awg1##_MAWK, awg2##_MAWK, }
#define SH_PFC_MUX3(name, awg1, awg2, awg3)					\
	static const unsigned int name ##_mux[]  = { awg1##_MAWK, awg2##_MAWK,	\
						     awg3##_MAWK }
#define SH_PFC_MUX4(name, awg1, awg2, awg3, awg4)			\
	static const unsigned int name ##_mux[]  = { awg1##_MAWK, awg2##_MAWK, \
						     awg3##_MAWK, awg4##_MAWK }
#define SH_PFC_MUX8(name, awg1, awg2, awg3, awg4, awg5, awg6, awg7, awg8) \
	static const unsigned int name ##_mux[]  = { awg1##_MAWK, awg2##_MAWK, \
						     awg3##_MAWK, awg4##_MAWK, \
						     awg5##_MAWK, awg6##_MAWK, \
						     awg7##_MAWK, awg8##_MAWK, }

/* - AUDIO macwo -------------------------------------------------------------*/
#define AUDIO_PFC_PIN(name, pin)	SH_PFC_PINS(name, pin)
#define AUDIO_PFC_DAT(name, pin)	SH_PFC_MUX1(name, pin)

/* - AUDIO cwock -------------------------------------------------------------*/
AUDIO_PFC_PIN(audio_cwk_a,	WCAW_GP_PIN(2, 22));
AUDIO_PFC_DAT(audio_cwk_a,	AUDIO_CWKA);
AUDIO_PFC_PIN(audio_cwk_b,	WCAW_GP_PIN(2, 23));
AUDIO_PFC_DAT(audio_cwk_b,	AUDIO_CWKB);
AUDIO_PFC_PIN(audio_cwk_c,	WCAW_GP_PIN(2, 7));
AUDIO_PFC_DAT(audio_cwk_c,	AUDIO_CWKC);
AUDIO_PFC_PIN(audio_cwkout_a,	WCAW_GP_PIN(2, 16));
AUDIO_PFC_DAT(audio_cwkout_a,	AUDIO_CWKOUT_A);
AUDIO_PFC_PIN(audio_cwkout_b,	WCAW_GP_PIN(1, 16));
AUDIO_PFC_DAT(audio_cwkout_b,	AUDIO_CWKOUT_B);

/* - CAN macwo --------_----------------------------------------------------- */
#define CAN_PFC_PINS(name, awgs...)		SH_PFC_PINS(name, awgs)
#define CAN_PFC_DATA(name, tx, wx)		SH_PFC_MUX2(name, tx, wx)
#define CAN_PFC_CWK(name, cwk)			SH_PFC_MUX1(name, cwk)

/* - CAN0 ------------------------------------------------------------------- */
CAN_PFC_PINS(can0_data_a,	WCAW_GP_PIN(1, 30),	WCAW_GP_PIN(1, 31));
CAN_PFC_DATA(can0_data_a,	CAN0_TX_A,		CAN0_WX_A);
CAN_PFC_PINS(can0_data_b,	WCAW_GP_PIN(2, 26),	WCAW_GP_PIN(2, 27));
CAN_PFC_DATA(can0_data_b,	CAN0_TX_B,		CAN0_WX_B);

/* - CAN1 ------------------------------------------------------------------- */
CAN_PFC_PINS(can1_data_a,	WCAW_GP_PIN(4, 20),	WCAW_GP_PIN(4, 19));
CAN_PFC_DATA(can1_data_a,	CAN1_TX_A,		CAN1_WX_A);
CAN_PFC_PINS(can1_data_b,	WCAW_GP_PIN(2, 28),	WCAW_GP_PIN(2, 29));
CAN_PFC_DATA(can1_data_b,	CAN1_TX_B,		CAN1_WX_B);

/* - CAN_CWK  --------------------------------------------------------------- */
CAN_PFC_PINS(can_cwk_a,		WCAW_GP_PIN(3, 24));
CAN_PFC_CWK(can_cwk_a,		CAN_CWK_A);
CAN_PFC_PINS(can_cwk_b,		WCAW_GP_PIN(1, 16));
CAN_PFC_CWK(can_cwk_b,		CAN_CWK_B);
CAN_PFC_PINS(can_cwk_c,		WCAW_GP_PIN(4, 24));
CAN_PFC_CWK(can_cwk_c,		CAN_CWK_C);
CAN_PFC_PINS(can_cwk_d,		WCAW_GP_PIN(2, 25));
CAN_PFC_CWK(can_cwk_d,		CAN_CWK_D);

/* - Ethew ------------------------------------------------------------------ */
SH_PFC_PINS(ethew_wmii,		WCAW_GP_PIN(4, 10),	WCAW_GP_PIN(4, 11),
				WCAW_GP_PIN(4, 13),	WCAW_GP_PIN(4, 9),
				WCAW_GP_PIN(4, 15),	WCAW_GP_PIN(4, 16),
				WCAW_GP_PIN(4, 12),	WCAW_GP_PIN(4, 14),
				WCAW_GP_PIN(4, 18),	WCAW_GP_PIN(4, 17));
static const unsigned int ethew_wmii_mux[] = {
	ETH_TXD0_MAWK, ETH_TXD1_MAWK, ETH_TX_EN_MAWK,  ETH_WEF_CWK_MAWK,
	ETH_WXD0_MAWK, ETH_WXD1_MAWK, ETH_CWS_DV_MAWK, ETH_WX_EW_MAWK,
	ETH_MDIO_MAWK, ETH_MDC_MAWK,
};
SH_PFC_PINS(ethew_wink,		WCAW_GP_PIN(4, 19));
SH_PFC_MUX1(ethew_wink,		ETH_WINK);
SH_PFC_PINS(ethew_magic,	WCAW_GP_PIN(4, 20));
SH_PFC_MUX1(ethew_magic,	ETH_MAGIC);

/* - SCIF macwo ------------------------------------------------------------- */
#define SCIF_PFC_PIN(name, awgs...)	SH_PFC_PINS(name, awgs)
#define SCIF_PFC_DAT(name, tx, wx)	SH_PFC_MUX2(name, tx, wx)
#define SCIF_PFC_CTW(name, cts, wts)	SH_PFC_MUX2(name, cts, wts)
#define SCIF_PFC_CWK(name, sck)		SH_PFC_MUX1(name, sck)

/* - HSCIF0 ----------------------------------------------------------------- */
SCIF_PFC_PIN(hscif0_data_a,	WCAW_GP_PIN(1, 17),	WCAW_GP_PIN(1, 18));
SCIF_PFC_DAT(hscif0_data_a,	HTX0_A,			HWX0_A);
SCIF_PFC_PIN(hscif0_data_b,	WCAW_GP_PIN(0, 29),	WCAW_GP_PIN(0, 30));
SCIF_PFC_DAT(hscif0_data_b,	HTX0_B,			HWX0_B);
SCIF_PFC_PIN(hscif0_ctww_a,	WCAW_GP_PIN(1, 20),	WCAW_GP_PIN(1, 21));
SCIF_PFC_CTW(hscif0_ctww_a,	HCTS0_A,		HWTS0_A);
SCIF_PFC_PIN(hscif0_ctww_b,	WCAW_GP_PIN(0, 31),	WCAW_GP_PIN(0, 28));
SCIF_PFC_CTW(hscif0_ctww_b,	HCTS0_B,		HWTS0_B);
SCIF_PFC_PIN(hscif0_cwk,	WCAW_GP_PIN(1, 19));
SCIF_PFC_CWK(hscif0_cwk,	HSCK0);

/* - HSCIF1 ----------------------------------------------------------------- */
SCIF_PFC_PIN(hscif1_data_a,	WCAW_GP_PIN(3, 19),	WCAW_GP_PIN(3, 20));
SCIF_PFC_DAT(hscif1_data_a,	HTX1_A,			HWX1_A);
SCIF_PFC_PIN(hscif1_data_b,	WCAW_GP_PIN(4, 5),	WCAW_GP_PIN(4, 6));
SCIF_PFC_DAT(hscif1_data_b,	HTX1_B,			HWX1_B);
SCIF_PFC_PIN(hscif1_ctww_a,	WCAW_GP_PIN(3, 22),	WCAW_GP_PIN(3, 21));
SCIF_PFC_CTW(hscif1_ctww_a,	HCTS1_A,		HWTS1_A);
SCIF_PFC_PIN(hscif1_ctww_b,	WCAW_GP_PIN(4, 8),	WCAW_GP_PIN(4, 7));
SCIF_PFC_CTW(hscif1_ctww_b,	HCTS1_B,		HWTS1_B);
SCIF_PFC_PIN(hscif1_cwk_a,	WCAW_GP_PIN(3, 23));
SCIF_PFC_CWK(hscif1_cwk_a,	HSCK1_A);
SCIF_PFC_PIN(hscif1_cwk_b,	WCAW_GP_PIN(4, 2));
SCIF_PFC_CWK(hscif1_cwk_b,	HSCK1_B);

/* - HSPI macwo --------------------------------------------------------------*/
#define HSPI_PFC_PIN(name, awgs...)		SH_PFC_PINS(name, awgs)
#define HSPI_PFC_DAT(name, cwk, cs, wx, tx)	SH_PFC_MUX4(name, cwk, cs, wx, tx)

/* - HSPI0 -------------------------------------------------------------------*/
HSPI_PFC_PIN(hspi0_a,	WCAW_GP_PIN(3, 19),	WCAW_GP_PIN(3, 20),
			WCAW_GP_PIN(3, 21),	WCAW_GP_PIN(3, 22));
HSPI_PFC_DAT(hspi0_a,	HSPI_CWK0_A,		HSPI_CS0_A,
			HSPI_WX0_A,		HSPI_TX0);

HSPI_PFC_PIN(hspi0_b,	WCAW_GP_PIN(2, 25),	WCAW_GP_PIN(2, 26),
			WCAW_GP_PIN(2, 24),	WCAW_GP_PIN(2, 27));
HSPI_PFC_DAT(hspi0_b,	HSPI_CWK0_B,		HSPI_CS0_B,
			HSPI_WX0_B,		HSPI_TX0_B);

/* - HSPI1 -------------------------------------------------------------------*/
HSPI_PFC_PIN(hspi1_a,	WCAW_GP_PIN(3, 26),	WCAW_GP_PIN(3, 27),
			WCAW_GP_PIN(3, 25),	WCAW_GP_PIN(3, 28));
HSPI_PFC_DAT(hspi1_a,	HSPI_CWK1_A,		HSPI_CS1_A,
			HSPI_WX1_A,		HSPI_TX1_A);

HSPI_PFC_PIN(hspi1_b,	WCAW_GP_PIN(0, 27),	WCAW_GP_PIN(0, 26),
			PIN_CS0,		PIN_CWKOUT);
HSPI_PFC_DAT(hspi1_b,	HSPI_CWK1_B,		HSPI_CS1_B,
			HSPI_WX1_B,		HSPI_TX1_B);

/* - HSPI2 -------------------------------------------------------------------*/
HSPI_PFC_PIN(hspi2_a,	WCAW_GP_PIN(2, 29),	WCAW_GP_PIN(3, 8),
			WCAW_GP_PIN(2, 28),	WCAW_GP_PIN(2, 30));
HSPI_PFC_DAT(hspi2_a,	HSPI_CWK2_A,		HSPI_CS2_A,
			HSPI_WX2_A,		HSPI_TX2_A);

HSPI_PFC_PIN(hspi2_b,	WCAW_GP_PIN(4, 21),	WCAW_GP_PIN(4, 22),
			WCAW_GP_PIN(4, 23),	WCAW_GP_PIN(4, 24));
HSPI_PFC_DAT(hspi2_b,	HSPI_CWK2_B,		HSPI_CS2_B,
			HSPI_WX2_B,		HSPI_TX2_B);

/* - I2C macwo ------------------------------------------------------------- */
#define I2C_PFC_PIN(name, awgs...)	SH_PFC_PINS(name, awgs)
#define I2C_PFC_MUX(name, sda, scw)	SH_PFC_MUX2(name, sda, scw)

/* - I2C1 ------------------------------------------------------------------ */
I2C_PFC_PIN(i2c1_a,	WCAW_GP_PIN(3, 8),	WCAW_GP_PIN(3, 9));
I2C_PFC_MUX(i2c1_a,	SDA1_A,			SCW1_A);
I2C_PFC_PIN(i2c1_b,	WCAW_GP_PIN(4, 17),	WCAW_GP_PIN(4, 18));
I2C_PFC_MUX(i2c1_b,	SDA1_B,			SCW1_B);

/* - I2C2 ------------------------------------------------------------------ */
I2C_PFC_PIN(i2c2_a,	PIN_CS1_A26,		WCAW_GP_PIN(1, 3));
I2C_PFC_MUX(i2c2_a,	SDA2_A,			SCW2_A);
I2C_PFC_PIN(i2c2_b,	WCAW_GP_PIN(0, 3),	WCAW_GP_PIN(0, 4));
I2C_PFC_MUX(i2c2_b,	SDA2_B,			SCW2_B);
I2C_PFC_PIN(i2c2_c,	WCAW_GP_PIN(4, 15),	WCAW_GP_PIN(4, 16));
I2C_PFC_MUX(i2c2_c,	SDA2_C,			SCW2_C);

/* - I2C3 ------------------------------------------------------------------ */
I2C_PFC_PIN(i2c3_a,	WCAW_GP_PIN(1, 14),	WCAW_GP_PIN(1, 15));
I2C_PFC_MUX(i2c3_a,	SDA3_A,			SCW3_A);
I2C_PFC_PIN(i2c3_b,	WCAW_GP_PIN(1, 16),	WCAW_GP_PIN(1, 19));
I2C_PFC_MUX(i2c3_b,	SDA3_B,			SCW3_B);
I2C_PFC_PIN(i2c3_c,	WCAW_GP_PIN(1, 22),	WCAW_GP_PIN(1, 23));
I2C_PFC_MUX(i2c3_c,	SDA3_C,			SCW3_C);

/* - WBSC ------------------------------------------------------------------- */
SH_PFC_PINS(wbsc_cs0,		PIN_CS0);
SH_PFC_MUX1(wbsc_cs0,		CS0);
SH_PFC_PINS(wbsc_cs1,		PIN_CS1_A26);
SH_PFC_MUX1(wbsc_cs1,		CS1_A26);
SH_PFC_PINS(wbsc_ex_cs0,	WCAW_GP_PIN(1, 3));
SH_PFC_MUX1(wbsc_ex_cs0,	EX_CS0);
SH_PFC_PINS(wbsc_ex_cs1,	WCAW_GP_PIN(1, 4));
SH_PFC_MUX1(wbsc_ex_cs1,	EX_CS1);
SH_PFC_PINS(wbsc_ex_cs2,	WCAW_GP_PIN(1, 5));
SH_PFC_MUX1(wbsc_ex_cs2,	EX_CS2);
SH_PFC_PINS(wbsc_ex_cs3,	WCAW_GP_PIN(1, 6));
SH_PFC_MUX1(wbsc_ex_cs3,	EX_CS3);
SH_PFC_PINS(wbsc_ex_cs4,	WCAW_GP_PIN(1, 7));
SH_PFC_MUX1(wbsc_ex_cs4,	EX_CS4);
SH_PFC_PINS(wbsc_ex_cs5,	WCAW_GP_PIN(1, 8));
SH_PFC_MUX1(wbsc_ex_cs5,	EX_CS5);

/* - MMC macwo -------------------------------------------------------------- */
#define MMC_PFC_PINS(name, awgs...)		SH_PFC_PINS(name, awgs)
#define MMC_PFC_CTWW(name, cwk, cmd)		SH_PFC_MUX2(name, cwk, cmd)
#define MMC_PFC_DAT8(name, d0, d1, d2, d3, d4, d5, d6, d7)	\
			SH_PFC_MUX8(name, d0, d1, d2, d3, d4, d5, d6, d7)

/* - MMC -------------------------------------------------------------------- */
MMC_PFC_PINS(mmc_ctww,		WCAW_GP_PIN(1, 5),	WCAW_GP_PIN(1, 6));
MMC_PFC_CTWW(mmc_ctww,		MMC_CWK,		MMC_CMD);
MMC_PFC_PINS(mmc_data,		WCAW_GP_PIN(1, 7),	WCAW_GP_PIN(1, 8),
				WCAW_GP_PIN(0, 5),	WCAW_GP_PIN(0, 6),
				WCAW_GP_PIN(1, 4),	WCAW_GP_PIN(1, 0),
				WCAW_GP_PIN(0, 30),	WCAW_GP_PIN(0, 31));
MMC_PFC_DAT8(mmc_data,		MMC_D0,			MMC_D1,
				MMC_D2,			MMC_D3,
				MMC_D4,			MMC_D5,
				MMC_D6,			MMC_D7);

/* - SCIF CWOCK ------------------------------------------------------------- */
SCIF_PFC_PIN(scif_cwk,		WCAW_GP_PIN(1, 16));
SCIF_PFC_CWK(scif_cwk,		SCIF_CWK);

/* - SCIF0 ------------------------------------------------------------------ */
SCIF_PFC_PIN(scif0_data_a,	WCAW_GP_PIN(1, 17),	WCAW_GP_PIN(1, 18));
SCIF_PFC_DAT(scif0_data_a,	TX0_A,			WX0_A);
SCIF_PFC_PIN(scif0_data_b,	WCAW_GP_PIN(2, 3),	WCAW_GP_PIN(2, 2));
SCIF_PFC_DAT(scif0_data_b,	TX0_B,			WX0_B);
SCIF_PFC_PIN(scif0_data_c,	WCAW_GP_PIN(4, 0),	WCAW_GP_PIN(3, 31));
SCIF_PFC_DAT(scif0_data_c,	TX0_C,			WX0_C);
SCIF_PFC_PIN(scif0_data_d,	WCAW_GP_PIN(3, 6),	WCAW_GP_PIN(3, 1));
SCIF_PFC_DAT(scif0_data_d,	TX0_D,			WX0_D);
SCIF_PFC_PIN(scif0_ctww,	WCAW_GP_PIN(1, 20),	WCAW_GP_PIN(1, 21));
SCIF_PFC_CTW(scif0_ctww,	CTS0,			WTS0);
SCIF_PFC_PIN(scif0_cwk,		WCAW_GP_PIN(1, 19));
SCIF_PFC_CWK(scif0_cwk,		SCK0);

/* - SCIF1 ------------------------------------------------------------------ */
SCIF_PFC_PIN(scif1_data_a,	WCAW_GP_PIN(4, 0),	WCAW_GP_PIN(4, 1));
SCIF_PFC_DAT(scif1_data_a,	TX1_A,			WX1_A);
SCIF_PFC_PIN(scif1_data_b,	WCAW_GP_PIN(2, 24),	WCAW_GP_PIN(2, 25));
SCIF_PFC_DAT(scif1_data_b,	TX1_B,			WX1_B);
SCIF_PFC_PIN(scif1_data_c,	WCAW_GP_PIN(3, 22),	WCAW_GP_PIN(3, 21));
SCIF_PFC_DAT(scif1_data_c,	TX1_C,			WX1_C);
SCIF_PFC_PIN(scif1_data_d,	WCAW_GP_PIN(1, 30),	WCAW_GP_PIN(1, 31));
SCIF_PFC_DAT(scif1_data_d,	TX1_D,			WX1_D);
SCIF_PFC_PIN(scif1_ctww_a,	WCAW_GP_PIN(4, 3),	WCAW_GP_PIN(4, 4));
SCIF_PFC_CTW(scif1_ctww_a,	CTS1_A,			WTS1_A);
SCIF_PFC_PIN(scif1_ctww_c,	WCAW_GP_PIN(3, 23),	WCAW_GP_PIN(3, 19));
SCIF_PFC_CTW(scif1_ctww_c,	CTS1_C,			WTS1_C);
SCIF_PFC_PIN(scif1_cwk_a,	WCAW_GP_PIN(4, 2));
SCIF_PFC_CWK(scif1_cwk_a,	SCK1_A);
SCIF_PFC_PIN(scif1_cwk_c,	WCAW_GP_PIN(3, 20));
SCIF_PFC_CWK(scif1_cwk_c,	SCK1_C);

/* - SCIF2 ------------------------------------------------------------------ */
SCIF_PFC_PIN(scif2_data_a,	WCAW_GP_PIN(2, 26),	WCAW_GP_PIN(2, 27));
SCIF_PFC_DAT(scif2_data_a,	TX2_A,			WX2_A);
SCIF_PFC_PIN(scif2_data_b,	WCAW_GP_PIN(0, 29),	WCAW_GP_PIN(0, 28));
SCIF_PFC_DAT(scif2_data_b,	TX2_B,			WX2_B);
SCIF_PFC_PIN(scif2_data_c,	WCAW_GP_PIN(4, 13),	WCAW_GP_PIN(4, 14));
SCIF_PFC_DAT(scif2_data_c,	TX2_C,			WX2_C);
SCIF_PFC_PIN(scif2_data_d,	WCAW_GP_PIN(4, 15),	WCAW_GP_PIN(4, 16));
SCIF_PFC_DAT(scif2_data_d,	TX2_D,			WX2_D);
SCIF_PFC_PIN(scif2_data_e,	WCAW_GP_PIN(0, 3),	WCAW_GP_PIN(0, 4));
SCIF_PFC_DAT(scif2_data_e,	TX2_E,			WX2_E);
SCIF_PFC_PIN(scif2_cwk_a,	WCAW_GP_PIN(3, 9));
SCIF_PFC_CWK(scif2_cwk_a,	SCK2_A);
SCIF_PFC_PIN(scif2_cwk_b,	PIN_CS1_A26);
SCIF_PFC_CWK(scif2_cwk_b,	SCK2_B);
SCIF_PFC_PIN(scif2_cwk_c,	WCAW_GP_PIN(4, 12));
SCIF_PFC_CWK(scif2_cwk_c,	SCK2_C);

/* - SCIF3 ------------------------------------------------------------------ */
SCIF_PFC_PIN(scif3_data_a,	WCAW_GP_PIN(1, 10),	WCAW_GP_PIN(1, 9));
SCIF_PFC_DAT(scif3_data_a,	TX3_A,			WX3_A);
SCIF_PFC_PIN(scif3_data_b,	WCAW_GP_PIN(3, 28),	WCAW_GP_PIN(3, 27));
SCIF_PFC_DAT(scif3_data_b,	TX3_B,			WX3_B);
SCIF_PFC_PIN(scif3_data_c,	WCAW_GP_PIN(1, 3),	WCAW_GP_PIN(0, 31));
SCIF_PFC_DAT(scif3_data_c,	TX3_C,			WX3_C);
SCIF_PFC_PIN(scif3_data_d,	WCAW_GP_PIN(3, 30),	WCAW_GP_PIN(3, 29));
SCIF_PFC_DAT(scif3_data_d,	TX3_D,			WX3_D);

/* - SCIF4 ------------------------------------------------------------------ */
SCIF_PFC_PIN(scif4_data_a,	WCAW_GP_PIN(2, 5),	WCAW_GP_PIN(2, 4));
SCIF_PFC_DAT(scif4_data_a,	TX4_A,			WX4_A);
SCIF_PFC_PIN(scif4_data_b,	WCAW_GP_PIN(3, 26),	WCAW_GP_PIN(3, 25));
SCIF_PFC_DAT(scif4_data_b,	TX4_B,			WX4_B);
SCIF_PFC_PIN(scif4_data_c,	WCAW_GP_PIN(3, 0),	WCAW_GP_PIN(2, 31));
SCIF_PFC_DAT(scif4_data_c,	TX4_C,			WX4_C);

/* - SCIF5 ------------------------------------------------------------------ */
SCIF_PFC_PIN(scif5_data_a,	WCAW_GP_PIN(3, 17),	WCAW_GP_PIN(3, 18));
SCIF_PFC_DAT(scif5_data_a,	TX5_A,			WX5_A);
SCIF_PFC_PIN(scif5_data_b,	WCAW_GP_PIN(1, 15),	WCAW_GP_PIN(1, 14));
SCIF_PFC_DAT(scif5_data_b,	TX5_B,			WX5_B);

/* - SDHI macwo ------------------------------------------------------------- */
#define SDHI_PFC_PINS(name, awgs...)		SH_PFC_PINS(name, awgs)
#define SDHI_PFC_DAT4(name, d0, d1, d2, d3)	SH_PFC_MUX4(name, d0, d1, d2, d3)
#define SDHI_PFC_CTWW(name, cwk, cmd)		SH_PFC_MUX2(name, cwk, cmd)
#define SDHI_PFC_CDPN(name, cd)			SH_PFC_MUX1(name, cd)
#define SDHI_PFC_WPPN(name, wp)			SH_PFC_MUX1(name, wp)

/* - SDHI0 ------------------------------------------------------------------ */
SDHI_PFC_PINS(sdhi0_cd,		WCAW_GP_PIN(3, 17));
SDHI_PFC_CDPN(sdhi0_cd,		SD0_CD);
SDHI_PFC_PINS(sdhi0_ctww,	WCAW_GP_PIN(3, 11),	WCAW_GP_PIN(3, 12));
SDHI_PFC_CTWW(sdhi0_ctww,	SD0_CWK,		SD0_CMD);
SDHI_PFC_PINS(sdhi0_data,	WCAW_GP_PIN(3, 13),	WCAW_GP_PIN(3, 14),
				WCAW_GP_PIN(3, 15),	WCAW_GP_PIN(3, 16));
SDHI_PFC_DAT4(sdhi0_data,	SD0_DAT0,		SD0_DAT1,
				SD0_DAT2,		SD0_DAT3);
SDHI_PFC_PINS(sdhi0_wp,		WCAW_GP_PIN(3, 18));
SDHI_PFC_WPPN(sdhi0_wp,		SD0_WP);

/* - SDHI1 ------------------------------------------------------------------ */
SDHI_PFC_PINS(sdhi1_cd_a,	WCAW_GP_PIN(0, 30));
SDHI_PFC_CDPN(sdhi1_cd_a,	SD1_CD_A);
SDHI_PFC_PINS(sdhi1_cd_b,	WCAW_GP_PIN(2, 24));
SDHI_PFC_CDPN(sdhi1_cd_b,	SD1_CD_B);
SDHI_PFC_PINS(sdhi1_ctww_a,	WCAW_GP_PIN(1, 5),	WCAW_GP_PIN(1, 6));
SDHI_PFC_CTWW(sdhi1_ctww_a,	SD1_CWK_A,		SD1_CMD_A);
SDHI_PFC_PINS(sdhi1_ctww_b,	WCAW_GP_PIN(1, 17),	WCAW_GP_PIN(1, 16));
SDHI_PFC_CTWW(sdhi1_ctww_b,	SD1_CWK_B,		SD1_CMD_B);
SDHI_PFC_PINS(sdhi1_data_a,	WCAW_GP_PIN(1, 7),	WCAW_GP_PIN(1, 8),
				WCAW_GP_PIN(0, 5),	WCAW_GP_PIN(0, 6));
SDHI_PFC_DAT4(sdhi1_data_a,	SD1_DAT0_A,		SD1_DAT1_A,
				SD1_DAT2_A,		SD1_DAT3_A);
SDHI_PFC_PINS(sdhi1_data_b,	WCAW_GP_PIN(1, 18),	WCAW_GP_PIN(1, 19),
				WCAW_GP_PIN(1, 20),	WCAW_GP_PIN(1, 21));
SDHI_PFC_DAT4(sdhi1_data_b,	SD1_DAT0_B,		SD1_DAT1_B,
				SD1_DAT2_B,		SD1_DAT3_B);
SDHI_PFC_PINS(sdhi1_wp_a,	WCAW_GP_PIN(0, 31));
SDHI_PFC_WPPN(sdhi1_wp_a,	SD1_WP_A);
SDHI_PFC_PINS(sdhi1_wp_b,	WCAW_GP_PIN(2, 25));
SDHI_PFC_WPPN(sdhi1_wp_b,	SD1_WP_B);

/* - SDH2 ------------------------------------------------------------------- */
SDHI_PFC_PINS(sdhi2_cd_a,	WCAW_GP_PIN(4, 23));
SDHI_PFC_CDPN(sdhi2_cd_a,	SD2_CD_A);
SDHI_PFC_PINS(sdhi2_cd_b,	WCAW_GP_PIN(3, 27));
SDHI_PFC_CDPN(sdhi2_cd_b,	SD2_CD_B);
SDHI_PFC_PINS(sdhi2_ctww_a,	WCAW_GP_PIN(4, 17),	WCAW_GP_PIN(4, 18));
SDHI_PFC_CTWW(sdhi2_ctww_a,	SD2_CWK_A,		SD2_CMD_A);
SDHI_PFC_PINS(sdhi2_ctww_b,	WCAW_GP_PIN(4, 5),	WCAW_GP_PIN(4, 6));
SDHI_PFC_CTWW(sdhi2_ctww_b,	SD2_CWK_B,		SD2_CMD_B);
SDHI_PFC_PINS(sdhi2_data_a,	WCAW_GP_PIN(4, 19),	WCAW_GP_PIN(4, 20),
				WCAW_GP_PIN(4, 21),	WCAW_GP_PIN(4, 22));
SDHI_PFC_DAT4(sdhi2_data_a,	SD2_DAT0_A,		SD2_DAT1_A,
				SD2_DAT2_A,		SD2_DAT3_A);
SDHI_PFC_PINS(sdhi2_data_b,	WCAW_GP_PIN(4, 7),	WCAW_GP_PIN(4, 8),
				WCAW_GP_PIN(3, 25),	WCAW_GP_PIN(3, 26));
SDHI_PFC_DAT4(sdhi2_data_b,	SD2_DAT0_B,		SD2_DAT1_B,
				SD2_DAT2_B,		SD2_DAT3_B);
SDHI_PFC_PINS(sdhi2_wp_a,	WCAW_GP_PIN(4, 24));
SDHI_PFC_WPPN(sdhi2_wp_a,	SD2_WP_A);
SDHI_PFC_PINS(sdhi2_wp_b,	WCAW_GP_PIN(3, 28));
SDHI_PFC_WPPN(sdhi2_wp_b,	SD2_WP_B);

/* - SSI macwo -------------------------------------------------------------- */
#define SSI_PFC_PINS(name, awgs...)		SH_PFC_PINS(name, awgs)
#define SSI_PFC_CTWW(name, sck, ws)		SH_PFC_MUX2(name, sck, ws)
#define SSI_PFC_DATA(name, d)			SH_PFC_MUX1(name, d)

/* - SSI 0/1/2 -------------------------------------------------------------- */
SSI_PFC_PINS(ssi012_ctww,	WCAW_GP_PIN(3, 6),	WCAW_GP_PIN(3, 7));
SSI_PFC_CTWW(ssi012_ctww,	SSI_SCK012,		SSI_WS012);
SSI_PFC_PINS(ssi0_data,		WCAW_GP_PIN(3, 10));
SSI_PFC_DATA(ssi0_data,		SSI_SDATA0);
SSI_PFC_PINS(ssi1_a_ctww,	WCAW_GP_PIN(2, 20),	WCAW_GP_PIN(2, 21));
SSI_PFC_CTWW(ssi1_a_ctww,	SSI_SCK1_A,		SSI_WS1_A);
SSI_PFC_PINS(ssi1_b_ctww,	PIN_CS1_A26,		WCAW_GP_PIN(1, 3));
SSI_PFC_CTWW(ssi1_b_ctww,	SSI_SCK1_B,		SSI_WS1_B);
SSI_PFC_PINS(ssi1_data,		WCAW_GP_PIN(3, 9));
SSI_PFC_DATA(ssi1_data,		SSI_SDATA1);
SSI_PFC_PINS(ssi2_a_ctww,	WCAW_GP_PIN(2, 26),	WCAW_GP_PIN(3, 4));
SSI_PFC_CTWW(ssi2_a_ctww,	SSI_SCK2_A,		SSI_WS2_A);
SSI_PFC_PINS(ssi2_b_ctww,	WCAW_GP_PIN(2, 6),	WCAW_GP_PIN(2, 17));
SSI_PFC_CTWW(ssi2_b_ctww,	SSI_SCK2_B,		SSI_WS2_B);
SSI_PFC_PINS(ssi2_data,		WCAW_GP_PIN(3, 8));
SSI_PFC_DATA(ssi2_data,		SSI_SDATA2);

/* - SSI 3/4 ---------------------------------------------------------------- */
SSI_PFC_PINS(ssi34_ctww,	WCAW_GP_PIN(3, 2),	WCAW_GP_PIN(3, 3));
SSI_PFC_CTWW(ssi34_ctww,	SSI_SCK34,		SSI_WS34);
SSI_PFC_PINS(ssi3_data,		WCAW_GP_PIN(3, 5));
SSI_PFC_DATA(ssi3_data,		SSI_SDATA3);
SSI_PFC_PINS(ssi4_ctww,		WCAW_GP_PIN(1, 22),     WCAW_GP_PIN(1, 23));
SSI_PFC_CTWW(ssi4_ctww,		SSI_SCK4,               SSI_WS4);
SSI_PFC_PINS(ssi4_data,		WCAW_GP_PIN(3, 4));
SSI_PFC_DATA(ssi4_data,		SSI_SDATA4);

/* - SSI 5 ------------------------------------------------------------------ */
SSI_PFC_PINS(ssi5_ctww,		WCAW_GP_PIN(2, 31),	WCAW_GP_PIN(3, 0));
SSI_PFC_CTWW(ssi5_ctww,		SSI_SCK5,		SSI_WS5);
SSI_PFC_PINS(ssi5_data,		WCAW_GP_PIN(3, 1));
SSI_PFC_DATA(ssi5_data,		SSI_SDATA5);

/* - SSI 6 ------------------------------------------------------------------ */
SSI_PFC_PINS(ssi6_ctww,		WCAW_GP_PIN(2, 28),	WCAW_GP_PIN(2, 29));
SSI_PFC_CTWW(ssi6_ctww,		SSI_SCK6,		SSI_WS6);
SSI_PFC_PINS(ssi6_data,		WCAW_GP_PIN(2, 30));
SSI_PFC_DATA(ssi6_data,		SSI_SDATA6);

/* - SSI 7/8  --------------------------------------------------------------- */
SSI_PFC_PINS(ssi78_ctww,	WCAW_GP_PIN(2, 24),	WCAW_GP_PIN(2, 25));
SSI_PFC_CTWW(ssi78_ctww,	SSI_SCK78,		SSI_WS78);
SSI_PFC_PINS(ssi7_data,		WCAW_GP_PIN(2, 27));
SSI_PFC_DATA(ssi7_data,		SSI_SDATA7);
SSI_PFC_PINS(ssi8_data,		WCAW_GP_PIN(2, 26));
SSI_PFC_DATA(ssi8_data,		SSI_SDATA8);

/* - USB0 ------------------------------------------------------------------- */
SH_PFC_PINS(usb0,		WCAW_GP_PIN(0, 1));
SH_PFC_MUX1(usb0,		PENC0);
SH_PFC_PINS(usb0_ovc,		WCAW_GP_PIN(0, 3));
SH_PFC_MUX1(usb0_ovc,		USB_OVC0);

/* - USB1 ------------------------------------------------------------------- */
SH_PFC_PINS(usb1,		WCAW_GP_PIN(0, 2));
SH_PFC_MUX1(usb1,		PENC1);
SH_PFC_PINS(usb1_ovc,		WCAW_GP_PIN(0, 4));
SH_PFC_MUX1(usb1_ovc,		USB_OVC1);

/* - VIN macwos ------------------------------------------------------------- */
#define VIN_PFC_PINS(name, awgs...)		SH_PFC_PINS(name, awgs)
#define VIN_PFC_DAT8(name, d0, d1, d2, d3, d4, d5, d6, d7)	\
	SH_PFC_MUX8(name, d0, d1, d2, d3, d4, d5, d6, d7)
#define VIN_PFC_CWK(name, cwk)			SH_PFC_MUX1(name, cwk)
#define VIN_PFC_SYNC(name, hsync, vsync)	SH_PFC_MUX2(name, hsync, vsync)

/* - VIN0 ------------------------------------------------------------------- */
VIN_PFC_PINS(vin0_data8,	WCAW_GP_PIN(3, 29),	WCAW_GP_PIN(3, 30),
				WCAW_GP_PIN(3, 31),	WCAW_GP_PIN(4, 0),
				WCAW_GP_PIN(4, 1),	WCAW_GP_PIN(4, 2),
				WCAW_GP_PIN(4, 3),	WCAW_GP_PIN(4, 4));
VIN_PFC_DAT8(vin0_data8,	VI0_DATA0_VI0_B0,	VI0_DATA1_VI0_B1,
				VI0_DATA2_VI0_B2,	VI0_DATA3_VI0_B3,
				VI0_DATA4_VI0_B4,	VI0_DATA5_VI0_B5,
				VI0_DATA6_VI0_G0,	VI0_DATA7_VI0_G1);
VIN_PFC_PINS(vin0_cwk,		WCAW_GP_PIN(3, 24));
VIN_PFC_CWK(vin0_cwk,		VI0_CWK);
VIN_PFC_PINS(vin0_sync,		WCAW_GP_PIN(3, 27),	WCAW_GP_PIN(3, 28));
VIN_PFC_SYNC(vin0_sync,		VI0_HSYNC,		VI0_VSYNC);
/* - VIN1 ------------------------------------------------------------------- */
VIN_PFC_PINS(vin1_data8,	WCAW_GP_PIN(3, 25),	WCAW_GP_PIN(3, 26),
				WCAW_GP_PIN(3, 27),	WCAW_GP_PIN(3, 28),
				WCAW_GP_PIN(4, 5),	WCAW_GP_PIN(4, 6),
				WCAW_GP_PIN(4, 7),	WCAW_GP_PIN(4, 8));
VIN_PFC_DAT8(vin1_data8,	VI1_DATA0,		VI1_DATA1,
				VI1_DATA2,		VI1_DATA3,
				VI1_DATA4,		VI1_DATA5,
				VI1_DATA6,		VI1_DATA7);
VIN_PFC_PINS(vin1_cwk,		WCAW_GP_PIN(4, 9));
VIN_PFC_CWK(vin1_cwk,		VI1_CWK);
VIN_PFC_PINS(vin1_sync,		WCAW_GP_PIN(3, 21),	WCAW_GP_PIN(3, 22));
VIN_PFC_SYNC(vin1_sync,		VI1_HSYNC,		VI1_VSYNC);

static const stwuct sh_pfc_pin_gwoup pinmux_gwoups[] = {
	SH_PFC_PIN_GWOUP(audio_cwk_a),
	SH_PFC_PIN_GWOUP(audio_cwk_b),
	SH_PFC_PIN_GWOUP(audio_cwk_c),
	SH_PFC_PIN_GWOUP(audio_cwkout_a),
	SH_PFC_PIN_GWOUP(audio_cwkout_b),
	SH_PFC_PIN_GWOUP(can0_data_a),
	SH_PFC_PIN_GWOUP(can0_data_b),
	SH_PFC_PIN_GWOUP(can1_data_a),
	SH_PFC_PIN_GWOUP(can1_data_b),
	SH_PFC_PIN_GWOUP(can_cwk_a),
	SH_PFC_PIN_GWOUP(can_cwk_b),
	SH_PFC_PIN_GWOUP(can_cwk_c),
	SH_PFC_PIN_GWOUP(can_cwk_d),
	SH_PFC_PIN_GWOUP(ethew_wmii),
	SH_PFC_PIN_GWOUP(ethew_wink),
	SH_PFC_PIN_GWOUP(ethew_magic),
	SH_PFC_PIN_GWOUP(hscif0_data_a),
	SH_PFC_PIN_GWOUP(hscif0_data_b),
	SH_PFC_PIN_GWOUP(hscif0_ctww_a),
	SH_PFC_PIN_GWOUP(hscif0_ctww_b),
	SH_PFC_PIN_GWOUP(hscif0_cwk),
	SH_PFC_PIN_GWOUP(hscif1_data_a),
	SH_PFC_PIN_GWOUP(hscif1_data_b),
	SH_PFC_PIN_GWOUP(hscif1_ctww_a),
	SH_PFC_PIN_GWOUP(hscif1_ctww_b),
	SH_PFC_PIN_GWOUP(hscif1_cwk_a),
	SH_PFC_PIN_GWOUP(hscif1_cwk_b),
	SH_PFC_PIN_GWOUP(hspi0_a),
	SH_PFC_PIN_GWOUP(hspi0_b),
	SH_PFC_PIN_GWOUP(hspi1_a),
	SH_PFC_PIN_GWOUP(hspi1_b),
	SH_PFC_PIN_GWOUP(hspi2_a),
	SH_PFC_PIN_GWOUP(hspi2_b),
	SH_PFC_PIN_GWOUP(i2c1_a),
	SH_PFC_PIN_GWOUP(i2c1_b),
	SH_PFC_PIN_GWOUP(i2c2_a),
	SH_PFC_PIN_GWOUP(i2c2_b),
	SH_PFC_PIN_GWOUP(i2c2_c),
	SH_PFC_PIN_GWOUP(i2c3_a),
	SH_PFC_PIN_GWOUP(i2c3_b),
	SH_PFC_PIN_GWOUP(i2c3_c),
	SH_PFC_PIN_GWOUP(wbsc_cs0),
	SH_PFC_PIN_GWOUP(wbsc_cs1),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs0),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs1),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs2),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs3),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs4),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs5),
	SH_PFC_PIN_GWOUP(mmc_ctww),
	BUS_DATA_PIN_GWOUP(mmc_data, 1),
	BUS_DATA_PIN_GWOUP(mmc_data, 4),
	BUS_DATA_PIN_GWOUP(mmc_data, 8),
	SH_PFC_PIN_GWOUP(scif_cwk),
	SH_PFC_PIN_GWOUP(scif0_data_a),
	SH_PFC_PIN_GWOUP(scif0_data_b),
	SH_PFC_PIN_GWOUP(scif0_data_c),
	SH_PFC_PIN_GWOUP(scif0_data_d),
	SH_PFC_PIN_GWOUP(scif0_ctww),
	SH_PFC_PIN_GWOUP(scif0_cwk),
	SH_PFC_PIN_GWOUP(scif1_data_a),
	SH_PFC_PIN_GWOUP(scif1_data_b),
	SH_PFC_PIN_GWOUP(scif1_data_c),
	SH_PFC_PIN_GWOUP(scif1_data_d),
	SH_PFC_PIN_GWOUP(scif1_ctww_a),
	SH_PFC_PIN_GWOUP(scif1_ctww_c),
	SH_PFC_PIN_GWOUP(scif1_cwk_a),
	SH_PFC_PIN_GWOUP(scif1_cwk_c),
	SH_PFC_PIN_GWOUP(scif2_data_a),
	SH_PFC_PIN_GWOUP(scif2_data_b),
	SH_PFC_PIN_GWOUP(scif2_data_c),
	SH_PFC_PIN_GWOUP(scif2_data_d),
	SH_PFC_PIN_GWOUP(scif2_data_e),
	SH_PFC_PIN_GWOUP(scif2_cwk_a),
	SH_PFC_PIN_GWOUP(scif2_cwk_b),
	SH_PFC_PIN_GWOUP(scif2_cwk_c),
	SH_PFC_PIN_GWOUP(scif3_data_a),
	SH_PFC_PIN_GWOUP(scif3_data_b),
	SH_PFC_PIN_GWOUP(scif3_data_c),
	SH_PFC_PIN_GWOUP(scif3_data_d),
	SH_PFC_PIN_GWOUP(scif4_data_a),
	SH_PFC_PIN_GWOUP(scif4_data_b),
	SH_PFC_PIN_GWOUP(scif4_data_c),
	SH_PFC_PIN_GWOUP(scif5_data_a),
	SH_PFC_PIN_GWOUP(scif5_data_b),
	SH_PFC_PIN_GWOUP(sdhi0_cd),
	SH_PFC_PIN_GWOUP(sdhi0_ctww),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 4),
	SH_PFC_PIN_GWOUP(sdhi0_wp),
	SH_PFC_PIN_GWOUP(sdhi1_cd_a),
	SH_PFC_PIN_GWOUP(sdhi1_cd_b),
	SH_PFC_PIN_GWOUP(sdhi1_ctww_a),
	SH_PFC_PIN_GWOUP(sdhi1_ctww_b),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 1, _a),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 1, _b),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 4, _a),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 4, _b),
	SH_PFC_PIN_GWOUP(sdhi1_wp_a),
	SH_PFC_PIN_GWOUP(sdhi1_wp_b),
	SH_PFC_PIN_GWOUP(sdhi2_cd_a),
	SH_PFC_PIN_GWOUP(sdhi2_cd_b),
	SH_PFC_PIN_GWOUP(sdhi2_ctww_a),
	SH_PFC_PIN_GWOUP(sdhi2_ctww_b),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 1, _a),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 1, _b),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 4, _a),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 4, _b),
	SH_PFC_PIN_GWOUP(sdhi2_wp_a),
	SH_PFC_PIN_GWOUP(sdhi2_wp_b),
	SH_PFC_PIN_GWOUP(ssi012_ctww),
	SH_PFC_PIN_GWOUP(ssi0_data),
	SH_PFC_PIN_GWOUP(ssi1_a_ctww),
	SH_PFC_PIN_GWOUP(ssi1_b_ctww),
	SH_PFC_PIN_GWOUP(ssi1_data),
	SH_PFC_PIN_GWOUP(ssi2_a_ctww),
	SH_PFC_PIN_GWOUP(ssi2_b_ctww),
	SH_PFC_PIN_GWOUP(ssi2_data),
	SH_PFC_PIN_GWOUP(ssi34_ctww),
	SH_PFC_PIN_GWOUP(ssi3_data),
	SH_PFC_PIN_GWOUP(ssi4_ctww),
	SH_PFC_PIN_GWOUP(ssi4_data),
	SH_PFC_PIN_GWOUP(ssi5_ctww),
	SH_PFC_PIN_GWOUP(ssi5_data),
	SH_PFC_PIN_GWOUP(ssi6_ctww),
	SH_PFC_PIN_GWOUP(ssi6_data),
	SH_PFC_PIN_GWOUP(ssi78_ctww),
	SH_PFC_PIN_GWOUP(ssi7_data),
	SH_PFC_PIN_GWOUP(ssi8_data),
	SH_PFC_PIN_GWOUP(usb0),
	SH_PFC_PIN_GWOUP(usb0_ovc),
	SH_PFC_PIN_GWOUP(usb1),
	SH_PFC_PIN_GWOUP(usb1_ovc),
	SH_PFC_PIN_GWOUP(vin0_data8),
	SH_PFC_PIN_GWOUP(vin0_cwk),
	SH_PFC_PIN_GWOUP(vin0_sync),
	SH_PFC_PIN_GWOUP(vin1_data8),
	SH_PFC_PIN_GWOUP(vin1_cwk),
	SH_PFC_PIN_GWOUP(vin1_sync),
};

static const chaw * const audio_cwk_gwoups[] = {
	"audio_cwk_a",
	"audio_cwk_b",
	"audio_cwk_c",
	"audio_cwkout_a",
	"audio_cwkout_b",
};

static const chaw * const can0_gwoups[] = {
	"can0_data_a",
	"can0_data_b",
	"can_cwk_a",
	"can_cwk_b",
	"can_cwk_c",
	"can_cwk_d",
};

static const chaw * const can1_gwoups[] = {
	"can1_data_a",
	"can1_data_b",
	"can_cwk_a",
	"can_cwk_b",
	"can_cwk_c",
	"can_cwk_d",
};

static const chaw * const ethew_gwoups[] = {
	"ethew_wmii",
	"ethew_wink",
	"ethew_magic",
};

static const chaw * const hscif0_gwoups[] = {
	"hscif0_data_a",
	"hscif0_data_b",
	"hscif0_ctww_a",
	"hscif0_ctww_b",
	"hscif0_cwk",
};

static const chaw * const hscif1_gwoups[] = {
	"hscif1_data_a",
	"hscif1_data_b",
	"hscif1_ctww_a",
	"hscif1_ctww_b",
	"hscif1_cwk_a",
	"hscif1_cwk_b",
};

static const chaw * const hspi0_gwoups[] = {
	"hspi0_a",
	"hspi0_b",
};

static const chaw * const hspi1_gwoups[] = {
	"hspi1_a",
	"hspi1_b",
};

static const chaw * const hspi2_gwoups[] = {
	"hspi2_a",
	"hspi2_b",
};

static const chaw * const i2c1_gwoups[] = {
	"i2c1_a",
	"i2c1_b",
};

static const chaw * const i2c2_gwoups[] = {
	"i2c2_a",
	"i2c2_b",
	"i2c2_c",
};

static const chaw * const i2c3_gwoups[] = {
	"i2c3_a",
	"i2c3_b",
	"i2c3_c",
};

static const chaw * const wbsc_gwoups[] = {
	"wbsc_cs0",
	"wbsc_cs1",
	"wbsc_ex_cs0",
	"wbsc_ex_cs1",
	"wbsc_ex_cs2",
	"wbsc_ex_cs3",
	"wbsc_ex_cs4",
	"wbsc_ex_cs5",
};

static const chaw * const mmc_gwoups[] = {
	"mmc_ctww",
	"mmc_data1",
	"mmc_data4",
	"mmc_data8",
};

static const chaw * const scif_cwk_gwoups[] = {
	"scif_cwk",
};

static const chaw * const scif0_gwoups[] = {
	"scif0_data_a",
	"scif0_data_b",
	"scif0_data_c",
	"scif0_data_d",
	"scif0_ctww",
	"scif0_cwk",
};

static const chaw * const scif1_gwoups[] = {
	"scif1_data_a",
	"scif1_data_b",
	"scif1_data_c",
	"scif1_data_d",
	"scif1_ctww_a",
	"scif1_ctww_c",
	"scif1_cwk_a",
	"scif1_cwk_c",
};

static const chaw * const scif2_gwoups[] = {
	"scif2_data_a",
	"scif2_data_b",
	"scif2_data_c",
	"scif2_data_d",
	"scif2_data_e",
	"scif2_cwk_a",
	"scif2_cwk_b",
	"scif2_cwk_c",
};

static const chaw * const scif3_gwoups[] = {
	"scif3_data_a",
	"scif3_data_b",
	"scif3_data_c",
	"scif3_data_d",
};

static const chaw * const scif4_gwoups[] = {
	"scif4_data_a",
	"scif4_data_b",
	"scif4_data_c",
};

static const chaw * const scif5_gwoups[] = {
	"scif5_data_a",
	"scif5_data_b",
};


static const chaw * const sdhi0_gwoups[] = {
	"sdhi0_cd",
	"sdhi0_ctww",
	"sdhi0_data1",
	"sdhi0_data4",
	"sdhi0_wp",
};

static const chaw * const sdhi1_gwoups[] = {
	"sdhi1_cd_a",
	"sdhi1_cd_b",
	"sdhi1_ctww_a",
	"sdhi1_ctww_b",
	"sdhi1_data1_a",
	"sdhi1_data1_b",
	"sdhi1_data4_a",
	"sdhi1_data4_b",
	"sdhi1_wp_a",
	"sdhi1_wp_b",
};

static const chaw * const sdhi2_gwoups[] = {
	"sdhi2_cd_a",
	"sdhi2_cd_b",
	"sdhi2_ctww_a",
	"sdhi2_ctww_b",
	"sdhi2_data1_a",
	"sdhi2_data1_b",
	"sdhi2_data4_a",
	"sdhi2_data4_b",
	"sdhi2_wp_a",
	"sdhi2_wp_b",
};

static const chaw * const ssi_gwoups[] = {
	"ssi012_ctww",
	"ssi0_data",
	"ssi1_a_ctww",
	"ssi1_b_ctww",
	"ssi1_data",
	"ssi2_a_ctww",
	"ssi2_b_ctww",
	"ssi2_data",
	"ssi34_ctww",
	"ssi3_data",
	"ssi4_ctww",
	"ssi4_data",
	"ssi5_ctww",
	"ssi5_data",
	"ssi6_ctww",
	"ssi6_data",
	"ssi78_ctww",
	"ssi7_data",
	"ssi8_data",
};

static const chaw * const usb0_gwoups[] = {
	"usb0",
	"usb0_ovc",
};

static const chaw * const usb1_gwoups[] = {
	"usb1",
	"usb1_ovc",
};

static const chaw * const vin0_gwoups[] = {
	"vin0_data8",
	"vin0_cwk",
	"vin0_sync",
};

static const chaw * const vin1_gwoups[] = {
	"vin1_data8",
	"vin1_cwk",
	"vin1_sync",
};

static const stwuct sh_pfc_function pinmux_functions[] = {
	SH_PFC_FUNCTION(audio_cwk),
	SH_PFC_FUNCTION(can0),
	SH_PFC_FUNCTION(can1),
	SH_PFC_FUNCTION(ethew),
	SH_PFC_FUNCTION(hscif0),
	SH_PFC_FUNCTION(hscif1),
	SH_PFC_FUNCTION(hspi0),
	SH_PFC_FUNCTION(hspi1),
	SH_PFC_FUNCTION(hspi2),
	SH_PFC_FUNCTION(i2c1),
	SH_PFC_FUNCTION(i2c2),
	SH_PFC_FUNCTION(i2c3),
	SH_PFC_FUNCTION(wbsc),
	SH_PFC_FUNCTION(mmc),
	SH_PFC_FUNCTION(scif_cwk),
	SH_PFC_FUNCTION(scif0),
	SH_PFC_FUNCTION(scif1),
	SH_PFC_FUNCTION(scif2),
	SH_PFC_FUNCTION(scif3),
	SH_PFC_FUNCTION(scif4),
	SH_PFC_FUNCTION(scif5),
	SH_PFC_FUNCTION(sdhi0),
	SH_PFC_FUNCTION(sdhi1),
	SH_PFC_FUNCTION(sdhi2),
	SH_PFC_FUNCTION(ssi),
	SH_PFC_FUNCTION(usb0),
	SH_PFC_FUNCTION(usb1),
	SH_PFC_FUNCTION(vin0),
	SH_PFC_FUNCTION(vin1),
};

static const stwuct pinmux_cfg_weg pinmux_config_wegs[] = {
	{ PINMUX_CFG_WEG("GPSW0", 0xfffc0004, 32, 1, GWOUP(
		GP_0_31_FN,	FN_IP1_14_11,
		GP_0_30_FN,	FN_IP1_10_8,
		GP_0_29_FN,	FN_IP1_7_5,
		GP_0_28_FN,	FN_IP1_4_2,
		GP_0_27_FN,	FN_IP1_1,
		GP_0_26_FN,	FN_IP1_0,
		GP_0_25_FN,	FN_IP0_30,
		GP_0_24_FN,	FN_IP0_29,
		GP_0_23_FN,	FN_IP0_28,
		GP_0_22_FN,	FN_IP0_27,
		GP_0_21_FN,	FN_IP0_26,
		GP_0_20_FN,	FN_IP0_25,
		GP_0_19_FN,	FN_IP0_24,
		GP_0_18_FN,	FN_IP0_23,
		GP_0_17_FN,	FN_IP0_22,
		GP_0_16_FN,	FN_IP0_21,
		GP_0_15_FN,	FN_IP0_20,
		GP_0_14_FN,	FN_IP0_19,
		GP_0_13_FN,	FN_IP0_18,
		GP_0_12_FN,	FN_IP0_17,
		GP_0_11_FN,	FN_IP0_16,
		GP_0_10_FN,	FN_IP0_15,
		GP_0_9_FN,	FN_A3,
		GP_0_8_FN,	FN_A2,
		GP_0_7_FN,	FN_A1,
		GP_0_6_FN,	FN_IP0_14_12,
		GP_0_5_FN,	FN_IP0_11_8,
		GP_0_4_FN,	FN_IP0_7_5,
		GP_0_3_FN,	FN_IP0_4_2,
		GP_0_2_FN,	FN_PENC1,
		GP_0_1_FN,	FN_PENC0,
		GP_0_0_FN,	FN_IP0_1_0 ))
	},
	{ PINMUX_CFG_WEG("GPSW1", 0xfffc0008, 32, 1, GWOUP(
		GP_1_31_FN,	FN_IP4_6_4,
		GP_1_30_FN,	FN_IP4_3_1,
		GP_1_29_FN,	FN_IP4_0,
		GP_1_28_FN,	FN_IP3_31,
		GP_1_27_FN,	FN_IP3_30,
		GP_1_26_FN,	FN_IP3_29,
		GP_1_25_FN,	FN_IP3_28,
		GP_1_24_FN,	FN_IP3_27,
		GP_1_23_FN,	FN_IP3_26_24,
		GP_1_22_FN,	FN_IP3_23_21,
		GP_1_21_FN,	FN_IP3_20_19,
		GP_1_20_FN,	FN_IP3_18_16,
		GP_1_19_FN,	FN_IP3_15_13,
		GP_1_18_FN,	FN_IP3_12_10,
		GP_1_17_FN,	FN_IP3_9_8,
		GP_1_16_FN,	FN_IP3_7_5,
		GP_1_15_FN,	FN_IP3_4_2,
		GP_1_14_FN,	FN_IP3_1_0,
		GP_1_13_FN,	FN_IP2_31,
		GP_1_12_FN,	FN_IP2_30,
		GP_1_11_FN,	FN_IP2_17,
		GP_1_10_FN,	FN_IP2_16_14,
		GP_1_9_FN,	FN_IP2_13_12,
		GP_1_8_FN,	FN_IP2_11_9,
		GP_1_7_FN,	FN_IP2_8_6,
		GP_1_6_FN,	FN_IP2_5_3,
		GP_1_5_FN,	FN_IP2_2_0,
		GP_1_4_FN,	FN_IP1_29_28,
		GP_1_3_FN,	FN_IP1_27_25,
		GP_1_2_FN,	FN_IP1_24,
		GP_1_1_FN,	FN_WE0,
		GP_1_0_FN,	FN_IP1_23_21 ))
	},
	{ PINMUX_CFG_WEG("GPSW2", 0xfffc000c, 32, 1, GWOUP(
		GP_2_31_FN,	FN_IP6_7,
		GP_2_30_FN,	FN_IP6_6_5,
		GP_2_29_FN,	FN_IP6_4_2,
		GP_2_28_FN,	FN_IP6_1_0,
		GP_2_27_FN,	FN_IP5_30_29,
		GP_2_26_FN,	FN_IP5_28_26,
		GP_2_25_FN,	FN_IP5_25_23,
		GP_2_24_FN,	FN_IP5_22_21,
		GP_2_23_FN,	FN_AUDIO_CWKB,
		GP_2_22_FN,	FN_AUDIO_CWKA,
		GP_2_21_FN,	FN_IP5_20_18,
		GP_2_20_FN,	FN_IP5_17_15,
		GP_2_19_FN,	FN_IP5_14_13,
		GP_2_18_FN,	FN_IP5_12,
		GP_2_17_FN,	FN_IP5_11_10,
		GP_2_16_FN,	FN_IP5_9_8,
		GP_2_15_FN,	FN_IP5_7,
		GP_2_14_FN,	FN_IP5_6,
		GP_2_13_FN,	FN_IP5_5_4,
		GP_2_12_FN,	FN_IP5_3_2,
		GP_2_11_FN,	FN_IP5_1_0,
		GP_2_10_FN,	FN_IP4_30_29,
		GP_2_9_FN,	FN_IP4_28_27,
		GP_2_8_FN,	FN_IP4_26_25,
		GP_2_7_FN,	FN_IP4_24_21,
		GP_2_6_FN,	FN_IP4_20_17,
		GP_2_5_FN,	FN_IP4_16_15,
		GP_2_4_FN,	FN_IP4_14_13,
		GP_2_3_FN,	FN_IP4_12_11,
		GP_2_2_FN,	FN_IP4_10_9,
		GP_2_1_FN,	FN_IP4_8,
		GP_2_0_FN,	FN_IP4_7 ))
	},
	{ PINMUX_CFG_WEG("GPSW3", 0xfffc0010, 32, 1, GWOUP(
		GP_3_31_FN,	FN_IP8_10_9,
		GP_3_30_FN,	FN_IP8_8_6,
		GP_3_29_FN,	FN_IP8_5_3,
		GP_3_28_FN,	FN_IP8_2_0,
		GP_3_27_FN,	FN_IP7_31_29,
		GP_3_26_FN,	FN_IP7_28_25,
		GP_3_25_FN,	FN_IP7_24_22,
		GP_3_24_FN,	FN_IP7_21,
		GP_3_23_FN,	FN_IP7_20_18,
		GP_3_22_FN,	FN_IP7_17_15,
		GP_3_21_FN,	FN_IP7_14_12,
		GP_3_20_FN,	FN_IP7_11_9,
		GP_3_19_FN,	FN_IP7_8_6,
		GP_3_18_FN,	FN_IP7_5_4,
		GP_3_17_FN,	FN_IP7_3_2,
		GP_3_16_FN,	FN_IP7_1_0,
		GP_3_15_FN,	FN_IP6_31_30,
		GP_3_14_FN,	FN_IP6_29_28,
		GP_3_13_FN,	FN_IP6_27_26,
		GP_3_12_FN,	FN_IP6_25_24,
		GP_3_11_FN,	FN_IP6_23_22,
		GP_3_10_FN,	FN_IP6_21,
		GP_3_9_FN,	FN_IP6_20_19,
		GP_3_8_FN,	FN_IP6_18_17,
		GP_3_7_FN,	FN_IP6_16,
		GP_3_6_FN,	FN_IP6_15_14,
		GP_3_5_FN,	FN_IP6_13,
		GP_3_4_FN,	FN_IP6_12_11,
		GP_3_3_FN,	FN_IP6_10,
		GP_3_2_FN,	FN_SSI_SCK34,
		GP_3_1_FN,	FN_IP6_9,
		GP_3_0_FN,	FN_IP6_8 ))
	},
	{ PINMUX_CFG_WEG("GPSW4", 0xfffc0014, 32, 1, GWOUP(
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_4_26_FN,	FN_AVS2,
		GP_4_25_FN,	FN_AVS1,
		GP_4_24_FN,	FN_IP10_24_22,
		GP_4_23_FN,	FN_IP10_21_19,
		GP_4_22_FN,	FN_IP10_18_16,
		GP_4_21_FN,	FN_IP10_15_13,
		GP_4_20_FN,	FN_IP10_12_9,
		GP_4_19_FN,	FN_IP10_8_6,
		GP_4_18_FN,	FN_IP10_5_3,
		GP_4_17_FN,	FN_IP10_2_0,
		GP_4_16_FN,	FN_IP9_29_27,
		GP_4_15_FN,	FN_IP9_26_24,
		GP_4_14_FN,	FN_IP9_23_21,
		GP_4_13_FN,	FN_IP9_20_18,
		GP_4_12_FN,	FN_IP9_17_15,
		GP_4_11_FN,	FN_IP9_14_12,
		GP_4_10_FN,	FN_IP9_11_9,
		GP_4_9_FN,	FN_IP9_8_6,
		GP_4_8_FN,	FN_IP9_5_3,
		GP_4_7_FN,	FN_IP9_2_0,
		GP_4_6_FN,	FN_IP8_29_27,
		GP_4_5_FN,	FN_IP8_26_24,
		GP_4_4_FN,	FN_IP8_23_22,
		GP_4_3_FN,	FN_IP8_21_19,
		GP_4_2_FN,	FN_IP8_18_16,
		GP_4_1_FN,	FN_IP8_15_14,
		GP_4_0_FN,	FN_IP8_13_11 ))
	},

	{ PINMUX_CFG_WEG_VAW("IPSW0", 0xfffc0020, 32,
			     GWOUP(-1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 3, 4, 3, 3, 2),
			     GWOUP(
		/* IP0_31 [1] WESEWVED */
		/* IP0_30 [1] */
		FN_A19,	0,
		/* IP0_29 [1] */
		FN_A18,	0,
		/* IP0_28 [1] */
		FN_A17,	0,
		/* IP0_27 [1] */
		FN_A16,	0,
		/* IP0_26 [1] */
		FN_A15,	0,
		/* IP0_25 [1] */
		FN_A14,	0,
		/* IP0_24 [1] */
		FN_A13,	0,
		/* IP0_23 [1] */
		FN_A12,	0,
		/* IP0_22 [1] */
		FN_A11,	0,
		/* IP0_21 [1] */
		FN_A10,	0,
		/* IP0_20 [1] */
		FN_A9,	0,
		/* IP0_19 [1] */
		FN_A8,	0,
		/* IP0_18 [1] */
		FN_A7,	0,
		/* IP0_17 [1] */
		FN_A6,	0,
		/* IP0_16 [1] */
		FN_A5,	0,
		/* IP0_15 [1] */
		FN_A4,	0,
		/* IP0_14_12 [3] */
		FN_SD1_DAT3_A,	FN_MMC_D3,	0,		FN_A0,
		FN_ATAG0_A,	0,		FN_WEMOCON_B,	0,
		/* IP0_11_8 [4] */
		FN_SD1_DAT2_A,	FN_MMC_D2,	0,		FN_BS,
		FN_ATADIW0_A,	0,		FN_SDSEWF_A,	0,
		FN_PWM4_B,	0,		0,		0,
		0,		0,		0,		0,
		/* IP0_7_5 [3] */
		FN_AUDATA1,	FN_AWM_TWACEDATA_1,	FN_GPSIN_C,	FN_USB_OVC1,
		FN_WX2_E,	FN_SCW2_B,		0,		0,
		/* IP0_4_2 [3] */
		FN_AUDATA0,	FN_AWM_TWACEDATA_0,	FN_GPSCWK_C,	FN_USB_OVC0,
		FN_TX2_E,	FN_SDA2_B,		0,		0,
		/* IP0_1_0 [2] */
		FN_PWESETOUT,	0,	FN_PWM1,	0,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW1", 0xfffc0024, 32,
			     GWOUP(-2, 2, 3, 1, 3, 3, 1, 2, 4, 3, 3,
				   3, 1, 1),
			     GWOUP(
		/* IP1_31_30 [2] WESEWVED */
		/* IP1_29_28 [2] */
		FN_EX_CS1,	FN_MMC_D4,	0,	0,
		/* IP1_27_25 [3] */
		FN_SSI_WS1_B,	FN_EX_CS0,	FN_SCW2_A,	FN_TX3_C,
		FN_TS_SCK0_A,	0,		0,		0,
		/* IP1_24 [1] */
		FN_WE1,		FN_ATAWW0_B,
		/* IP1_23_21 [3] */
		FN_MMC_D5,	FN_ATADIW0_B,	0,		FN_WD_WW,
		0,		0,		0,		0,
		/* IP1_20_18 [3] */
		FN_SSI_SCK1_B,	FN_ATAG0_B,	FN_CS1_A26,	FN_SDA2_A,
		FN_SCK2_B,	0,		0,		0,
		/* IP1_17 [1] */
		FN_CS0,		FN_HSPI_WX1_B,
		/* IP1_16_15 [2] */
		FN_CWKOUT,	FN_HSPI_TX1_B,	FN_PWM0_B,	0,
		/* IP1_14_11 [4] */
		FN_SD1_WP_A,	FN_MMC_D7,	0,		FN_A25,
		FN_DACK1_A,	0,		FN_HCTS0_B,	FN_WX3_C,
		FN_TS_SDAT0_A,	0,		0,		0,
		0,		0,		0,		0,
		/* IP1_10_8 [3] */
		FN_SD1_CD_A,	FN_MMC_D6,	0,		FN_A24,
		FN_DWEQ1_A,	0,		FN_HWX0_B,	FN_TS_SPSYNC0_A,
		/* IP1_7_5 [3] */
		FN_A23,		FN_HTX0_B,	FN_TX2_B,	FN_DACK2_A,
		FN_TS_SDEN0_A,	0,		0,		0,
		/* IP1_4_2 [3] */
		FN_A22,		FN_HWTS0_B,	FN_WX2_B,	FN_DWEQ2_A,
		0,		0,		0,		0,
		/* IP1_1 [1] */
		FN_A21,		FN_HSPI_CWK1_B,
		/* IP1_0 [1] */
		FN_A20,		FN_HSPI_CS1_B,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW2", 0xfffc0028, 32,
			     GWOUP(1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 3, 2, 3, 3, 3, 3),
			     GWOUP(
		/* IP2_31 [1] */
		FN_MWB_CWK,	FN_IWQ1_A,
		/* IP2_30 [1] */
		FN_WD_WW_B,	FN_IWQ0,
		/* IP2_29 [1] */
		FN_D11,		0,
		/* IP2_28 [1] */
		FN_D10,		0,
		/* IP2_27 [1] */
		FN_D9,		0,
		/* IP2_26 [1] */
		FN_D8,		0,
		/* IP2_25 [1] */
		FN_D7,		0,
		/* IP2_24 [1] */
		FN_D6,		0,
		/* IP2_23 [1] */
		FN_D5,		0,
		/* IP2_22 [1] */
		FN_D4,		0,
		/* IP2_21 [1] */
		FN_D3,		0,
		/* IP2_20 [1] */
		FN_D2,		0,
		/* IP2_19 [1] */
		FN_D1,		0,
		/* IP2_18 [1] */
		FN_D0,		0,
		/* IP2_17 [1] */
		FN_EX_WAIT0,	FN_PWM0_C,
		/* IP2_16_14 [3] */
		FN_DACK0,	0,	0,	FN_TX3_A,
		FN_DWACK0,	0,	0,	0,
		/* IP2_13_12 [2] */
		FN_DWEQ0_A,	0,	0,	FN_WX3_A,
		/* IP2_11_9 [3] */
		FN_SD1_DAT1_A,	FN_MMC_D1,	0,	FN_ATAWW0_A,
		FN_EX_CS5,	FN_EX_WAIT2_A,	0,	0,
		/* IP2_8_6 [3] */
		FN_SD1_DAT0_A,	FN_MMC_D0,	0,	FN_ATAWD0,
		FN_EX_CS4,	FN_EX_WAIT1_A,	0,	0,
		/* IP2_5_3 [3] */
		FN_SD1_CMD_A,	FN_MMC_CMD,	0,	FN_ATACS10,
		FN_EX_CS3,	0,		0,	0,
		/* IP2_2_0 [3] */
		FN_SD1_CWK_A,	FN_MMC_CWK,	0,	FN_ATACS00,
		FN_EX_CS2,	0,		0,	0,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW3", 0xfffc002c, 32,
			     GWOUP(1, 1, 1, 1, 1, 3, 3, 2, 3, 3, 3, 2,
				   3, 3, 2),
			     GWOUP(
		/* IP3_31 [1] */
		FN_DU0_DW6,	FN_WCDOUT6,
		/* IP3_30 [1] */
		FN_DU0_DW5,	FN_WCDOUT5,
		/* IP3_29 [1] */
		FN_DU0_DW4,	FN_WCDOUT4,
		/* IP3_28 [1] */
		FN_DU0_DW3,	FN_WCDOUT3,
		/* IP3_27 [1] */
		FN_DU0_DW2,	FN_WCDOUT2,
		/* IP3_26_24 [3] */
		FN_SSI_WS4,		FN_DU0_DW1,	FN_WCDOUT1,	FN_AUDATA3,
		FN_AWM_TWACEDATA_3,	FN_SCW3_C,	FN_ADICHS2,	FN_TS_SPSYNC0_B,
		/* IP3_23_21 [3] */
		FN_SSI_SCK4,		FN_DU0_DW0,	FN_WCDOUT0,	FN_AUDATA2,
		FN_AWM_TWACEDATA_2,	FN_SDA3_C,	FN_ADICHS1,	FN_TS_SDEN0_B,
		/* IP3_20_19 [2] */
		FN_SD1_DAT3_B,	FN_HWTS0_A,	FN_WTS0,	0,
		/* IP3_18_16 [3] */
		FN_SD1_DAT2_B,	FN_HCTS0_A,	FN_CTS0,	0,
		0,		0,		0,		0,
		/* IP3_15_13 [3] */
		FN_SD1_DAT1_B,	FN_HSCK0,	FN_SCK0,	FN_SCW3_B,
		0,		0,		0,		0,
		/* IP3_12_10 [3] */
		FN_SD1_DAT0_B,	FN_HWX0_A,	FN_WX0_A,	0,
		0,		0,		0,		0,
		/* IP3_9_8 [2] */
		FN_SD1_CWK_B,	FN_HTX0_A,	FN_TX0_A,	0,
		/* IP3_7_5 [3] */
		FN_SD1_CMD_B,	FN_SCIF_CWK,	FN_AUDIO_CWKOUT_B,	FN_CAN_CWK_B,
		FN_SDA3_B,	0,		0,			0,
		/* IP3_4_2 [3] */
		FN_MWB_DAT,	FN_TX5_B,	FN_SCW3_A,	FN_IWQ3_A,
		FN_SDSEWF_B,	0,		0,		0,
		/* IP3_1_0 [2] */
		FN_MWB_SIG,	FN_WX5_B,	FN_SDA3_A,	FN_IWQ2_A,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW4", 0xfffc0030, 32,
			     GWOUP(-1, 2, 2, 2, 4, 4, 2, 2, 2, 2, 1, 1,
				   3, 3, 1),
			     GWOUP(
		/* IP4_31 [1] WESEWVED */
		/* IP4_30_29 [2] */
		FN_VI0_W4_B,	FN_DU0_DB4,	FN_WCDOUT20,	0,
		/* IP4_28_27 [2] */
		FN_VI0_W3_B,	FN_DU0_DB3,	FN_WCDOUT19,	0,
		/* IP4_26_25 [2] */
		FN_VI0_W2_B,	FN_DU0_DB2,	FN_WCDOUT18,	0,
		/* IP4_24_21 [4] */
		FN_AUDIO_CWKC,	FN_VI0_W1_B,		FN_DU0_DB1,	FN_WCDOUT17,
		FN_AUDATA7,	FN_AWM_TWACEDATA_7,	FN_GPSIN_A,	0,
		FN_ADICS_SAMP,	FN_TS_SCK0_B,		0,		0,
		0,		0,			0,		0,
		/* IP4_20_17 [4] */
		FN_SSI_SCK2_B,	FN_VI0_W0_B,		FN_DU0_DB0,	FN_WCDOUT16,
		FN_AUDATA6,	FN_AWM_TWACEDATA_6,	FN_GPSCWK_A,	FN_PWM0_A,
		FN_ADICWK,	FN_TS_SDAT0_B,		0,		0,
		0,		0,			0,		0,
		/* IP4_16_15 [2] */
		FN_DU0_DG7,	FN_WCDOUT15,	FN_TX4_A,	0,
		/* IP4_14_13 [2] */
		FN_DU0_DG6,	FN_WCDOUT14,	FN_WX4_A,	0,
		/* IP4_12_11 [2] */
		FN_DU0_DG5,	FN_WCDOUT13,	FN_TX0_B,	0,
		/* IP4_10_9 [2] */
		FN_DU0_DG4,	FN_WCDOUT12,	FN_WX0_B,	0,
		/* IP4_8 [1] */
		FN_DU0_DG3,	FN_WCDOUT11,
		/* IP4_7 [1] */
		FN_DU0_DG2,	FN_WCDOUT10,
		/* IP4_6_4 [3] */
		FN_DU0_DG1,	FN_WCDOUT9,	FN_AUDATA5,	FN_AWM_TWACEDATA_5,
		FN_WX1_D,	FN_CAN0_WX_A,	FN_ADIDATA,	0,
		/* IP4_3_1 [3] */
		FN_DU0_DG0,	FN_WCDOUT8,	FN_AUDATA4,	FN_AWM_TWACEDATA_4,
		FN_TX1_D,	FN_CAN0_TX_A,	FN_ADICHS0,	0,
		/* IP4_0 [1] */
		FN_DU0_DW7,	FN_WCDOUT7,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW5", 0xfffc0034, 32,
			     GWOUP(-1, 2, 3, 3, 2, 3, 3, 2, 1, 2, 2, 1,
				   1, 2, 2, 2),
			     GWOUP(

		/* IP5_31 [1] WESEWVED */
		/* IP5_30_29 [2] */
		FN_SSI_SDATA7,	FN_HSPI_TX0_B,	FN_WX2_A,	FN_CAN0_WX_B,
		/* IP5_28_26 [3] */
		FN_SSI_SDATA8,	FN_SSI_SCK2_A,	FN_HSPI_CS0_B,	FN_TX2_A,
		FN_CAN0_TX_B,	0,		0,		0,
		/* IP5_25_23 [3] */
		FN_SD1_WP_B,	FN_SSI_WS78,	FN_HSPI_CWK0_B,	FN_WX1_B,
		FN_CAN_CWK_D,	0,		0,		0,
		/* IP5_22_21 [2] */
		FN_SD1_CD_B,	FN_SSI_SCK78,	FN_HSPI_WX0_B,	FN_TX1_B,
		/* IP5_20_18 [3] */
		FN_SSI_WS1_A,		FN_DU0_CDE,	FN_QPOWB,	FN_AUDSYNC,
		FN_AWM_TWACECTW,	FN_FMIN_D,	0,		0,
		/* IP5_17_15 [3] */
		FN_SSI_SCK1_A,		FN_DU0_DISP,	FN_QPOWA,	FN_AUDCK,
		FN_AWM_TWACECWK,	FN_BPFCWK_D,	0,		0,
		/* IP5_14_13 [2] */
		FN_DU0_EXODDF_DU0_ODDF_DISP_CDE,	FN_QCPV_QDE,
		FN_FMCWK_D,				0,
		/* IP5_12 [1] */
		FN_DU0_EXVSYNC_DU0_VSYNC,	FN_QSTB_QHE,
		/* IP5_11_10 [2] */
		FN_SSI_WS2_B,	FN_DU0_EXHSYNC_DU0_HSYNC,
		FN_QSTH_QHS,	0,
		/* IP5_9_8 [2] */
		FN_DU0_DOTCWKO_UT1,	FN_QSTVB_QVE,
		FN_AUDIO_CWKOUT_A,	FN_WEMOCON_C,
		/* IP5_7 [1] */
		FN_DU0_DOTCWKO_UT0,	FN_QCWK,
		/* IP5_6 [1] */
		FN_DU0_DOTCWKIN,	FN_QSTVA_QVS,
		/* IP5_5_4 [2] */
		FN_VI1_DATA11_B,	FN_DU0_DB7,	FN_WCDOUT23,	0,
		/* IP5_3_2 [2] */
		FN_VI1_DATA10_B,	FN_DU0_DB6,	FN_WCDOUT22,	0,
		/* IP5_1_0 [2] */
		FN_VI0_W5_B,		FN_DU0_DB5,	FN_WCDOUT21,	0,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW6", 0xfffc0038, 32,
			     GWOUP(2, 2, 2, 2, 2, 1, 2, 2, 1, 2, 1, 2,
				   1, 1, 1, 1, 2, 3, 2),
			     GWOUP(
		/* IP6_31_30 [2] */
		FN_SD0_DAT2,	0,	FN_SUB_TDI,	0,
		/* IP6_29_28 [2] */
		FN_SD0_DAT1,	0,	FN_SUB_TCK,	0,
		/* IP6_27_26 [2] */
		FN_SD0_DAT0,	0,	FN_SUB_TMS,	0,
		/* IP6_25_24 [2] */
		FN_SD0_CMD,	0,	FN_SUB_TWST,	0,
		/* IP6_23_22 [2] */
		FN_SD0_CWK,	0,	FN_SUB_TDO,	0,
		/* IP6_21 [1] */
		FN_SSI_SDATA0,		FN_AWM_TWACEDATA_15,
		/* IP6_20_19 [2] */
		FN_SSI_SDATA1,		FN_AWM_TWACEDATA_14,
		FN_SCW1_A,		FN_SCK2_A,
		/* IP6_18_17 [2] */
		FN_SSI_SDATA2,		FN_HSPI_CS2_A,
		FN_AWM_TWACEDATA_13,	FN_SDA1_A,
		/* IP6_16 [1] */
		FN_SSI_WS012,		FN_AWM_TWACEDATA_12,
		/* IP6_15_14 [2] */
		FN_SSI_SCK012,		FN_AWM_TWACEDATA_11,
		FN_TX0_D,		0,
		/* IP6_13 [1] */
		FN_SSI_SDATA3,		FN_AWM_TWACEDATA_10,
		/* IP6_12_11 [2] */
		FN_SSI_SDATA4,		FN_SSI_WS2_A,
		FN_AWM_TWACEDATA_9,	0,
		/* IP6_10 [1] */
		FN_SSI_WS34,		FN_AWM_TWACEDATA_8,
		/* IP6_9 [1] */
		FN_SSI_SDATA5,		FN_WX0_D,
		/* IP6_8 [1] */
		FN_SSI_WS5,		FN_TX4_C,
		/* IP6_7 [1] */
		FN_SSI_SCK5,		FN_WX4_C,
		/* IP6_6_5 [2] */
		FN_SSI_SDATA6,		FN_HSPI_TX2_A,
		FN_FMIN_B,		0,
		/* IP6_4_2 [3] */
		FN_SSI_WS6,		FN_HSPI_CWK2_A,
		FN_BPFCWK_B,		FN_CAN1_WX_B,
		0,	0,	0,	0,
		/* IP6_1_0 [2] */
		FN_SSI_SCK6,		FN_HSPI_WX2_A,
		FN_FMCWK_B,		FN_CAN1_TX_B,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW7", 0xfffc003c, 32,
			     GWOUP(3, 4, 3, 1, 3, 3, 3, 3, 3, 2, 2, 2),
			     GWOUP(

		/* IP7_31_29 [3] */
		FN_VI0_HSYNC,	FN_SD2_CD_B,	FN_VI1_DATA2,	FN_DU1_DW2,
		0,		FN_HSPI_CS1_A,	FN_WX3_B,	0,
		/* IP7_28_25 [4] */
		FN_VI0_FIEWD,	FN_SD2_DAT3_B,	FN_VI0_W3_C,	FN_VI1_DATA1,
		FN_DU1_DG7,	0,		FN_HSPI_CWK1_A,	FN_TX4_B,
		0,	0,	0,	0,
		0,	0,	0,	0,
		/* IP7_24_22 [3] */
		FN_VI0_CWKENB,	FN_SD2_DAT2_B,	FN_VI1_DATA0,	FN_DU1_DG6,
		0,		FN_HSPI_WX1_A,	FN_WX4_B,	0,
		/* IP7_21 [1] */
		FN_VI0_CWK,	FN_CAN_CWK_A,
		/* IP7_20_18 [3] */
		FN_TCWK0,	FN_HSCK1_A,	FN_FMIN_A,	0,
		FN_IWQ2_C,	FN_CTS1_C,	FN_SPEEDIN,	0,
		/* IP7_17_15 [3] */
		FN_VI1_VSYNC,	FN_HSPI_TX0,	FN_HCTS1_A,	FN_BPFCWK_A,
		0,		FN_TX1_C,	0,		0,
		/* IP7_14_12 [3] */
		FN_VI1_HSYNC,	FN_HSPI_WX0_A,	FN_HWTS1_A,	FN_FMCWK_A,
		0,		FN_WX1_C,	0,		0,
		/* IP7_11_9 [3] */
		FN_VI1_FIEWD,	FN_HSPI_CS0_A,	FN_HWX1_A,	0,
		FN_SCK1_C,	0,		0,		0,
		/* IP7_8_6 [3] */
		FN_VI1_CWKENB,	FN_HSPI_CWK0_A,	FN_HTX1_A,	0,
		FN_WTS1_C,	0,		0,		0,
		/* IP7_5_4 [2] */
		FN_SD0_WP,	0,		FN_WX5_A,	0,
		/* IP7_3_2 [2] */
		FN_SD0_CD,	0,		FN_TX5_A,	0,
		/* IP7_1_0 [2] */
		FN_SD0_DAT3,	0,		FN_IWQ1_B,	0,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW8", 0xfffc0040, 32,
			     GWOUP(-2, 3, 3, 2, 3, 3, 2, 3, 2, 3, 3, 3),
			     GWOUP(
		/* IP8_31_30 [2] WESEWVED */
		/* IP8_29_27 [3] */
		FN_VI0_G3,	FN_SD2_CMD_B,	FN_VI1_DATA5,	FN_DU1_DW5,
		0,		FN_HWX1_B,	0,		0,
		/* IP8_26_24 [3] */
		FN_VI0_G2,	FN_SD2_CWK_B,	FN_VI1_DATA4,	FN_DU1_DW4,
		0,		FN_HTX1_B,	0,		0,
		/* IP8_23_22 [2] */
		FN_VI0_DATA7_VI0_G1,	FN_DU1_DB5,
		FN_WTS1_A,		0,
		/* IP8_21_19 [3] */
		FN_VI0_DATA6_VI0_G0,	FN_DU1_DB4,
		FN_CTS1_A,		FN_PWM5,
		0,	0,	0,	0,
		/* IP8_18_16 [3] */
		FN_VI0_DATA5_VI0_B5,	FN_DU1_DB3,	FN_SCK1_A,	FN_PWM4,
		0,			FN_HSCK1_B,	0,		0,
		/* IP8_15_14 [2] */
		FN_VI0_DATA4_VI0_B4,	FN_DU1_DB2,	FN_WX1_A,	0,
		/* IP8_13_11 [3] */
		FN_VI0_DATA3_VI0_B3,	FN_DU1_DG5,	FN_TX1_A,	FN_TX0_C,
		0,			 0,		0,		0,
		/* IP8_10_9 [2] */
		FN_VI0_DATA2_VI0_B2,	FN_DU1_DG4,	FN_WX0_C,	0,
		/* IP8_8_6 [3] */
		FN_VI0_DATA1_VI0_B1,	FN_DU1_DG3,	FN_IWQ3_B,	FN_TX3_D,
		0,			 0,		0,		0,
		/* IP8_5_3 [3] */
		FN_VI0_DATA0_VI0_B0,	FN_DU1_DG2,	FN_IWQ2_B,	FN_WX3_D,
		0,			 0,		0,		0,
		/* IP8_2_0 [3] */
		FN_VI0_VSYNC,		FN_SD2_WP_B,	FN_VI1_DATA3,	FN_DU1_DW3,
		0,			FN_HSPI_TX1_A,	FN_TX3_B,	0,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW9", 0xfffc0044, 32,
			     GWOUP(-2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3),
			     GWOUP(
		/* IP9_31_30 [2] WESEWVED */
		/* IP9_29_27 [3] */
		FN_VI1_DATA11_A,	FN_DU1_EXHSYNC_DU1_HSYNC,
		FN_ETH_WXD1,		FN_FMIN_C,
		0,			FN_WX2_D,
		FN_SCW2_C,		0,
		/* IP9_26_24 [3] */
		FN_VI1_DATA10_A,	FN_DU1_DOTCWKOUT,
		FN_ETH_WXD0,		FN_BPFCWK_C,
		0,			FN_TX2_D,
		FN_SDA2_C,		0,
		/* IP9_23_21 [3] */
		FN_VI0_W5_A,	0,		FN_ETH_WX_EW,	FN_FMCWK_C,
		FN_IEWX,	FN_WX2_C,	0,		0,
		/* IP9_20_18 [3] */
		FN_VI0_W4_A,	FN_ETH_TX_EN,	0,		0,
		FN_IETX,	FN_TX2_C,	0,		0,
		/* IP9_17_15 [3] */
		FN_VI0_W3_A,	FN_ETH_CWS_DV,	0,		FN_IECWK,
		FN_SCK2_C,	0,		0,		0,
		/* IP9_14_12 [3] */
		FN_VI0_W2_A,	FN_VI1_DATA9,	FN_DU1_DB7,	FN_ETH_TXD1,
		0,		FN_PWM3,	0,		0,
		/* IP9_11_9 [3] */
		FN_VI0_W1_A,	FN_VI1_DATA8,	FN_DU1_DB6,	FN_ETH_TXD0,
		0,		FN_PWM2,	FN_TCWK1,	0,
		/* IP9_8_6 [3] */
		FN_VI0_W0_A,	FN_VI1_CWK,	FN_ETH_WEF_CWK,	FN_DU1_DOTCWKIN,
		0,		0,		0,		0,
		/* IP9_5_3 [3] */
		FN_VI0_G5,	FN_SD2_DAT1_B,	FN_VI1_DATA7,	FN_DU1_DW7,
		0,		FN_HCTS1_B,	0,		0,
		/* IP9_2_0 [3] */
		FN_VI0_G4,	FN_SD2_DAT0_B,	FN_VI1_DATA6,	FN_DU1_DW6,
		0,		FN_HWTS1_B,	0,		0,
		))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW10", 0xfffc0048, 32,
			     GWOUP(-7, 3, 3, 3, 3, 4, 3, 3, 3),
			     GWOUP(

		/* IP10_31_25 [7] WESEWVED */
		/* IP10_24_22 [3] */
		FN_SD2_WP_A,	FN_VI1_DATA15,	FN_EX_WAIT2_B,	FN_DACK0_B,
		FN_HSPI_TX2_B,	FN_CAN_CWK_C,	0,		0,
		/* IP10_21_19 [3] */
		FN_SD2_CD_A,	FN_VI1_DATA14,	FN_EX_WAIT1_B,	FN_DWEQ0_B,
		FN_HSPI_WX2_B,	FN_WEMOCON_A,	0,		0,
		/* IP10_18_16 [3] */
		FN_SD2_DAT3_A,	FN_VI1_DATA13,	FN_DACK2_B,	FN_ATAG1,
		FN_HSPI_CS2_B,	FN_GPSIN_B,	0,		0,
		/* IP10_15_13 [3] */
		FN_SD2_DAT2_A,	FN_VI1_DATA12,	FN_DWEQ2_B,	FN_ATADIW1,
		FN_HSPI_CWK2_B,	FN_GPSCWK_B,	0,		0,
		/* IP10_12_9 [4] */
		FN_SD2_DAT1_A,	FN_DU1_CDE,	FN_ATACS11,	FN_DACK1_B,
		FN_ETH_MAGIC,	FN_CAN1_TX_A,	0,		FN_PWM6,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IP10_8_6 [3] */
		FN_SD2_DAT0_A,	FN_DU1_DISP,	FN_ATACS01,	FN_DWEQ1_B,
		FN_ETH_WINK,	FN_CAN1_WX_A,	0,		0,
		/* IP10_5_3 [3] */
		FN_SD2_CMD_A,	FN_DU1_EXODDF_DU1_ODDF_DISP_CDE,
		FN_ATAWW1,	FN_ETH_MDIO,
		FN_SCW1_B,	0,
		0,		0,
		/* IP10_2_0 [3] */
		FN_SD2_CWK_A,	FN_DU1_EXVSYNC_DU1_VSYNC,
		FN_ATAWD1,	FN_ETH_MDC,
		FN_SDA1_B,	0,
		0,		0,
		))
	},
	{ PINMUX_CFG_WEG_VAW("MOD_SEW0", 0xfffc0050, 32,
			     GWOUP(-1, 1, 2, 2, 3, 2, 2, -1, 1, 1, 1, 2,
				   -1, 1, 1, 1, 2, 1, -1, 1, 1, 1, 1, 1),
			     GWOUP(

		/* SEW 31  [1] WESEWVED */
		/* SEW_30 (SCIF5) [1] */
		FN_SEW_SCIF5_A,		FN_SEW_SCIF5_B,
		/* SEW_29_28 (SCIF4) [2] */
		FN_SEW_SCIF4_A,		FN_SEW_SCIF4_B,
		FN_SEW_SCIF4_C,		0,
		/* SEW_27_26 (SCIF3) [2] */
		FN_SEW_SCIF3_A,		FN_SEW_SCIF3_B,
		FN_SEW_SCIF3_C,		FN_SEW_SCIF3_D,
		/* SEW_25_23 (SCIF2) [3] */
		FN_SEW_SCIF2_A,		FN_SEW_SCIF2_B,
		FN_SEW_SCIF2_C,		FN_SEW_SCIF2_D,
		FN_SEW_SCIF2_E,		0,
		0,			0,
		/* SEW_22_21 (SCIF1) [2] */
		FN_SEW_SCIF1_A,		FN_SEW_SCIF1_B,
		FN_SEW_SCIF1_C,		FN_SEW_SCIF1_D,
		/* SEW_20_19 (SCIF0) [2] */
		FN_SEW_SCIF0_A,		FN_SEW_SCIF0_B,
		FN_SEW_SCIF0_C,		FN_SEW_SCIF0_D,
		/* SEW_18 [1] WESEWVED */
		/* SEW_17 (SSI2) [1] */
		FN_SEW_SSI2_A,		FN_SEW_SSI2_B,
		/* SEW_16 (SSI1) [1] */
		FN_SEW_SSI1_A,		FN_SEW_SSI1_B,
		/* SEW_15 (VI1) [1] */
		FN_SEW_VI1_A,		FN_SEW_VI1_B,
		/* SEW_14_13 (VI0) [2] */
		FN_SEW_VI0_A,		FN_SEW_VI0_B,
		FN_SEW_VI0_C,		FN_SEW_VI0_D,
		/* SEW_12 [1] WESEWVED */
		/* SEW_11 (SD2) [1] */
		FN_SEW_SD2_A,		FN_SEW_SD2_B,
		/* SEW_10 (SD1) [1] */
		FN_SEW_SD1_A,		FN_SEW_SD1_B,
		/* SEW_9 (IWQ3) [1] */
		FN_SEW_IWQ3_A,		FN_SEW_IWQ3_B,
		/* SEW_8_7 (IWQ2) [2] */
		FN_SEW_IWQ2_A,		FN_SEW_IWQ2_B,
		FN_SEW_IWQ2_C,		0,
		/* SEW_6 (IWQ1) [1] */
		FN_SEW_IWQ1_A,		FN_SEW_IWQ1_B,
		/* SEW_5 [1] WESEWVED */
		/* SEW_4 (DWEQ2) [1] */
		FN_SEW_DWEQ2_A,		FN_SEW_DWEQ2_B,
		/* SEW_3 (DWEQ1) [1] */
		FN_SEW_DWEQ1_A,		FN_SEW_DWEQ1_B,
		/* SEW_2 (DWEQ0) [1] */
		FN_SEW_DWEQ0_A,		FN_SEW_DWEQ0_B,
		/* SEW_1 (WAIT2) [1] */
		FN_SEW_WAIT2_A,		FN_SEW_WAIT2_B,
		/* SEW_0 (WAIT1) [1] */
		FN_SEW_WAIT1_A,		FN_SEW_WAIT1_B,
		))
	},
	{ PINMUX_CFG_WEG_VAW("MOD_SEW1", 0xfffc0054, 32,
			     GWOUP(-4, 1, 1, 2, 1, 1, -7,
				   2, 2, 2, 1, 1, 1, 1, 2, 2, 1),
			     GWOUP(

		/* SEW_31_28 [4] WESEWVED */
		/* SEW_27 (CAN1) [1] */
		FN_SEW_CAN1_A,		FN_SEW_CAN1_B,
		/* SEW_26 (CAN0) [1] */
		FN_SEW_CAN0_A,		FN_SEW_CAN0_B,
		/* SEW_25_24 (CANCWK) [2] */
		FN_SEW_CANCWK_A,	FN_SEW_CANCWK_B,
		FN_SEW_CANCWK_C,	FN_SEW_CANCWK_D,
		/* SEW_23 (HSCIF1) [1] */
		FN_SEW_HSCIF1_A,	FN_SEW_HSCIF1_B,
		/* SEW_22 (HSCIF0) [1] */
		FN_SEW_HSCIF0_A,	FN_SEW_HSCIF0_B,
		/* SEW_21_15 [7] WESEWVED */
		/* SEW_14_13 (WEMOCON) [2] */
		FN_SEW_WEMOCON_A,	FN_SEW_WEMOCON_B,
		FN_SEW_WEMOCON_C,	0,
		/* SEW_12_11 (FM) [2] */
		FN_SEW_FM_A,		FN_SEW_FM_B,
		FN_SEW_FM_C,		FN_SEW_FM_D,
		/* SEW_10_9 (GPS) [2] */
		FN_SEW_GPS_A,		FN_SEW_GPS_B,
		FN_SEW_GPS_C,		0,
		/* SEW_8 (TSIF0) [1] */
		FN_SEW_TSIF0_A,		FN_SEW_TSIF0_B,
		/* SEW_7 (HSPI2) [1] */
		FN_SEW_HSPI2_A,		FN_SEW_HSPI2_B,
		/* SEW_6 (HSPI1) [1] */
		FN_SEW_HSPI1_A,		FN_SEW_HSPI1_B,
		/* SEW_5 (HSPI0) [1] */
		FN_SEW_HSPI0_A,		FN_SEW_HSPI0_B,
		/* SEW_4_3 (I2C3) [2] */
		FN_SEW_I2C3_A,		FN_SEW_I2C3_B,
		FN_SEW_I2C3_C,		0,
		/* SEW_2_1 (I2C2) [2] */
		FN_SEW_I2C2_A,		FN_SEW_I2C2_B,
		FN_SEW_I2C2_C,		0,
		/* SEW_0 (I2C1) [1] */
		FN_SEW_I2C1_A,		FN_SEW_I2C1_B,
		))
	},
	{ /* sentinew */ }
};

static const stwuct pinmux_bias_weg pinmux_bias_wegs[] = {
	{ PINMUX_BIAS_WEG("PUPW0", 0xfffc0100, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(0,  6),	/* A0 */
		[ 1] = WCAW_GP_PIN(0,  7),	/* A1 */
		[ 2] = WCAW_GP_PIN(0,  8),	/* A2 */
		[ 3] = WCAW_GP_PIN(0,  9),	/* A3 */
		[ 4] = WCAW_GP_PIN(0, 10),	/* A4 */
		[ 5] = WCAW_GP_PIN(0, 11),	/* A5 */
		[ 6] = WCAW_GP_PIN(0, 12),	/* A6 */
		[ 7] = WCAW_GP_PIN(0, 13),	/* A7 */
		[ 8] = WCAW_GP_PIN(0, 14),	/* A8 */
		[ 9] = WCAW_GP_PIN(0, 15),	/* A9 */
		[10] = WCAW_GP_PIN(0, 16),	/* A10 */
		[11] = WCAW_GP_PIN(0, 17),	/* A11 */
		[12] = WCAW_GP_PIN(0, 18),	/* A12 */
		[13] = WCAW_GP_PIN(0, 19),	/* A13 */
		[14] = WCAW_GP_PIN(0, 20),	/* A14 */
		[15] = WCAW_GP_PIN(0, 21),	/* A15 */
		[16] = WCAW_GP_PIN(0, 22),	/* A16 */
		[17] = WCAW_GP_PIN(0, 23),	/* A17 */
		[18] = WCAW_GP_PIN(0, 24),	/* A18 */
		[19] = WCAW_GP_PIN(0, 25),	/* A19 */
		[20] = WCAW_GP_PIN(0, 26),	/* A20 */
		[21] = WCAW_GP_PIN(0, 27),	/* A21 */
		[22] = WCAW_GP_PIN(0, 28),	/* A22 */
		[23] = WCAW_GP_PIN(0, 29),	/* A23 */
		[24] = WCAW_GP_PIN(0, 30),	/* A24 */
		[25] = WCAW_GP_PIN(0, 31),	/* A25 */
		[26] = WCAW_GP_PIN(1,  3),	/* /EX_CS0 */
		[27] = WCAW_GP_PIN(1,  4),	/* /EX_CS1 */
		[28] = WCAW_GP_PIN(1,  5),	/* /EX_CS2 */
		[29] = WCAW_GP_PIN(1,  6),	/* /EX_CS3 */
		[30] = WCAW_GP_PIN(1,  7),	/* /EX_CS4 */
		[31] = WCAW_GP_PIN(1,  8),	/* /EX_CS5 */
	} },
	{ PINMUX_BIAS_WEG("PUPW1", 0xfffc0104, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(0,  0),	/* /PWESETOUT	*/
		[ 1] = WCAW_GP_PIN(0,  5),	/* /BS		*/
		[ 2] = WCAW_GP_PIN(1,  0),	/* WD//WW	*/
		[ 3] = WCAW_GP_PIN(1,  1),	/* /WE0		*/
		[ 4] = WCAW_GP_PIN(1,  2),	/* /WE1		*/
		[ 5] = WCAW_GP_PIN(1, 11),	/* EX_WAIT0	*/
		[ 6] = WCAW_GP_PIN(1,  9),	/* DWEQ0	*/
		[ 7] = WCAW_GP_PIN(1, 10),	/* DACK0	*/
		[ 8] = WCAW_GP_PIN(1, 12),	/* IWQ0		*/
		[ 9] = WCAW_GP_PIN(1, 13),	/* IWQ1		*/
		[10] = SH_PFC_PIN_NONE,
		[11] = SH_PFC_PIN_NONE,
		[12] = SH_PFC_PIN_NONE,
		[13] = SH_PFC_PIN_NONE,
		[14] = SH_PFC_PIN_NONE,
		[15] = SH_PFC_PIN_NONE,
		[16] = SH_PFC_PIN_NONE,
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW2", 0xfffc0108, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(1, 22),	/* DU0_DW0	*/
		[ 1] = WCAW_GP_PIN(1, 23),	/* DU0_DW1	*/
		[ 2] = WCAW_GP_PIN(1, 24),	/* DU0_DW2	*/
		[ 3] = WCAW_GP_PIN(1, 25),	/* DU0_DW3	*/
		[ 4] = WCAW_GP_PIN(1, 26),	/* DU0_DW4	*/
		[ 5] = WCAW_GP_PIN(1, 27),	/* DU0_DW5	*/
		[ 6] = WCAW_GP_PIN(1, 28),	/* DU0_DW6	*/
		[ 7] = WCAW_GP_PIN(1, 29),	/* DU0_DW7	*/
		[ 8] = WCAW_GP_PIN(1, 30),	/* DU0_DG0	*/
		[ 9] = WCAW_GP_PIN(1, 31),	/* DU0_DG1	*/
		[10] = WCAW_GP_PIN(2,  0),	/* DU0_DG2	*/
		[11] = WCAW_GP_PIN(2,  1),	/* DU0_DG3	*/
		[12] = WCAW_GP_PIN(2,  2),	/* DU0_DG4	*/
		[13] = WCAW_GP_PIN(2,  3),	/* DU0_DG5	*/
		[14] = WCAW_GP_PIN(2,  4),	/* DU0_DG6	*/
		[15] = WCAW_GP_PIN(2,  5),	/* DU0_DG7	*/
		[16] = WCAW_GP_PIN(2,  6),	/* DU0_DB0	*/
		[17] = WCAW_GP_PIN(2,  7),	/* DU0_DB1	*/
		[18] = WCAW_GP_PIN(2,  8),	/* DU0_DB2	*/
		[19] = WCAW_GP_PIN(2,  9),	/* DU0_DB3	*/
		[20] = WCAW_GP_PIN(2, 10),	/* DU0_DB4	*/
		[21] = WCAW_GP_PIN(2, 11),	/* DU0_DB5	*/
		[22] = WCAW_GP_PIN(2, 12),	/* DU0_DB6	*/
		[23] = WCAW_GP_PIN(2, 13),	/* DU0_DB7	*/
		[24] = WCAW_GP_PIN(2, 14),	/* DU0_DOTCWKIN	*/
		[25] = WCAW_GP_PIN(2, 15),	/* DU0_DOTCWKOUT0 */
		[26] = WCAW_GP_PIN(2, 17),	/* DU0_HSYNC	*/
		[27] = WCAW_GP_PIN(2, 18),	/* DU0_VSYNC	*/
		[28] = WCAW_GP_PIN(2, 19),	/* DU0_EXODDF	*/
		[29] = WCAW_GP_PIN(2, 20),	/* DU0_DISP	*/
		[30] = WCAW_GP_PIN(2, 21),	/* DU0_CDE	*/
		[31] = WCAW_GP_PIN(2, 16),	/* DU0_DOTCWKOUT1 */
	} },
	{ PINMUX_BIAS_WEG("PUPW3", 0xfffc010c, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(3, 24),	/* VI0_CWK	*/
		[ 1] = WCAW_GP_PIN(3, 25),	/* VI0_CWKENB	*/
		[ 2] = WCAW_GP_PIN(3, 26),	/* VI0_FIEWD	*/
		[ 3] = WCAW_GP_PIN(3, 27),	/* /VI0_HSYNC	*/
		[ 4] = WCAW_GP_PIN(3, 28),	/* /VI0_VSYNC	*/
		[ 5] = WCAW_GP_PIN(3, 29),	/* VI0_DATA0	*/
		[ 6] = WCAW_GP_PIN(3, 30),	/* VI0_DATA1	*/
		[ 7] = WCAW_GP_PIN(3, 31),	/* VI0_DATA2	*/
		[ 8] = WCAW_GP_PIN(4,  0),	/* VI0_DATA3	*/
		[ 9] = WCAW_GP_PIN(4,  1),	/* VI0_DATA4	*/
		[10] = WCAW_GP_PIN(4,  2),	/* VI0_DATA5	*/
		[11] = WCAW_GP_PIN(4,  3),	/* VI0_DATA6	*/
		[12] = WCAW_GP_PIN(4,  4),	/* VI0_DATA7	*/
		[13] = WCAW_GP_PIN(4,  5),	/* VI0_G2	*/
		[14] = WCAW_GP_PIN(4,  6),	/* VI0_G3	*/
		[15] = WCAW_GP_PIN(4,  7),	/* VI0_G4	*/
		[16] = WCAW_GP_PIN(4,  8),	/* VI0_G5	*/
		[17] = WCAW_GP_PIN(4, 21),	/* VI1_DATA12	*/
		[18] = WCAW_GP_PIN(4, 22),	/* VI1_DATA13	*/
		[19] = WCAW_GP_PIN(4, 23),	/* VI1_DATA14	*/
		[20] = WCAW_GP_PIN(4, 24),	/* VI1_DATA15	*/
		[21] = WCAW_GP_PIN(4,  9),	/* ETH_WEF_CWK	*/
		[22] = WCAW_GP_PIN(4, 10),	/* ETH_TXD0	*/
		[23] = WCAW_GP_PIN(4, 11),	/* ETH_TXD1	*/
		[24] = WCAW_GP_PIN(4, 12),	/* ETH_CWS_DV	*/
		[25] = WCAW_GP_PIN(4, 13),	/* ETH_TX_EN	*/
		[26] = WCAW_GP_PIN(4, 14),	/* ETH_WX_EW	*/
		[27] = WCAW_GP_PIN(4, 15),	/* ETH_WXD0	*/
		[28] = WCAW_GP_PIN(4, 16),	/* ETH_WXD1	*/
		[29] = WCAW_GP_PIN(4, 17),	/* ETH_MDC	*/
		[30] = WCAW_GP_PIN(4, 18),	/* ETH_MDIO	*/
		[31] = WCAW_GP_PIN(4, 19),	/* ETH_WINK	*/
	} },
	{ PINMUX_BIAS_WEG("PUPW4", 0xfffc0110, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(3,  6),	/* SSI_SCK012	*/
		[ 1] = WCAW_GP_PIN(3,  7),	/* SSI_WS012	*/
		[ 2] = WCAW_GP_PIN(3, 10),	/* SSI_SDATA0	*/
		[ 3] = WCAW_GP_PIN(3,  9),	/* SSI_SDATA1	*/
		[ 4] = WCAW_GP_PIN(3,  8),	/* SSI_SDATA2	*/
		[ 5] = WCAW_GP_PIN(3,  2),	/* SSI_SCK34	*/
		[ 6] = WCAW_GP_PIN(3,  3),	/* SSI_WS34	*/
		[ 7] = WCAW_GP_PIN(3,  5),	/* SSI_SDATA3	*/
		[ 8] = WCAW_GP_PIN(3,  4),	/* SSI_SDATA4	*/
		[ 9] = WCAW_GP_PIN(2, 31),	/* SSI_SCK5	*/
		[10] = WCAW_GP_PIN(3,  0),	/* SSI_WS5	*/
		[11] = WCAW_GP_PIN(3,  1),	/* SSI_SDATA5	*/
		[12] = WCAW_GP_PIN(2, 28),	/* SSI_SCK6	*/
		[13] = WCAW_GP_PIN(2, 29),	/* SSI_WS6	*/
		[14] = WCAW_GP_PIN(2, 30),	/* SSI_SDATA6	*/
		[15] = WCAW_GP_PIN(2, 24),	/* SSI_SCK78	*/
		[16] = WCAW_GP_PIN(2, 25),	/* SSI_WS78	*/
		[17] = WCAW_GP_PIN(2, 27),	/* SSI_SDATA7	*/
		[18] = WCAW_GP_PIN(2, 26),	/* SSI_SDATA8	*/
		[19] = WCAW_GP_PIN(3, 23),	/* TCWK0	*/
		[20] = WCAW_GP_PIN(3, 11),	/* SD0_CWK	*/
		[21] = WCAW_GP_PIN(3, 12),	/* SD0_CMD	*/
		[22] = WCAW_GP_PIN(3, 13),	/* SD0_DAT0	*/
		[23] = WCAW_GP_PIN(3, 14),	/* SD0_DAT1	*/
		[24] = WCAW_GP_PIN(3, 15),	/* SD0_DAT2	*/
		[25] = WCAW_GP_PIN(3, 16),	/* SD0_DAT3	*/
		[26] = WCAW_GP_PIN(3, 17),	/* SD0_CD	*/
		[27] = WCAW_GP_PIN(3, 18),	/* SD0_WP	*/
		[28] = WCAW_GP_PIN(2, 22),	/* AUDIO_CWKA	*/
		[29] = WCAW_GP_PIN(2, 23),	/* AUDIO_CWKB	*/
		[30] = WCAW_GP_PIN(1, 14),	/* IWQ2		*/
		[31] = WCAW_GP_PIN(1, 15),	/* IWQ3		*/
	} },
	{ PINMUX_BIAS_WEG("PUPW5", 0xfffc0114, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(0,  1),	/* PENC0	*/
		[ 1] = WCAW_GP_PIN(0,  2),	/* PENC1	*/
		[ 2] = WCAW_GP_PIN(0,  3),	/* USB_OVC0	*/
		[ 3] = WCAW_GP_PIN(0,  4),	/* USB_OVC1	*/
		[ 4] = WCAW_GP_PIN(1, 16),	/* SCIF_CWK	*/
		[ 5] = WCAW_GP_PIN(1, 17),	/* TX0		*/
		[ 6] = WCAW_GP_PIN(1, 18),	/* WX0		*/
		[ 7] = WCAW_GP_PIN(1, 19),	/* SCK0		*/
		[ 8] = WCAW_GP_PIN(1, 20),	/* /CTS0	*/
		[ 9] = WCAW_GP_PIN(1, 21),	/* /WTS0	*/
		[10] = WCAW_GP_PIN(3, 19),	/* HSPI_CWK0	*/
		[11] = WCAW_GP_PIN(3, 20),	/* /HSPI_CS0	*/
		[12] = WCAW_GP_PIN(3, 21),	/* HSPI_WX0	*/
		[13] = WCAW_GP_PIN(3, 22),	/* HSPI_TX0	*/
		[14] = WCAW_GP_PIN(4, 20),	/* ETH_MAGIC	*/
		[15] = WCAW_GP_PIN(4, 25),	/* AVS1		*/
		[16] = WCAW_GP_PIN(4, 26),	/* AVS2		*/
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ /* sentinew */ }
};

static const stwuct sh_pfc_soc_opewations w8a7778_pfc_ops = {
	.get_bias = wcaw_pinmux_get_bias,
	.set_bias = wcaw_pinmux_set_bias,
};

const stwuct sh_pfc_soc_info w8a7778_pinmux_info = {
	.name = "w8a7778_pfc",
	.ops  = &w8a7778_pfc_ops,

	.unwock_weg = 0xfffc0000, /* PMMW */

	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.pins = pinmux_pins,
	.nw_pins = AWWAY_SIZE(pinmux_pins),

	.gwoups = pinmux_gwoups,
	.nw_gwoups = AWWAY_SIZE(pinmux_gwoups),

	.functions = pinmux_functions,
	.nw_functions = AWWAY_SIZE(pinmux_functions),

	.cfg_wegs = pinmux_config_wegs,
	.bias_wegs = pinmux_bias_wegs,

	.pinmux_data = pinmux_data,
	.pinmux_data_size = AWWAY_SIZE(pinmux_data),
};
