$date
	Fri Aug  2 21:38:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 8 " a [7:0] $end
$scope module UUT $end
$var wire 8 # a [7:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 #
b10 "
0!
$end
#100
b101 "
b101 #
#200
1!
b11111111 "
b11111111 #
#300
0!
b0 "
b0 #
