Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: circ.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "circ.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "circ"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : circ
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\VHDL\Buza\letreiro\disp_lula.vhd" into library work
Parsing entity <disp_lula>.
Parsing architecture <Behavioral> of entity <disp_lula>.
Parsing VHDL file "C:\VHDL\Buza\letreiro\circ.vhd" into library work
Parsing entity <circ>.
Parsing architecture <Behavioral> of entity <circ>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <circ> (architecture <Behavioral>) from library <work>.

Elaborating entity <disp_lula> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\VHDL\Buza\letreiro\circ.vhd" Line 22: Assignment to arr ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <circ>.
    Related source file is "C:\VHDL\Buza\letreiro\circ.vhd".
    Found 3-bit register for signal <cont2>.
    Found 4-bit register for signal <sel>.
    Found 3-bit register for signal <numero<2:0>>.
    Found 27-bit register for signal <cont>.
    Found 27-bit adder for signal <cont[26]_GND_3_o_add_10_OUT> created at line 34.
    Found 27-bit adder for signal <GND_3_o_GND_3_o_add_13_OUT> created at line 37.
    Found 27-bit comparator greater for signal <cont[26]_PWR_3_o_LessThan_10_o> created at line 34
    Found 3-bit comparator greater for signal <cont2[2]_PWR_3_o_LessThan_13_o> created at line 37
    Found 27-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_17_o> created at line 42
    Found 27-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_18_o> created at line 45
    Found 27-bit comparator greater for signal <GND_3_o_PWR_3_o_LessThan_19_o> created at line 49
    Found 27-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_26_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <circ> synthesized.

Synthesizing Unit <disp_lula>.
    Related source file is "C:\VHDL\Buza\letreiro\disp_lula.vhd".
    Found 8x7-bit Read Only RAM for signal <saida>
    Summary:
	inferred   1 RAM(s).
Unit <disp_lula> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 27-bit adder                                          : 2
# Registers                                            : 4
 27-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
# Comparators                                          : 6
 27-bit comparator greater                             : 5
 3-bit comparator greater                              : 1
# Multiplexers                                         : 5
 27-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <cont2_0> has a constant value of 0 in block <circ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_1> has a constant value of 0 in block <circ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_2> has a constant value of 0 in block <circ>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <disp_lula>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_saida> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <saida>         |          |
    -----------------------------------------------------------------------
Unit <disp_lula> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 27-bit adder                                          : 2
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 6
 27-bit comparator greater                             : 5
 3-bit comparator greater                              : 1
# Multiplexers                                         : 5
 27-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cont2_0> (without init value) has a constant value of 0 in block <circ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cont2_1> (without init value) has a constant value of 0 in block <circ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cont2_2> (without init value) has a constant value of 0 in block <circ>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <circ> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block circ, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : circ.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 225
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 27
#      LUT2                        : 4
#      LUT3                        : 7
#      LUT4                        : 6
#      LUT5                        : 20
#      LUT6                        : 34
#      MUXCY                       : 68
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 34
#      FD                          : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  18224     0%  
 Number of Slice LUTs:                  101  out of   9112     1%  
    Number used as Logic:               101  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    118
   Number with an unused Flip Flop:      84  out of    118    71%  
   Number with an unused LUT:            17  out of    118    14%  
   Number of fully used LUT-FF pairs:    17  out of    118    14%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.973ns (Maximum Frequency: 125.420MHz)
   Minimum input arrival time before clock: 3.686ns
   Maximum output required time after clock: 4.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.973ns (frequency: 125.420MHz)
  Total number of paths / destination ports: 315679 / 34
-------------------------------------------------------------------------
Delay:               7.973ns (Levels of Logic = 19)
  Source:            cont_16 (FF)
  Destination:       numero_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_16 to numero_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  cont_16 (cont_16)
     LUT6:I0->O            2   0.203   0.617  cont[26]_PWR_3_o_LessThan_10_o32 (cont[26]_PWR_3_o_LessThan_10_o31)
     LUT6:I5->O           11   0.205   0.883  cont[26]_PWR_3_o_LessThan_10_o33_1 (cont[26]_PWR_3_o_LessThan_10_o33)
     LUT6:I5->O            1   0.205   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_lut<0> (Madd_GND_3_o_GND_3_o_add_13_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<0> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<1> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<2> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<3> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<4> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<5> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<6> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<7> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<8> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<9> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_3_o_GND_3_o_add_13_OUT_cy<10> (Madd_GND_3_o_GND_3_o_add_13_OUT_cy<10>)
     XORCY:CI->O           6   0.180   1.089  Madd_GND_3_o_GND_3_o_add_13_OUT_xor<11> (GND_3_o_GND_3_o_add_13_OUT<11>)
     LUT6:I1->O            1   0.203   0.580  GND_3_o_GND_3_o_LessThan_18_o32 (GND_3_o_GND_3_o_LessThan_18_o31)
     LUT6:I5->O            2   0.205   0.617  GND_3_o_GND_3_o_LessThan_18_o33 (GND_3_o_GND_3_o_LessThan_18_o32)
     LUT6:I5->O            4   0.205   0.684  GND_3_o_GND_3_o_LessThan_18_o34 (GND_3_o_GND_3_o_LessThan_18_o)
     LUT5:I4->O            1   0.205   0.000  numero_0_rstpot (numero_0_rstpot)
     FD:D                      0.102          numero_0
    ----------------------------------------
    Total                      7.973ns (2.522ns logic, 5.451ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              3.686ns (Levels of Logic = 3)
  Source:            switch (PAD)
  Destination:       sel_2 (FF)
  Destination Clock: clk rising

  Data Path: switch to sel_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.031  switch_IBUF (switch_IBUF)
     LUT3:I0->O            1   0.205   0.924  GND_3_o_GND_3_o_LessThan_18_o34_SW0 (N4)
     LUT6:I1->O            1   0.203   0.000  sel_2_rstpot (sel_2_rstpot)
     FD:D                      0.102          sel_2
    ----------------------------------------
    Total                      3.686ns (1.732ns logic, 1.954ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 11
-------------------------------------------------------------------------
Offset:              4.751ns (Levels of Logic = 2)
  Source:            numero_2 (FF)
  Destination:       d<6> (PAD)
  Source Clock:      clk rising

  Data Path: numero_2 to d<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  numero_2 (numero_2)
     LUT3:I0->O            2   0.205   0.616  d<6>1 (d_6_OBUF)
     OBUF:I->O                 2.571          d_6_OBUF (d<6>)
    ----------------------------------------
    Total                      4.751ns (3.223ns logic, 1.528ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.973|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.59 secs
 
--> 

Total memory usage is 4486332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

