Info: Starting: Create testbench Platform Designer system
Info: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/FFT.ipx
Info: qsys-generate C:\intelFPGA_lite\17.1\projects\FFTtest\FFT.qsys --testbench=STANDARD --output-directory=C:\intelFPGA_lite\17.1\projects\FFTtest --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FFTtest/FFT.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 17.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FFT.fft_ii_0: Radix-2 digit reverse implied
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelFPGA_lite\17.1\projects\FFTtest\FFT\simulation\testbench\FFT.ipx
Progress: Loading FFTtest/FFT.qsys
Info: C:/intelFPGA_lite/17.1/projects/FFTtest/* matched 14 files in 0.00 seconds
Info: C:/intelFPGA_lite/17.1/projects/FFTtest/ip/**/* matched 0 files in 0.00 seconds
Info: C:/intelFPGA_lite/17.1/projects/FFTtest/*/* matched 682 files in 0.07 seconds
Info: C:\intelFPGA_lite\17.1\projects\FFTtest\FFT\simulation\testbench\FFT.ipx described 0 plugins, 3 paths, in 0.07 seconds
Info: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/* matched 4 files in 0.09 seconds
Info: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/*/* matched 0 files in 0.01 seconds
Info: C:/Users/Nick/.altera.quartus/ip/17.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\17.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\17.1\ip\altera\altera_components.ipx described 2005 plugins, 0 paths, in 0.21 seconds
Info: C:/intelfpga_lite/17.1/ip/**/* matched 138 files in 0.22 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/17.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.34 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.34 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: FFT
Info: TB_Gen: System design is: FFT
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property fft_ii_0 CLASS_NAME
Info: get_instance_assignment fft_ii_0 testbench.partner.map.clk
Info: get_interface_property rst EXPORT_OF
Info: get_instance_property fft_ii_0 CLASS_NAME
Info: get_instance_assignment fft_ii_0 testbench.partner.map.rst
Info: get_interface_property sink EXPORT_OF
Info: get_instance_property fft_ii_0 CLASS_NAME
Info: get_instance_assignment fft_ii_0 testbench.partner.map.sink
Info: get_interface_property source EXPORT_OF
Info: get_instance_property fft_ii_0 CLASS_NAME
Info: get_instance_assignment fft_ii_0 testbench.partner.map.source
Info: send_message Info TB_Gen: Creating testbench system : FFT_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : FFT_tb with all standard BFMs
Info: create_system FFT_tb
Info: add_instance FFT_inst FFT 
Info: set_use_testbench_naming_pattern true FFT
Info: get_instance_interfaces FFT_inst
Info: get_instance_interface_property FFT_inst clk CLASS_NAME
Info: get_instance_interface_property FFT_inst rst CLASS_NAME
Info: get_instance_interface_property FFT_inst sink CLASS_NAME
Info: get_instance_interface_property FFT_inst source CLASS_NAME
Info: get_instance_interface_property FFT_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property FFT_inst clk CLASS_NAME
Info: add_instance FFT_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property FFT_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value FFT_inst_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value FFT_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property FFT_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property FFT_inst clk CLASS_NAME
Info: get_instance_interfaces FFT_inst_clk_bfm
Info: get_instance_interface_property FFT_inst_clk_bfm clk CLASS_NAME
Info: add_connection FFT_inst_clk_bfm.clk FFT_inst.clk
Info: get_instance_interface_property FFT_inst rst CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: rst
Info: TB_Gen: reset_sink found: rst
Info: get_instance_interface_property FFT_inst rst CLASS_NAME
Info: add_instance FFT_inst_rst_bfm altera_avalon_reset_source 
Info: get_instance_property FFT_inst_rst_bfm CLASS_NAME
Info: get_instance_interface_ports FFT_inst rst
Info: get_instance_interface_port_property FFT_inst rst reset_n ROLE
Info: get_instance_interface_port_property FFT_inst rst reset_n ROLE
Info: set_instance_parameter_value FFT_inst_rst_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value FFT_inst_rst_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property FFT_inst_rst_bfm CLASS_NAME
Info: get_instance_interfaces FFT_inst_rst_bfm
Info: get_instance_interface_property FFT_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_rst_bfm reset CLASS_NAME
Info: get_instance_property FFT_inst_rst_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst rst associatedClock
Info: get_instance_interface_property FFT_inst clk CLASS_NAME
Info: get_instance_interfaces FFT_inst_clk_bfm
Info: get_instance_interface_property FFT_inst_clk_bfm clk CLASS_NAME
Info: add_connection FFT_inst_clk_bfm.clk FFT_inst_rst_bfm.clk
Info: get_instance_interface_property FFT_inst rst CLASS_NAME
Info: get_instance_interfaces FFT_inst_rst_bfm
Info: get_instance_interface_property FFT_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_rst_bfm reset CLASS_NAME
Info: add_connection FFT_inst_rst_bfm.reset FFT_inst.rst
Info: get_instance_interface_property FFT_inst sink CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sink
Info: TB_Gen: conduit_end found: sink
Info: get_instance_interface_property FFT_inst sink CLASS_NAME
Info: add_instance FFT_inst_sink_bfm altera_conduit_bfm 
Info: get_instance_property FFT_inst_sink_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst sink associatedClock
Info: get_instance_interface_parameter_value FFT_inst sink associatedReset
Info: get_instance_interface_ports FFT_inst sink
Info: get_instance_interface_port_property FFT_inst sink inverse ROLE
Info: get_instance_interface_port_property FFT_inst sink inverse WIDTH
Info: get_instance_interface_port_property FFT_inst sink inverse DIRECTION
Info: get_instance_interface_port_property FFT_inst sink sink_eop ROLE
Info: get_instance_interface_port_property FFT_inst sink sink_eop WIDTH
Info: get_instance_interface_port_property FFT_inst sink sink_eop DIRECTION
Info: get_instance_interface_port_property FFT_inst sink sink_error ROLE
Info: get_instance_interface_port_property FFT_inst sink sink_error WIDTH
Info: get_instance_interface_port_property FFT_inst sink sink_error DIRECTION
Info: get_instance_interface_port_property FFT_inst sink sink_imag ROLE
Info: get_instance_interface_port_property FFT_inst sink sink_imag WIDTH
Info: get_instance_interface_port_property FFT_inst sink sink_imag DIRECTION
Info: get_instance_interface_port_property FFT_inst sink sink_ready ROLE
Info: get_instance_interface_port_property FFT_inst sink sink_ready WIDTH
Info: get_instance_interface_port_property FFT_inst sink sink_ready DIRECTION
Info: get_instance_interface_port_property FFT_inst sink sink_real ROLE
Info: get_instance_interface_port_property FFT_inst sink sink_real WIDTH
Info: get_instance_interface_port_property FFT_inst sink sink_real DIRECTION
Info: get_instance_interface_port_property FFT_inst sink sink_sop ROLE
Info: get_instance_interface_port_property FFT_inst sink sink_sop WIDTH
Info: get_instance_interface_port_property FFT_inst sink sink_sop DIRECTION
Info: get_instance_interface_port_property FFT_inst sink sink_valid ROLE
Info: get_instance_interface_port_property FFT_inst sink sink_valid WIDTH
Info: get_instance_interface_port_property FFT_inst sink sink_valid DIRECTION
Info: set_instance_parameter_value FFT_inst_sink_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value FFT_inst_sink_bfm ENABLE_RESET 1
Info: set_instance_parameter_value FFT_inst_sink_bfm SIGNAL_ROLES inverse sink_eop sink_error sink_imag sink_ready sink_real sink_sop sink_valid
Info: set_instance_parameter_value FFT_inst_sink_bfm SIGNAL_WIDTHS 1 1 2 24 1 24 1 1
Info: set_instance_parameter_value FFT_inst_sink_bfm SIGNAL_DIRECTIONS output output output output input output output output
Info: get_instance_property FFT_inst_sink_bfm CLASS_NAME
Info: get_instance_interfaces FFT_inst_sink_bfm
Info: get_instance_interface_property FFT_inst_sink_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_sink_bfm conduit CLASS_NAME
Info: get_instance_interface_property FFT_inst_sink_bfm reset CLASS_NAME
Info: get_instance_property FFT_inst_sink_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst sink associatedClock
Info: get_instance_interface_property FFT_inst clk CLASS_NAME
Info: get_instance_interfaces FFT_inst_clk_bfm
Info: get_instance_interface_property FFT_inst_clk_bfm clk CLASS_NAME
Info: add_connection FFT_inst_clk_bfm.clk FFT_inst_sink_bfm.clk
Info: get_instance_interfaces FFT_inst_sink_bfm
Info: get_instance_interface_property FFT_inst_sink_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_sink_bfm conduit CLASS_NAME
Info: get_instance_interface_property FFT_inst_sink_bfm reset CLASS_NAME
Info: get_instance_property FFT_inst_sink_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst sink associatedReset
Info: get_instance_interface_property FFT_inst rst CLASS_NAME
Info: get_instance_interfaces FFT_inst_rst_bfm
Info: get_instance_interface_property FFT_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_rst_bfm reset CLASS_NAME
Info: add_connection FFT_inst_rst_bfm.reset FFT_inst_sink_bfm.reset
Info: get_instance_interface_property FFT_inst sink CLASS_NAME
Info: get_instance_interfaces FFT_inst_sink_bfm
Info: get_instance_interface_property FFT_inst_sink_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_sink_bfm conduit CLASS_NAME
Info: get_instance_interface_property FFT_inst_sink_bfm reset CLASS_NAME
Info: add_connection FFT_inst_sink_bfm.conduit FFT_inst.sink
Info: get_instance_interface_property FFT_inst source CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: source
Info: TB_Gen: conduit_end found: source
Info: get_instance_interface_property FFT_inst source CLASS_NAME
Info: add_instance FFT_inst_source_bfm altera_conduit_bfm 
Info: get_instance_property FFT_inst_source_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst source associatedClock
Info: get_instance_interface_parameter_value FFT_inst source associatedReset
Info: get_instance_interface_ports FFT_inst source
Info: get_instance_interface_port_property FFT_inst source source_eop ROLE
Info: get_instance_interface_port_property FFT_inst source source_eop WIDTH
Info: get_instance_interface_port_property FFT_inst source source_eop DIRECTION
Info: get_instance_interface_port_property FFT_inst source source_error ROLE
Info: get_instance_interface_port_property FFT_inst source source_error WIDTH
Info: get_instance_interface_port_property FFT_inst source source_error DIRECTION
Info: get_instance_interface_port_property FFT_inst source source_exp ROLE
Info: get_instance_interface_port_property FFT_inst source source_exp WIDTH
Info: get_instance_interface_port_property FFT_inst source source_exp DIRECTION
Info: get_instance_interface_port_property FFT_inst source source_imag ROLE
Info: get_instance_interface_port_property FFT_inst source source_imag WIDTH
Info: get_instance_interface_port_property FFT_inst source source_imag DIRECTION
Info: get_instance_interface_port_property FFT_inst source source_ready ROLE
Info: get_instance_interface_port_property FFT_inst source source_ready WIDTH
Info: get_instance_interface_port_property FFT_inst source source_ready DIRECTION
Info: get_instance_interface_port_property FFT_inst source source_real ROLE
Info: get_instance_interface_port_property FFT_inst source source_real WIDTH
Info: get_instance_interface_port_property FFT_inst source source_real DIRECTION
Info: get_instance_interface_port_property FFT_inst source source_sop ROLE
Info: get_instance_interface_port_property FFT_inst source source_sop WIDTH
Info: get_instance_interface_port_property FFT_inst source source_sop DIRECTION
Info: get_instance_interface_port_property FFT_inst source source_valid ROLE
Info: get_instance_interface_port_property FFT_inst source source_valid WIDTH
Info: get_instance_interface_port_property FFT_inst source source_valid DIRECTION
Info: set_instance_parameter_value FFT_inst_source_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value FFT_inst_source_bfm ENABLE_RESET 1
Info: set_instance_parameter_value FFT_inst_source_bfm SIGNAL_ROLES source_eop source_error source_exp source_imag source_ready source_real source_sop source_valid
Info: set_instance_parameter_value FFT_inst_source_bfm SIGNAL_WIDTHS 1 2 6 24 1 24 1 1
Info: set_instance_parameter_value FFT_inst_source_bfm SIGNAL_DIRECTIONS input input input input output input input input
Info: get_instance_property FFT_inst_source_bfm CLASS_NAME
Info: get_instance_interfaces FFT_inst_source_bfm
Info: get_instance_interface_property FFT_inst_source_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_source_bfm conduit CLASS_NAME
Info: get_instance_interface_property FFT_inst_source_bfm reset CLASS_NAME
Info: get_instance_property FFT_inst_source_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst source associatedClock
Info: get_instance_interface_property FFT_inst clk CLASS_NAME
Info: get_instance_interfaces FFT_inst_clk_bfm
Info: get_instance_interface_property FFT_inst_clk_bfm clk CLASS_NAME
Info: add_connection FFT_inst_clk_bfm.clk FFT_inst_source_bfm.clk
Info: get_instance_interfaces FFT_inst_source_bfm
Info: get_instance_interface_property FFT_inst_source_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_source_bfm conduit CLASS_NAME
Info: get_instance_interface_property FFT_inst_source_bfm reset CLASS_NAME
Info: get_instance_property FFT_inst_source_bfm CLASS_NAME
Info: get_instance_interface_parameter_value FFT_inst source associatedReset
Info: get_instance_interface_property FFT_inst rst CLASS_NAME
Info: get_instance_interfaces FFT_inst_rst_bfm
Info: get_instance_interface_property FFT_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_rst_bfm reset CLASS_NAME
Info: add_connection FFT_inst_rst_bfm.reset FFT_inst_source_bfm.reset
Info: get_instance_interface_property FFT_inst source CLASS_NAME
Info: get_instance_interfaces FFT_inst_source_bfm
Info: get_instance_interface_property FFT_inst_source_bfm clk CLASS_NAME
Info: get_instance_interface_property FFT_inst_source_bfm conduit CLASS_NAME
Info: get_instance_interface_property FFT_inst_source_bfm reset CLASS_NAME
Info: add_connection FFT_inst_source_bfm.conduit FFT_inst.source
Info: send_message Info TB_Gen: Saving testbench system: FFT_tb.qsys
Info: TB_Gen: Saving testbench system: FFT_tb.qsys
Info: save_system FFT_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/FFT_tb.qsys
Info: Done
Info: qsys-generate C:\intelFPGA_lite\17.1\projects\FFTtest\FFT.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\intelFPGA_lite\17.1\projects\FFTtest\FFT\simulation\testbench\FFT_tb\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testbench/FFT_tb.qsys
Progress: Reading input file
Progress: Adding FFT_inst [FFT 1.0]
Progress: Parameterizing module FFT_inst
Progress: Adding FFT_inst_clk_bfm [altera_avalon_clock_source 17.1]
Progress: Parameterizing module FFT_inst_clk_bfm
Progress: Adding FFT_inst_rst_bfm [altera_avalon_reset_source 17.1]
Progress: Parameterizing module FFT_inst_rst_bfm
Progress: Adding FFT_inst_sink_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module FFT_inst_sink_bfm
Progress: Adding FFT_inst_source_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module FFT_inst_source_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: FFT_tb.FFT_inst: FFT_inst (of type FFT 1.0) must be upgraded for use in ACDS 17.1.
Info: FFT_tb.FFT_inst.fft_ii_0: Radix-2 digit reverse implied
Info: FFT_tb.FFT_inst_clk_bfm: Elaborate: altera_clock_source
Info: FFT_tb.FFT_inst_clk_bfm:            $Revision: #3 $
Info: FFT_tb.FFT_inst_clk_bfm:            $Date: 2017/09/19 $
Info: FFT_tb.FFT_inst_rst_bfm: Elaborate: altera_reset_source
Info: FFT_tb.FFT_inst_rst_bfm:            $Revision: #3 $
Info: FFT_tb.FFT_inst_rst_bfm:            $Date: 2017/09/19 $
Info: FFT_tb.FFT_inst_rst_bfm: Reset is negatively asserted.
Info: FFT_tb: Generating FFT_tb "FFT_tb" for SIM_VERILOG
Info: FFT_inst: "FFT_tb" instantiated FFT "FFT_inst"
Info: FFT_inst_clk_bfm: "FFT_tb" instantiated altera_avalon_clock_source "FFT_inst_clk_bfm"
Info: FFT_inst_rst_bfm: "FFT_tb" instantiated altera_avalon_reset_source "FFT_inst_rst_bfm"
Info: Reusing file C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/FFT_tb/simulation/submodules/verbosity_pkg.sv
Info: FFT_inst_sink_bfm: "FFT_tb" instantiated altera_conduit_bfm "FFT_inst_sink_bfm"
Info: Reusing file C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/FFT_tb/simulation/submodules/verbosity_pkg.sv
Info: FFT_inst_source_bfm: "FFT_tb" instantiated altera_conduit_bfm "FFT_inst_source_bfm"
Info: Reusing file C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/testbench/FFT_tb/simulation/submodules/verbosity_pkg.sv
Info: fft_ii_0: --- add file: FFT_fft_ii_0_1n4096cos.hex
Info: fft_ii_0: --- add file: FFT_fft_ii_0_2n4096cos.hex
Info: fft_ii_0: --- add file: FFT_fft_ii_0_1n4096sin.hex
Info: fft_ii_0: --- add file: FFT_fft_ii_0_2n4096sin.hex
Info: fft_ii_0: --- add file: FFT_fft_ii_0_3n4096cos.hex
Info: fft_ii_0: --- add file: FFT_fft_ii_0_3n4096sin.hex
Info: fft_ii_0: "FFT_inst" instantiated altera_fft_ii "fft_ii_0"
Info: FFT_tb: Done "FFT_tb" with 7 modules, 250 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Platform Designer system
