Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 12:11:24 2024
| Host         : Lorraine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     147         
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (310)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/is_delete_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/is_space_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/letter_done_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_five_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_five_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_four_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_four_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_one_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_one_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_three_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_three_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_two_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_two_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: c1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (310)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  321          inf        0.000                      0                  321           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           321 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bm1/morse_four_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_char[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.760ns  (logic 5.106ns (47.452%)  route 5.654ns (52.548%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_four_reg[1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bm1/morse_four_reg[1]/Q
                         net (fo=33, routed)          1.583     2.002    bm1/morse_four[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.327     2.329 r  bm1/ascii_char_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           0.828     3.156    bm1/ascii_char_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.332     3.488 r  bm1/ascii_char_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.805     4.293    bm1/ascii_char_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     4.417 f  bm1/ascii_char_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.633     5.050    bm1/ascii_char_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I4_O)        0.150     5.200 r  bm1/ascii_char_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.806     7.006    ascii_char_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.754    10.760 r  ascii_char_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.760    ascii_char[4]
    V15                                                               r  ascii_char[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_four_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_char[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.662ns  (logic 4.872ns (45.698%)  route 5.789ns (54.302%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_four_reg[1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bm1/morse_four_reg[1]/Q
                         net (fo=33, routed)          1.578     1.997    bm1/morse_four[1]
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.325     2.322 r  bm1/ascii_char_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.689     3.011    bm1/ascii_char_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.326     3.337 f  bm1/ascii_char_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           1.170     4.506    bm1/ascii_char_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I3_O)        0.124     4.630 r  bm1/ascii_char_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.282     4.912    bm1/ascii_char_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  bm1/ascii_char_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.071     7.108    ascii_char_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.554    10.662 r  ascii_char_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.662    ascii_char[5]
    V14                                                               r  ascii_char[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_four_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_char[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.454ns  (logic 4.888ns (46.761%)  route 5.565ns (53.239%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_four_reg[1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bm1/morse_four_reg[1]/Q
                         net (fo=33, routed)          1.578     1.997    bm1/morse_four[1]
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.325     2.322 f  bm1/ascii_char_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.689     3.011    bm1/ascii_char_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.326     3.337 r  bm1/ascii_char_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.675     4.012    bm1/ascii_char_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.136 f  bm1/ascii_char_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.582     4.718    bm1/ascii_char_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I4_O)        0.124     4.842 r  bm1/ascii_char_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.042     6.883    ascii_char_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.454 r  ascii_char_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.454    ascii_char[6]
    V12                                                               r  ascii_char[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_two_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_char[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.197ns  (logic 4.739ns (46.475%)  route 5.458ns (53.525%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_two_reg[0]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bm1/morse_two_reg[0]/Q
                         net (fo=16, routed)          1.609     2.065    bm1/morse_two[0]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.154     2.219 f  bm1/ascii_char_OBUF[0]_inst_i_13/O
                         net (fo=3, routed)           0.613     2.832    bm1/ascii_char_OBUF[0]_inst_i_13_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I5_O)        0.327     3.159 r  bm1/ascii_char_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.673     3.832    bm1/ascii_char_OBUF[1]_inst_i_6_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  bm1/ascii_char_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.729     4.684    bm1/ascii_char_OBUF[1]_inst_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  bm1/ascii_char_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.835     6.643    ascii_char_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554    10.197 r  ascii_char_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.197    ascii_char[1]
    T15                                                               r  ascii_char[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_four_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_char[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 4.874ns (47.803%)  route 5.322ns (52.197%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_four_reg[1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bm1/morse_four_reg[1]/Q
                         net (fo=33, routed)          1.583     2.002    bm1/morse_four[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.327     2.329 r  bm1/ascii_char_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           0.853     3.182    bm1/ascii_char_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.332     3.514 f  bm1/ascii_char_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.279     3.793    bm1/ascii_char_OBUF[0]_inst_i_11_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124     3.917 f  bm1/ascii_char_OBUF[0]_inst_i_5/O
                         net (fo=2, routed)           0.934     4.851    bm1/ascii_char_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.124     4.975 r  bm1/ascii_char_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     6.648    ascii_char_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    10.195 r  ascii_char_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.195    ascii_char[0]
    V16                                                               r  ascii_char[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_four_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_char[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 4.642ns (45.913%)  route 5.469ns (54.087%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_four_reg[1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bm1/morse_four_reg[1]/Q
                         net (fo=33, routed)          1.309     1.728    bm1/morse_four[1]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.299     2.027 f  bm1/ascii_char_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.677     2.704    bm1/ascii_char_OBUF[0]_inst_i_9_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     2.828 r  bm1/last_valid_char_reg[2]_i_2/O
                         net (fo=2, routed)           0.972     3.800    bm1/last_valid_char_reg[2]_i_2_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     3.924 r  bm1/ascii_char_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.444     4.368    bm1/ascii_char_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124     4.492 r  bm1/ascii_char_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.067     6.559    ascii_char_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552    10.111 r  ascii_char_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.111    ascii_char[2]
    U14                                                               r  ascii_char[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_four_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_char[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.607ns  (logic 4.725ns (49.187%)  route 4.882ns (50.813%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_four_reg[1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bm1/morse_four_reg[1]/Q
                         net (fo=33, routed)          1.578     1.997    bm1/morse_four[1]
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.325     2.322 f  bm1/ascii_char_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.975     3.297    bm1/ascii_char_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I2_O)        0.326     3.623 f  bm1/ascii_char_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.667     4.290    bm1/ascii_char_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124     4.414 r  bm1/ascii_char_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.662     6.076    ascii_char_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.531     9.607 r  ascii_char_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.607    ascii_char[3]
    T16                                                               r  ascii_char[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            morse_index[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 4.146ns (65.997%)  route 2.136ns (34.003%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  bm1/morse_index_reg[1]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bm1/morse_index_reg[1]/Q
                         net (fo=20, routed)          2.136     2.555    morse_index_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.727     6.282 r  morse_index_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.282    morse_index[1]
    R18                                                               r  morse_index[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_index_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            morse_index[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 4.008ns (63.889%)  route 2.265ns (36.111%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE                         0.000     0.000 r  bm1/morse_index_reg[2]/C
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bm1/morse_index_reg[2]/Q
                         net (fo=25, routed)          2.265     2.721    morse_index_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.273 r  morse_index_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.273    morse_index[2]
    V17                                                               r  morse_index[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_four_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m2/last_valid_char_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 1.570ns (25.061%)  route 4.695ns (74.939%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/morse_four_reg[1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bm1/morse_four_reg[1]/Q
                         net (fo=33, routed)          1.309     1.728    bm1/morse_four[1]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.327     2.055 f  bm1/ascii_char_OBUF[0]_inst_i_12/O
                         net (fo=4, routed)           1.011     3.066    bm1/ascii_char_OBUF[0]_inst_i_12_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.326     3.392 r  bm1/ascii_char_OBUF[6]_inst_i_5/O
                         net (fo=3, routed)           1.031     4.422    bm1/ascii_char_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.150     4.572 r  bm1/last_valid_char_reg[6]_i_3/O
                         net (fo=2, routed)           0.577     5.149    bm1/last_valid_char_reg[6]_i_3_n_0
    SLICE_X3Y67          LUT3 (Prop_lut3_I0_O)        0.348     5.497 r  bm1/last_valid_char_reg[5]_i_1/O
                         net (fo=1, routed)           0.767     6.265    m2/D[5]
    SLICE_X2Y67          LDCE                                         r  m2/last_valid_char_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bm1/latched_morse_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/morse_one_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.190ns (66.022%)  route 0.098ns (33.978%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[0][1]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[0][1]/Q
                         net (fo=2, routed)           0.098     0.239    bm1/latched_morse_reg[0][1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I0_O)        0.049     0.288 r  bm1/morse_one[1]_i_2/O
                         net (fo=1, routed)           0.000     0.288    bm1/morse_one[1]_i_2_n_0
    SLICE_X1Y72          FDCE                                         r  bm1/morse_one_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[3][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/latched_morse_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.318%)  route 0.133ns (41.682%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[3][1]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[3][1]/Q
                         net (fo=2, routed)           0.133     0.274    bm1/latched_morse_reg[3][1]
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  bm1/latched_morse[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    bm1/latched_morse[3][1]_i_1_n_0
    SLICE_X0Y72          FDCE                                         r  bm1/latched_morse_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/morse_four_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[3][0]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[3][0]/Q
                         net (fo=2, routed)           0.148     0.289    bm1/latched_morse_reg[3][0]
    SLICE_X1Y72          LUT3 (Prop_lut3_I0_O)        0.045     0.334 r  bm1/morse_four[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    bm1/morse_four[0]_i_1_n_0
    SLICE_X1Y72          FDCE                                         r  bm1/morse_four_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/inactivity_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/inactivity_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE                         0.000     0.000 r  bm1/inactivity_counter_reg[0]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bm1/inactivity_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     0.308    bm1/inactivity_counter[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.045     0.353 r  bm1/inactivity_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    bm1/p_1_in[0]
    SLICE_X7Y70          FDCE                                         r  bm1/inactivity_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/latched_morse_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[1][0]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[1][0]/Q
                         net (fo=2, routed)           0.168     0.309    bm1/latched_morse_reg[1][0]
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  bm1/latched_morse[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    bm1/latched_morse[1][0]_i_1_n_0
    SLICE_X1Y71          FDCE                                         r  bm1/latched_morse_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/latched_morse_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.090%)  route 0.171ns (47.910%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[3][0]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[3][0]/Q
                         net (fo=2, routed)           0.171     0.312    bm1/latched_morse_reg[3][0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  bm1/latched_morse[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.357    bm1/latched_morse[3][0]_i_1_n_0
    SLICE_X0Y72          FDCE                                         r  bm1/latched_morse_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/latched_morse_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[0][0]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[0][0]/Q
                         net (fo=2, routed)           0.173     0.314    bm1/latched_morse_reg[0][0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  bm1/latched_morse[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    bm1/latched_morse[0][0]_i_1_n_0
    SLICE_X0Y72          FDCE                                         r  bm1/latched_morse_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  d1/counter_reg[15]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    d1/counter_reg[15]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  d1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    d1/counter_reg[12]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  d1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  d1/counter_reg[11]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    d1/counter_reg[11]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  d1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    d1/counter_reg[8]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  d1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  d1/counter_reg[7]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    d1/counter_reg[7]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  d1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    d1/counter_reg[4]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  d1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





